


PHASE LOCKED LOOP CIRCUIT
-TOP VIEW-



PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	O	CKX	17	I	DLYSEL
2	—	D GND1	18	—	NC
3	—	VEE	19	I	PBY
4	I	FRQSEL	20	I	PBX
5	—	FLT	21	—	NC
6	—	DC	22	I	LTY
7	I	SPD	23	I	LTX
8	—	NC	24	—	VDD1
9	I	LUP	25	—	VCC
10	—	NC	26	—	GND
11	—	GND	27	—	VEE
12	—	NC	28	—	VDD2
13	—	NC	29	O	CK
14	—	NC	30	O	DATA
15	—	NC	31	—	D GND2
16	—	NC	32	O	CKY

- INPUT**
- DLYSEL ; EDGE PULSE WIDTH SELECT
(H ≅ 2.5 ns, L ≅ 5 ns)
 - FRQSEL ; VCO OSCILLATION FREQUENCY SELECT
 - LTX ; LATCH INPUT (+)
 - LTY ; LATCH INPUT (-)
 - LUP ; PLL PULL-IN TIME CHANGE
 - PBX ; PLL INPUT (+)
 - PBY ; PLL INPUT (-)
 - SPD ; DETERMINATION OF FREE RUN FREQUENCY
- OUTPUT**
- CK ; CLOCK OUTPUT
 - CKX ; CLOCK OUTPUT (+)
 - CKY ; CLOCK OUTPUT (-)
 - DATA ; DATA OUTPUT
- OTHER**
- DC ; CONNECT DECOUPLING FOR BIAS CIRCUIT
 - FLT ; CONNECT CONSTANT OF LOOP FILTER

