

**8bit 500MSPS Single VIDEO DAC (ECL input)**
**Description**

The CXA1236Q is an ultra high-speed D/A converter that multiplexes two 8-bit input data.

This IC realizes a maximum conversion speed of 500MSPS and is suitable for signal processings which require high speed and high resolution D/A conversions such as high quality displays, high definition video systems and others.

44 pin QFP (Ceramic)


**Features**


- Ultra high-speed
  - : 500MSPS, multiplexed input
- High resolution: 8bit
- Low power consumption
  - : 1W (for  $V_{EE} = -4.5V$ )
- Video control input
  - : Sync, Blank, Ref. White, Bright
- ECL 100K and 10K compatible input
- Can drive  $25\Omega$ ,  $37.5\Omega$ ,  $50\Omega$ , and  $75\Omega$  loads
- Differential current output
- RS-343A compatible output
- $-5.5$  to  $-4.2V$  range single power supply operation

**Functions**

8bit 500MSPS Single VIDEO D/A Converter

**Structure**

Bipolar silicon monolithic IC


**Block Diagram and Pin Configuration (Top View)**


**Absolute Maximum Ratings** ( $T_a = 25^\circ\text{C}$ )

|                               |                    |                    |                  |
|-------------------------------|--------------------|--------------------|------------------|
| • Supply voltage              | $AV_{EE}, DV_{EE}$ | - 7 to + 0.5       | V                |
| • Input voltage (digital)     | $V_i$              | $DV_{EE}$ to + 0.5 | V                |
| (FS ADJ pin)                  | $V_{REF}$          | $AV_{EE}$ to + 0.5 | V                |
| • Input current (FS ADJ pin)  | $I_{REF}$          | 2.0                | mA               |
| • Output voltage              | $V_o$              | - 2.0 to + 2.0     | V                |
| • Output current              | $I_o$              | 50                 | mA               |
| • Storage temperature         | $T_{stg}$          | - 65 to + 150      | $^\circ\text{C}$ |
| • Allowable power dissipation | $P_D$              | 1.3                | W                |





**Operating Conditions**

|                         |                     |                  |                  |
|-------------------------|---------------------|------------------|------------------|
| • Supply voltage        | $AV_{EE}, DV_{EE}$  | - 5.5 to - 4.2   | V                |
|                         | $AV_{EE} - DV_{EE}$ | - 0.05 to + 0.05 | V                |
| • Digital input voltage | $V_{IH}$            | - 1.05 to - 0.7  | V                |
|                         | $V_{IL}$            | - 1.9 to - 1.49  | V                |
| • Reference current     | $I_{REF}$           | 0.5 to 1.7       | mA               |
| • Load resistance       | $R_L$               | 25 to 75         | $\Omega$         |
| • Output voltage        | $V_o$ (FS.)         | 0.8 to 1.2       | V                |
| • CLK pulse width       | MUX (1) mode        |                  |                  |
|                         | tpw <sub>1</sub>    | 0.9 (Min.)       | ns               |
|                         | tpw <sub>0</sub>    | 0.9 (Min.)       | ns               |
|                         | MUX (2) mode        |                  |                  |
|                         | tpw <sub>1</sub>    | 1.8 (Min.)       | ns               |
|                         | tpw <sub>0</sub>    | 1.8 (Min.)       | ns               |
| • Operating temperature | $T_c$               | - 55 to 70       | $^\circ\text{C}$ |







- (1)  $T_a = T_c$   
(When infinitely large heat sink is used.)
- (2) For PCB mounting  
(PCB area equivalent to  $20 \times 10 \times 1.6\text{mm}$   
and copper foil area covering 30 % of  
one side.)
- (3) Before mounting

## Pin Description and I/O Pin Equivalent Circuits

| Pin No. | Symbol | Pin voltage        | Equivalent circuit                                                                  | Description                                                                                                                                                              |
|---------|--------|--------------------|-------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1, 44   | DVEE   | -4.5V (typ.)       |                                                                                     | Digital power supply                                                                                                                                                     |
| 2       | AGND   | GND                |                                                                                     | Analog GND                                                                                                                                                               |
| 3, 4    | AVEE   | -4.5V (typ.)       |                                                                                     | Analog power supply                                                                                                                                                      |
| 5       | FS ADJ | -1.24V (typ.)      |    | Controls full scale voltage of analog output. Output current can be varied by adjusting the value of the external resistor connected to this pin.                        |
| 6       | COMP   |                    |    | Compensation pin for internal amplifier. Connect capacitor between COMP and AVEE.                                                                                        |
| 7       | IO     | 0 ~ -1071mV (typ.) |   | Analog output pin. Function as differential current output.                                                                                                              |
| 8       | IO     |                    |                                                                                     |                                                                                                                                                                          |
| 9       | SET UP | ECL                |  | Control input for SET UP. When "1" is input, output becomes BLANK 1 level; when this pin is fed with "0" or left open, output becomes BLANK 2 level. (Refer to Table 1.) |

| Pin No. | Symbol  | Pin voltage | Equivalent circuit | Description                                                                                                                                                                    |
|---------|---------|-------------|--------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 10      | SYNC EN | ECL         |                    | Enable input for Sync output. When "0" is input or left open, output for Sync level is obtained.                                                                               |
| 11      | C2      | ECL         |                    | Control input for operating mode. For multiplex mode, CLK input frequency can be selected. For data select mode, either input data A or B can be selected. (Refer to Table 2.) |
| 12      | C1      | ECL         |                    | Control input for operating mode. Input of "0" selects multiplex mode and input of "1" selects data select mode. (Refer to Table 2.)                                           |
| 13      | CLK     | ECL         |                    | Clock input pin.                                                                                                                                                               |
| 14      | CLK     |             |                    |                                                                                                                                                                                |

| Pin No.    | Symbol                      | Pin voltage | Equivalent circuit                                                                  | Description                                                                                                                                                                                                                     |
|------------|-----------------------------|-------------|-------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15         | $\overline{\text{DIV2OUT}}$ | ECL         |    | Outputs 1/2 clock frequency signal. Only when both C1 and C2 inputs are "0", a 1/2 clock frequency signal synchronized with DIV2IN is output. Otherwise, a signal at the clock frequency is output. (Refer to Timing Diagrams.) |
| 16         | DIV2OUT                     |             |                                                                                     |                                                                                                                                                                                                                                 |
| 17, 22, 23 | DGND                        | GND         |                                                                                     | Digital GND.                                                                                                                                                                                                                    |
| 18         | $\overline{\text{DIV2IN}}$  | ECL         |    | In multiplex mode, this converter is able to be synchronized by inputting 1/2 clock as a system clock into these pins. (Refer to Fig. 6. (1)).                                                                                  |
| 19         | DIV2IN                      |             |                                                                                     |                                                                                                                                                                                                                                 |
| 20         | BRIGHT. B                   | ECL         |   | BRIGHT control input for DATA A and DATA B. When "1" is input, D/A output is shifted up by 10 %. (Refer to Table 1.)                                                                                                            |
| 26         | BRIGHT. A                   |             |                                                                                     |                                                                                                                                                                                                                                 |
| 21         | REF W. B                    | ECL         |  | Ref. White control input for DATA A and DATA B. When "1" is input, output is set to WHITE Level. (Refer to Table 1.)                                                                                                            |
| 27         | REF W. A                    |             |                                                                                     |                                                                                                                                                                                                                                 |

| Pin No. | Symbol  | Pin voltage | Equivalent circuit | Description                                                                                                                                                 |
|---------|---------|-------------|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 24      | SYNC    | ECL         |                    | Input control for Sync.<br>Active only when the SYNC EN input is "0".<br>When "1" is input, D/A output is shifted to Sync level regardless of other inputs. |
| 25      | BLANK   | ECL         |                    | Control input for BLANK.<br>When "1" is input, D/A output is shifted to either BLANK 1 or BLANK 2 level.                                                    |
| 28~35   | DB0~DB7 | ECL         |                    | Digital input pin.<br>DA0 (LSB) to DA7 (MSB)<br>are for DATA A ;<br>DB0 (LSB) to DB7 (MSB)<br>are for DATA B.                                               |
| 36~43   | DA0~DA7 |             |                    |                                                                                                                                                             |

## Electrical Characteristics

(AV<sub>EE</sub> = DV<sub>EE</sub> = - 4.5V, T<sub>a</sub> = 25 °C)

| Item                               | Symbol            | Condition                    | Min.   | Typ.   | Max.   | Unit         |
|------------------------------------|-------------------|------------------------------|--------|--------|--------|--------------|
| Resolution                         | n                 |                              | 8      | 8      | 8      | bit          |
| Linearity error                    | E <sub>L</sub>    | V <sub>FS</sub> = 1071mV     |        |        | ± 1/2  | LSB          |
| Differential linearity error       | E <sub>D</sub>    |                              |        |        | ± 1/2  | LSB          |
| Digital input current              | I <sub>IH</sub>   | V <sub>IN</sub> = - 0.7V     |        |        | 100    | μA           |
|                                    | I <sub>IL</sub>   | V <sub>IN</sub> = - 1.9V     | - 100  |        |        | μA           |
| Input capacitance                  | C <sub>IN</sub>   |                              |        | 5      |        | pF           |
| Digital output voltage             | V <sub>OH</sub>   | R <sub>T</sub> = 50Ω to - 2V | - 1.05 |        |        | V            |
|                                    | V <sub>OL</sub>   |                              |        |        | - 1.49 | V            |
| FS ADJ pin voltage                 | V <sub>ADJ.</sub> |                              | - 1.14 | - 1.24 | - 1.34 | V            |
| Max. output current                | I <sub>O</sub>    |                              | 48     |        |        | mA           |
| Compliance voltage                 | V <sub>OC</sub>   |                              | - 1.2  |        | 1.5    | V            |
| Output offset current              | I <sub>OF</sub>   |                              |        | 7      | 50     | μA           |
| Output resistance                  | R <sub>O</sub>    |                              |        | 50     |        | kΩ           |
| Output capacitance                 | C <sub>O</sub>    |                              |        | 8      |        | pF           |
| Absolute gain error                | E <sub>G</sub>    | V <sub>FS</sub> = - 1071mV   | - 10   |        | + 10   | % of F.S.    |
| Gain error temperature coefficient | T <sub>CG</sub>   |                              |        | 0.05   |        | % of F.S./°C |
| Current consumption                | I <sub>EE</sub>   | R <sub>L</sub> = 25Ω         | - 300  | - 235  | - 170  | mA           |
| Max. conversion rate               | F <sub>S</sub>    |                              | 500    |        |        | MSPS         |
| MUX (1) mode                       |                   |                              |        |        |        |              |
| DIV2IN setup time                  | ts <sub>2</sub>   |                              | 0.3    |        |        | ns           |
| DIV2IN hold time                   | th <sub>2</sub>   |                              | 1.1    |        |        | ns           |
| DIV2OUT output delay               | td <sub>ck</sub>  | R <sub>T</sub> = 50Ω to - 2V | 1.2    |        | 1.6    | ns           |
| DATA setup time                    | ts                |                              | 0.4    |        |        | ns           |
| DATA hold time                     | th                |                              | 1.4    |        |        | ns           |
| Analog output delay                | td                |                              | 2.4    |        | 4.1    | ns           |
| Pipeline delay                     |                   |                              | 3      | 3      | 3      | clocks       |
| MUX (2), SELECT mode               |                   |                              |        |        |        |              |
| DIV2OUT output delay               | td <sub>ck</sub>  | R <sub>T</sub> = 50Ω to - 2V | 1.1    |        | 1.4    | ns           |
| DATA setup time                    | ts                |                              | 0.6    |        |        | ns           |
| DATA hold time                     | th                |                              | 1.2    |        |        | ns           |
| C2 setup time                      | t <sub>sc</sub>   |                              | 0.3    |        |        | ns           |
| C2 hold time                       | th <sub>c</sub>   |                              | 0.9    |        |        | ns           |
| Analog output delay                | td                | R <sub>L</sub> = 25Ω         | 2.3    |        | 3.9    | ns           |
| Pipeline delay                     |                   |                              | 1.5    | 1.5    | 1.5    | clocks       |

| Item          | Symbol | Condition | Min. | Typ. | Max. | Unit |
|---------------|--------|-----------|------|------|------|------|
| Analog output |        |           |      |      |      |      |
| Rise time     | tr     | RL = 25Ω  |      | 0.4  | 0.6  | ns   |
| Fall time     | tf     |           |      | 0.4  | 0.6  | ns   |
| Settling time | tSET   |           |      | 1.5  |      | ns   |
| Glitch energy | GE     |           |      | 5    |      | pVs  |

### Description of Operation (Refer to Block Diagram and Pin Configuration)

Normal multiplex mode (MUX (1) mode) is defined as a state when C1 and C2 are set to "0". When the system clock (CLK/2) is input to DIV2IN, the output signal is in phase with the system clock at the 1/2 CLK frequency. When C1 is set to "0" and C2 to "1", the clock with duty cycle of exactly 50% must be input.

DATA A (DA0 to DA7), DATA B (DB0 to DB7) and all control signal (C2, BRIGHT.A, REF W.A, BRIGHT.B, REF W.B, BLANK, and SYNC) data are latched in internal registers on the rising edge of the internal clock, which has the same frequency as the DIV2OUT.

Internally, the DB, BRIGHT.B, and REF W.B are delayed by 1/2 period of the DIV2OUT output. After the upper 4 bits of DA and DB are decoded into thermometer code, they are multiplexed within MUX block together with the lower 4 bit data and control signals, and then fed to DAC block.

When C1 is "1", DA, BRIGHT.A, and REF W.A can be selected by inputting "0" at C2. In the same way, DB, BRIGHT.B, and REF W.B. can be selected by inputting "1" at C2.

In the DAC block, the input DATA are converted into current. The DAC creates analog output current composing of the following portions :

- Weighted lower 4bit current
- Thermometer-coded upper 4bit current
- Function output currents


The output comes out delayed by 1.5 clocks of DIV2OUT after the rising edge of the CLK. The analog current can be change into a voltage when a load resistor is connected to the output pin.

This IC contains an internal band-gap voltage source which allows adjustment of the output voltage full scale by varying the resistance value Rset externally connected between FS ADJ and AGND. The following formula describes this relationship.

$$R_{set} = \frac{V_{ADJ.}}{\frac{661mV}{R_L} \times \frac{16}{255}} [\Omega]$$

$$V_{ADJ. (TYP.)} = -1.24V$$

| $I\bar{O}$ (mA) * | V ( $I\bar{O}$ ) (mV) |
|-------------------|-----------------------|
| 0                 | 0                     |
| -2.84             | -71                   |
| -26.44            | -661                  |
| -29.28            | -732                  |
| -31.42            | -785.5                |
| -40.7             | -1017.5               |
| -42.84            | -1071                 |



\* In case of doubly-terminated 50  $\Omega$  load  
\*\* 7.5 IRE difference.....Available when **SETUP** pin is floating or "0" level, not available when **SETUP** pin is "1" level.

Fig. 1. Composite Video Output

| Description    | $I\bar{O}$ (mA) | SETUP | SYNC EN | BRIGHT | SYNC | BLANK | REF W | Input DATA |
|----------------|-----------------|-------|---------|--------|------|-------|-------|------------|
| Enhanced White | 0               | x     | x       | 1      | 0    | 0     | 0     | 11111111   |
|                | 0               | x     | x       | 1      | 0    | 0     | 1     | XXXXXXXX   |
| White          | -2.84           | x     | x       | 0      | 0    | 0     | 1     | XXXXXXXX   |
|                | -2.84           | x     | x       | 0      | 0    | 0     | 0     | 11111111   |
| Enhanced DATA  | DATA            | x     | x       | 1      | 0    | 0     | 0     | DATA       |
| DATA           | DATA -2.84      | x     | x       | 0      | 0    | 0     | 0     | DATA       |
| Enhanced BLACK | -26.44          | x     | x       | 1      | 0    | 0     | 0     | 00000000   |
| BLACK, BLANK1  | -29.28          | x     | x       | 0      | 0    | 0     | 0     | 00000000   |
|                | -29.28          | 1     | x       | x      | 0    | 1     | x     | XXXXXXXX   |
|                | -29.28          | 1     | 1       | x      | 1    | x     | x     | XXXXXXXX   |
| BLANK2         | -31.42          | 0     | x       | x      | 0    | 1     | x     | XXXXXXXX   |
|                | -31.42          | 0     | 1       | x      | 1    | x     | x     | XXXXXXXX   |
| SYNC1          | -40.7           | 1     | 0       | x      | 1    | x     | x     | XXXXXXXX   |
| SYNC2          | -42.84          | 0     | 0       | x      | 1    | x     | x     | XXXXXXXX   |

Table 1. I/O Correspondence Chart

| C1 | C2 | MODE |     | CLK IN (MHz) | DATA IN (Mbps) | OUT (Mbps) |
|----|----|------|-----|--------------|----------------|------------|
| 0  | 0  | MUX  | (1) | 500          | 250            | 500        |
| 0  | 1  |      | (2) | 250*         | 250            | 500        |
| 1  | 0  | A    |     | 250          | 250            | 250        |
| 1  | 1  | B    |     | 250          | 250            | 250        |

\* The CLK duty cycle must be set to 50%.  
A: DA0 to DA7 is selected.  
B: DB0 to DB7 is selected.

Table 2. Output Mode Chart




Fig. 2: Timing Diagram - MUX (1) MODE




Fig. 3. Timing Diagram – MUX (2) MODE






Fig. 4. Timing Diagram – SELECT MODE




\* Refer to Pin Description

\*\* Refer to Pin Description and Application Circuit

Fig. 5. Typical Usage Circuit Configuration




(1) MUX MODE




(2) SELECT MODE

**Fig. 6. Application Circuit Examples**


Full Scale Voltage vs. Case Temperature




Full Scale Voltage vs. Supply Voltage




Output Offset Current vs. Case Temperature




Output Offset Current vs. Supply Voltage



Supply Current vs. Case Temperature



Supply Current vs. Supply Voltage



## Notes on Usage

### (1) Wiring for Digital Input

- All of the digital inputs are single-ended ECL compatible inputs. For high-speed operation, the wiring characteristic impedance and terminal resistance should be about  $50\Omega$  and the resistors should be connected to  $V_{TT} (-2V)$  which is close to the input pins.

### (2) Noise Reduction Measures

- Try to provide grounding widely on the whole board to prevent parasitic inductances and resistances.
- Keep AGND and DGND separated as much as possible. Keep  $AV_{EE}$  and  $DV_{EE}$  separated as much as possible also. For making connections of AGND and DGND or  $AV_{EE}$  and  $DV_{EE}$ , using the board connectors is recommended.
- Connect a bypass capacitor of  $1\mu F$  and  $0.01\mu F$  between the AGND, DGND and the  $AV_{EE}$ ,  $DV_{EE}$  respectively as close as possible to the IC pins. Also, connect a bypass capacitor between the DGND and the  $V_{TT} (-2V)$  closely to the terminal resistors. The most suitable capacitor is a  $0.01\mu F$  ceramic chip type.
- For the external Rset resistor connected to the FS ADJ pin, the wiring should be as short as possible.

### (3) Preventing Output Oscillation

Insert a  $0.1\mu F$  capacitor between the COMP and  $AVEE$  pins with the shortest distance possible.

### (4) Procedures for Analog Output


The D/A converter is designed to directly drive a  $50\Omega$  or  $75\Omega$  line.

For line matching, both ends of the line must be terminated at  $50\Omega$  (or  $75\Omega$ ) as shown in the application circuit.

- (5) When C1 is "0" and C2 is "1", a 50% CLK must be input for the duty cycle. When the CLK duty cycle is off, the ratio of the analog output width for DA and DB is directly affected.

Package Outline      Unit : mm

44pin QFP (Ceramic)



|            |                  |
|------------|------------------|
| SONY NAME  | QFP-44C-L01      |
| EIAJ NAME  | XQFP044-G-0000-A |
| JEDEC CODE | MO-084-AB*       |

\*(Similar)