


GaAs MMIC

Preliminary Data

- Broadband Power Amplifier [800..3500 Mhz]
- DECT,PHS,PCS,GSM,AMPS,WLAN,WLL
- Single Voltage Supply
- Operating voltage range: 2.0to 6 V
- Pout = 25.5dBm at Vd=2.4V
- Pout = 27.0dBm at Vd=3.0V
- Pout = 30.0dBm at Vd=5.0V
- Overall power added efficiency up to 50 %
- Easy external matching



ESD: **E**lectro**s**tatic **d**ischarge sensitive device,
observe handling precautions!

Type	Marking	Ordering code (taped)	Package
CGY 196	t.b.d.	t.b.d.	SCT598


Maximum ratings

Characteristics	Symbol	max. Value	Unit
Positive supply voltage	V_D	6	V
Supply current	I_D	1.0	A
Maximum input power	P_{inmax}	20	dBm
Channel temperature	T_{Ch}	150	°C
Storage temperature	T_{stg}	-55...+150	°C
Total power dissipation ($T_s \leq 81\text{ °C}$) <i>Ts: Temperature at soldering point</i>	P_{tot}	1.0	W
Pulse peak power	P_{Pulse}	2.0	W

Thermal Resistance

Characteristics	Symbol	max. Value	Unit
Channel-soldering point	R_{thChS}	70	K/W

Functional Block Diagram



Pin #	Name	Configuration
1	RFin/Vg	RF input power + Gate voltage [0V internal]
2	GND	RF and DC ground
3	VD2	Pos. drain voltage of the 2nd stage
4	n.c.	not connected
5	n.c.	not connected
6	RFout/VD3	RF output power / Pos. drain voltage of the 3rd stage
7	GND	RF and DC ground
8	VD1	Pos. drain voltage of the 1st stage

DC characteristics

Characteristics		Symbol	Conditions	min	typ	max	Unit
Drain current	stage 1	<i>IDSS1</i>	VD1=3V		45		mA
	stage 2	<i>IDSS2</i>	VD2=3V		65		mA
	stage 3	<i>IDSS2</i>	VD2=3V		340		mA
Transconductance	stage 1	<i>gfs1</i>	VD=3V, ID=50mA		110		mS
	stage 2	<i>gfs2</i>	VD=3V, ID=300mA		650		mS
	stage 3	<i>gfs3</i>	VD=3V, ID=300mA		650		mS


Determination of Permissible Total Power Dissipation for Continuous and Pulse Operation

The dissipated power is the power which remains in the chip and heats the device. It does not contain RF signals which are coupled out consistently.

a) Continuous Wave / DC Operation

For the determination of the permissible total power dissipation $P_{\text{tot-DC}}$ from the diagram below it is necessary to obtain the temperature of the soldering point T_S first. There are two cases:

- When R_{thSA} (soldering point to ambient) is not known: Measure T_S with a temperature sensor at the leads where the heat is transferred from the device to the board (normally at the widest source or ground lead for GaAs). Use a small sensor of low heat transport, for example a thermoelement (< 1mm) with thin wires or a temperature indicating paper while the device is operating.
- When R_{thSA} is already known: $T_S = P_{\text{diss}} \times R_{\text{thSA}} + T_A$



b) Pulsed Operation

For the calculation of the permissible pulse load $P_{\text{tot-max}}$ the following formula is applicable:

$$P_{\text{tot-max}} = P_{\text{tot-DC}} \times \text{Pulse factor}$$


$$= P_{\text{tot-DC}} \times (P_{\text{tot-max}} / P_{\text{tot-DC}})$$

Use the values for $P_{\text{tot-DC}}$ as derived from the above diagram and for the

$$\text{pulse factor} = P_{\text{tot-max}} / P_{\text{tot-DC}}$$

from the following diagram to get a specific value.

Pulse factor:



$P_{\text{tot-max}}$ should not exceed the absolute maximum rating for the dissipated power
 $P_{\text{Pulse}} = \text{" Pulse peak power " } = 2 \text{ W}$

c) Reliability Considerations

This procedure yields the upper limit for the power dissipation for continuous wave (cw) and pulse applications which corresponds to the maximum allowed channel temperature. For best reliability keep the channel temperature low. The following formula allows to track the individual contributions which determine the channel temperature.

T_{ch}	=	(P_{diss} x	R_{thChS})	+	T_s
Channel temperature (= junction temperature)		Power dissipated in the chip. It does not contain decoupled RF-power		Rth of device from channel to soldering point	Temperature of soldering point, measured or calculated

Electrical characteristics [3.0V DECT-Application: PCB-Layout see page 9]



($T_A = 25^\circ\text{C}$, $f=1.89\text{ GHz}$, $Z_S=Z_L=50\text{ Ohm}$, unless otherwise specified)

Characteristics	Symbol	min	typ	max	Unit
Supply current $VD=3.0V$; $P_{in} = +0\text{ dBm}$	I_{DD}	-	300	-	mA
Supply current $VD=3.0V$; $P_{in} = -10\text{ dBm}$	I_{DD}	-	450	-	mA
Gain $VD=3.0V$; $P_{in} = -10\text{ dBm}$	G		32		dB
Output Power $VD=3.0V$; $P_{in} = 0\text{ dBm}$	P_O		26.0		dBm
Overall Power added Efficiency $VD=3.0V$; $P_{in} = +0\text{ dBm}$	PAE		45	-	%
Overall Power added Efficiency $VD=3.0V$; $P_{in} = 3\text{ dBm}$	PAE		50	-	%
Supply current $VD=4.8V$; $P_{in} = -10\text{ dBm}$	I_{DD}	-	450	-	mA
Supply current $VD=4.8V$; $P_{in} = 0\text{ dBm}$	I_{DD}	-	370	-	mA
Gain $VD=4.8V$; $P_{in} = -10\text{ dBm}$	G	-	32	-	dB
Output Power $VD=4.8V$; $P_{in} = 0\text{ dBm}$	P_O		29		dBm
Overall Power added Efficiency $VD=4.8V$; $P_{in} = 0\text{ dBm}$	PAE		45	-	%
Overall Power added Efficiency $VD=4.8V$; $P_{in} = 5\text{ dBm}$	PAE		50	-	%
Off Isolation $VD=0V$; $P_{in} = 0\text{ dBm}$	$-S_{21}$		40		dB
Load mismatch $P_{in}=0\text{dBm}$, $VD\leq 3.6V$, $Z_S=50\text{ Ohm}$, Load $VSWR = 20:1$ for all phase,	-	No module damage for 10 sec.			-
Load mismatch $P_{in}=3\text{dBm}$, $VD\leq 5.0V$, $Z_S=50\text{ Ohm}$, Load $VSWR = 20:1$ for all phase,	-	No module damage for 10 sec.			-
Stability $P_{in}=0\text{dBm}$, $VD=3.6V$, $Z_S=50\text{ Ohm}$, Load $VSWR = 3:1$ for all phase	-	All spurious output more than 70 dB below desired signal level			-
Stability $P_{in}=3\text{dBm}$, $VD=5.0V$, $Z_S=50\text{ Ohm}$, Load $VSWR = 3:1$ for all phase,	-	All spurious output more than 70 dB below desired signal level			-


Output power and power added efficiency

pulsed mode: T=417μs, duty cycle 12.5%


Electrical characteristics [3.0V DECT-Application: PCB-Layout see page 9]





Electrical characteristics [3.0V DECT-Application: PCB-Layout see page 9] S-Parameter [pulsed mode: $T=417\mu\text{s}$, duty cycle 12.5%, $P_{\text{in}}=0\text{dBm}$, $V_d=3.3\text{V}$]




$P_{\text{out}}, I_d = f(V_d)$ | $P_{\text{in}}=0\text{dBm}$ [pulsed mode: $T=417\mu\text{s}$, duty cycle 12.5%]



Electrical characteristics [3.0V DECT-Application: PCB-Layout see page 9]



Test Board Layout [3.0V DECT-Application f=1.89GHz]




$C1 = C2 = C3 = 100\text{nF}$
 $C4 = 3.3\text{ pF}$
 $C5 = C6 = 680\text{ pF}$
 $R1 = 2.7\text{ Ohm}$

Electrical characteristics [2.4V DECT-Application: PCB-Layout see page 12]


($T_A = 25^\circ\text{C}$, $f=1.89\text{ GHz}$, $Z_S=Z_L=50\text{ Ohm}$, unless otherwise specified)

Characteristics	Symbol	min	typ	max	Unit
Supply current $VD=2.4V$; $P_{in} = +0\text{ dBm}$	I_{DD}	-	360	-	mA
Supply current $VD=2.4V$; $P_{in} = -10\text{ dBm}$	I_{DD}	-	450	-	mA
Output Power $VD=2.4V$; $P_{in} = 0\text{ dBm}$	P_O		25.7		dBm
Overall Power added Efficiency $VD=2.4V$; $P_{in} = +0\text{ dBm}$	PAE		44	-	%
Supply current $VD=2.2V$; $P_{in} = +0\text{ dBm}$	I_{DD}	-	350	-	mA
Supply current $VD=2.2V$; $P_{in} = -10\text{ dBm}$	I_{DD}	-	450	-	mA
Output Power $VD=2.2V$; $P_{in} = 0\text{ dBm}$	P_O		25.1		dBm
Overall Power added Efficiency $VD=2.2V$; $P_{in} = +0\text{ dBm}$	PAE		42	-	%
Supply current $VD=3.0V$; $P_{in} = +0\text{ dBm}$	I_{DD}	-	370	-	mA
Supply current $VD=3.0V$; $P_{in} = -10\text{ dBm}$	I_{DD}	-	450	-	mA
Output Power $VD=3.0V$; $P_{in} = 0\text{ dBm}$	P_O		27.0		dBm
Overall Power added Efficiency $VD=3.0V$; $P_{in} = +0\text{ dBm}$	PAE		44	-	%
Off Isolation $VD=0V$; $P_{in} = 0\text{ dBm}$	$-S_{21}$		34		dB
Load mismatch $P_{in}=0\text{dBm}$, $VD\leq 3.6V$, $Z_S=50\text{ Ohm}$, $Load\ VSWR = 20:1$ for all phase,	-	No module damage for 10 sec.			-
Load mismatch $P_{in}=3\text{dBm}$, $VD\leq 5.0V$, $Z_S=50\text{ Ohm}$, $Load\ VSWR = 20:1$ for all phase,	-	No module damage for 10 sec.			-
Stability $P_{in}=0\text{dBm}$, $VD=3.6V$, $Z_S=50\text{ Ohm}$, $Load\ VSWR = 3:1$ for all phase	-	All spurious output more than 70 dB below desired signal level			-
Stability $P_{in}=3\text{dBm}$, $VD=5.0V$, $Z_S=50\text{ Ohm}$, $Load\ VSWR = 3:1$ for all phase,	-	All spurious output more than 70 dB below desired signal level			-

$P_{out}, I_d = f(V_d) \mid P_{in}=0dBm$ [pulsed mode: $T=417\mu s$, duty cycle 12.5%]



Test Board Layout [2.4V DECT-Application f=1.89GHz]




$C1 = C2 = C3 = 100\text{nF}$
 $C4 = 3.3\text{ pF}$
 $C5 = C6 = 680\text{ pF}$
 $R1 = 2.7\text{ Ohm}$

S I E M E N S		High Frequency Semiconductors	
Type	Package	File	Date
CGY196 GaAs MMIC	SCT598	D:\Projekte\AKTUELL\EH_DB\lieferung_pdf\Lieferung\word\cgy19	26.02.1998
Key-word			

Notes on Processing

Preliminary soldering recommendation

<ul style="list-style-type: none">• Foot Print	drawing C63060-A2123-A001-01-0027		
<ul style="list-style-type: none">• Soldering <div>soldering profile:</div> <div>ramp-up preheating</div> <div>ramp-up peak exposure to molten solder typ. solder temperature peak temperature ramp-down</div> <div>comments</div>	wave soldering: unsuitable reflow soldering: suitable (IR or VPR) temperature gradient: max. + 2 K/sec time at 100 - 150 °C: min. 90 sec. temperature gradient above 183°C max. + 6 K/sec typ. 215-245°C max. 150 sec typ. 215-245°C max. 30 sec. max. peak 260°C max. 10 sec. temperature gradient: min. - 6°C/sec (see also soldering standard profile of databook 'package information') slow ramp-up, long preheating phase and low max. temperature recommended		
<ul style="list-style-type: none">• Solder paste thickness	150 - 200 µm		
<ul style="list-style-type: none">• Control of soldering (voids)	- visual inspection - cross sectioning - measurement of case temperature / thermal resistance case to ambient		
<ul style="list-style-type: none">• Jedec A-112A	level 1	storage floor life at 30°C/90% unlimited	
<ul style="list-style-type: none">• IPC-9501 (IPC-4202)	level 111	storage floor life at 30°C/60% unlimited IR/Convection; max. 245°C; < 6K/sec.	



Published by Siemens AG, Bereich Halbleiter, Marketing-Kommunikation,
Balanstraße 73, D-81541 München.

copyright Siemens AG 1996. All Rights Reserved.

As far as patents or other rights of third parties are concerned, liability is only assumed for components per se, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery, and prices please contact the Offices of Semiconductor Group in Germany or the Siemens Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the type in question please contact your nearest Siemens Office, Semiconductor Group.

Siemens AG is an approved CECC manufacturer.