


—TOP VIEW—



PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	—	GND	14	—	GND	27	—	GND	40	I	$\overline{\text{CLR}}$
2	O	1Y1	15	O	2Y2	28	O	3Y3	41	I	TEST
3	—	V _{DD}	16	—	V _{DD}	29	—	V _{DD}	42	I	$\overline{\text{OE}}$
4	—	GND	17	—	GND	30	—	GND	43	—	A-V _{DD}
5	O	1Y2	18	O	2Y3	31	—	GND	44	—	NC
6	—	V _{DD}	19	—	V _{DD}	32	O	4Y1	45	I	CLKIN
7	—	GND	20	—	GND	33	—	V _{DD}	46	—	A-V _{DD}
8	O	1Y3	21	—	GND	34	—	GND	47	—	A-GND
9	—	V _{DD}	22	O	3Y1	35	O	4Y2	48	I	FBIN
10	—	GND	23	—	V _{DD}	36	—	V _{DD}	49	—	A-GND
11	—	GND	24	—	GND	37	—	GND	50	I	SEL0
12	O	2Y1	25	O	3Y2	38	O	4Y3	51	I	SEL1
13	—	V _{DD}	26	—	V _{DD}	39	—	V _{DD}	52	—	GND

INPUT

CLKIN : CLOCK
 CLR : CLEAR
 FBIN : FEEDBACK
 OE : OUTPUT ENABLE
 SEL0, SEL1 : OUTPUT SELECT
 TEST : TEST

OUTPUT

1Y1 - 1Y3 : OUTPUT PORTS
 2Y1 - 2Y3 : OUTPUT PORTS
 3Y1 - 3Y3 : OUTPUT PORTS
 4Y1 - 4Y3 : OUTPUT PORTS

