

CMOS PLL Clock Driver

Programmable Frequency, Low Skew, High Fan-Out

The MC88PL117 utilizes proven phase-locked loop clock driver technology to create a large fan-out, multiple frequency and phase, low skew clock driver. The 88PL117 provides the clock frequencies necessary to drive systems using the PowerPC™ 601 microprocessor and the Pentium™ microprocessor (see applications section for details). A total of 14 high current, matched impedance outputs are available in 8 programmable output frequency and phase configurations. Output frequencies are referenced to a system frequency, Q, and are available at 2X, 1X, 1/2X, and 1/3X the Q frequency. Four programmable input frequency multiplication ratios can be programmed to provide outputs at 1X, 2X, 3X, and 4X the system frequency Q. Details on the programmable configurations can be found in the applications section of this data sheet.

- PowerPC 601 Microprocessor and Pentium Microprocessor Clock Driver
- 14 programmable outputs
- Maximum output-to-output skew of 350ps for a single frequency
- Maximum output-to-output skew of 500ps for multiple frequencies
- f_{MAX} of $2X_Q = 160\text{MHz}$
- One output with programmable phase capability
- $\pm 36\text{mA}$ DC current outputs drive 50Ω transmission lines
- A lock indicator output (LOCK) goes high when steady-state phase-lock is achieved
- OE/\overline{MR} 3-state control
- Dedicated feedback output
- Two selectable clock inputs
- PLL enable pin for testability
- Dynamic Switch Between SYNC Inputs


One output (QFEED) is dedicated for feedback. It is located physically close to the FEEDBACK input pin to minimize the feedback line length. External delay (increased wire length) or logic can be inserted in the feedback path if necessary. Proper termination of the feedback line is necessary for any line length over one inch.

One output is provided with up to eight selectable 1/8 or 1/4 period (45° or 90°) delay increments. Three control pins, $\phi 2$, $\phi 1$ and $\phi 0$, program the eight increments; the increment/phase shift positions are shown in Table 3 in the applications section.

All outputs can be 3-stated (high impedance) during board-level testing with the OE/\overline{MR} pin; the QFEED and LOCK outputs will not be 3-stated, which allows the 88PL117 to remain in a phase-locked condition. Correct phase and frequency coherency will be guaranteed one to two cycles after bringing the OE/\overline{MR} pin high. The PLL_EN pin disables the PLL and gates the SYNC input signal directly into the internal clock distribution network to provide low frequency testability. Two selectable SYNC inputs (SYNC0 and SYNC1) are provided for clock redundancy or ease of testability. The device is guaranteed to lock to the new SYNC input when the REF_SEL input is switched dynamically.

A phase-lock indicator output (LOCK) stays low when the part is out of lock (start-up, etc.) and goes high when steady-state phase-lock is achieved. The lock indicator circuitry works reliably for VCO frequencies down to 55MHz. For VCO frequencies less than 55MHz, no guarantees are offered for the lock indicator output.


PowerPC is a trademark of International Business Machines Corporation.

MC88PL117**CMOS PLL
CLOCK DRIVER**


FN SUFFIX
PLASTIC LEADLESS
CHIP CARRIER (PLCC)
CASE 778-02



MC88PL117



Pinout: 52-Lead PLCC (Top View)



MC88PL117 Block Diagram (Logical Representation)

Explanation of Programmable Frequency Configurations

The MC88PL117 has eight different output frequency configurations. Figures 1 to 8 graphically depict these output configurations. There are also four feedback frequency options, which yields a total of 32 unique input-to-output frequency configurations. All configurations use 'Q' as the system frequency frame of reference. Therefore all output and feedback frequencies are referenced as a multiple of Q. Figures 1 to 8 also indicate the input levels of OPT0, OPT1,

and OPT2 for each of the eight output configurations. The input levels of MULT0 and MULT1 are varied in these figures to represent the different feedback (multiplication) frequencies. The frequency of the phase shift output, $Q\emptyset$, is also indicated in the figures. Tables 1 and 2 lists all 32 input/output frequency configurations. Table 3 gives the $Q\emptyset$ phase shift increments.




Figure 1. Output Frequency Configuration 1
(OPT0 = L, OPT1 = L, OPT2 = L)
Q/2 Input Frequency, MULT0 = H, MULT1 = L)




Figure 2. Output Frequency Configuration 2
(OPT0 = H, OPT1 = L, OPT2 = L)
Q/4 Input Frequency, MULT0 = L, MULT1 = L)




Figure 3. Output Frequency Configuration 3
(OPT0 = L, OPT1 = H, OPT2 = L)
Q/2 Input Frequency, MULT0 = H, MULT1 = L)




Figure 4. Output Frequency Configuration 4
(OPT0 = H, OPT1 = H, OPT2 = L)
Q/2 Input Frequency, MULT0 = H, MULT1 = L)




Figure 5. Output Frequency Configuration 5
 (OPT0 = L, OPT1 = L, OPT2 = H
 Q/4 Input Frequency, MULT0 = L, MULT1 = L)




Figure 6. Output Frequency Configuration 6
 (OPT0 = H, OPT1 = L, OPT2 = H
 Q/3 Input Frequency, MULT0 = L, MULT1 = H)




Figure 7. Output Frequency Configuration 7
 (OPT0 = L, OPT1 = H, OPT2 = H
 Q/2 Input Frequency, MULT0 = H, MULT1 = L)




Figure 8. Output Frequency Configuration 8
 (OPT0 = H, OPT1 = H, OPT2 = H
 Q Input Frequency, MULT0 = H, MULT1 = H)

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND) $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$

Symbol	Parameter	Test Conditions	V_{CC} V	Target Limit	Unit
V_{IH}	Minimum High-Level Input Voltage	$V_{out} = 0.1\text{V}$ or $V_{CC} - 0.1\text{V}$	4.75 5.25	2.0 2.0	V
V_{IL}	Maximum Low-Level Input Voltage	$V_{out} = 0.1\text{V}$ or $V_{CC} - 0.1\text{V}$	4.75 5.25	0.8 0.8	V
V_{OH}	Minimum High-Level Output Voltage	$V_{in} = V_{IH}$ or V_{IL} $I_{OH} = -36\text{mA}$ ¹	4.75 5.25	4.01 4.51	V
V_{OL}	Maximum Low-Level Output Voltage	$V_{in} = V_{IH}$ or V_{IL} $I_{OL} = 36\text{mA}$ ¹	4.75 5.25	0.44 0.44	V
I_{in}	Maximum Input Leakage Current	$V_I = V_{CC}$ or GND	5.25	± 1.0	μA
I_{CCT}	Maximum I_{CC} /Input	$V_I = V_{CC} - 2.1\text{V}$	5.25	2.0 ²	mA
I_{OLD}	Minimum Dynamic Output Current ³	$V_{OLD} = 1.0\text{V}$ Max	5.25	88	mA
I_{OHD}		$V_{OHD} = 3.85\text{V}$ Min	5.25	-88	mA
I_{CC}	Maximum Quiescent Supply Current (per Package)	$V_I = V_{CC}$ or GND	5.25	1.0	mA
I_{OZ}	Maximum 3-State Leakage Current	$V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or GND	5.25	± 50 ⁴	μA

1. I_{OL} and I_{OH} are 12mA and -12mA respectively for the LOCK output.
2. The PLL_EN input pin is not guaranteed to meet this specification.
3. Maximum test duration is 2.0ms, one output loaded at a time.
4. Specification value for I_{OZ} is preliminary, will be finalized upon 'MC' status.

PRELIMINARY AC ELECTRICAL CHARACTERISTICS ($T_A = 0$ to 70°C , $V_{CC} = 5.0\text{V} \pm 5\%$)

Symbol	Parameter	Target Specifications		Unit	Condition
		Min	Max		
t_{skewr}	Output-to-Output Skew (Same Frequency, Coincident Rising Edges)		500	ps	50 Ω Load ²
$t_{skewrall}$	Output-to-Output Skew (Any Frequency, Coincident Rising Edges, Q0-Q13, QFEED)		500	ps	50 Ω Load ²
t_{skewp}	Part-to-Part Skew ¹		1.0	ns	50 Ω Load ²
t_r/t_f	Output Rise/Fall Time (0.8 to 2.0V)	0.15	1.0	ns	50 Ω Load ²
t_{PULSE}	Output Pulse Width, All Outputs ² (Measured at $V_{CC}/2$)	$0.5t_{CYCLE} - 0.5$	$0.5t_{CYCLE} + 0.5$	ns	50 Ω Load ²
t_{pd}	SYNC Input to FEEDBACK Delay	$f_{SYNC}=16.66\text{MHz}$	-200	ps	Feedback=Q,Q/2
		$f_{SYNC}=20\text{MHz}$	-200		
		$f_{SYNC}=25\text{MHz}$	-100		
		$f_{SYNC}=33\text{MHz}$	0		
		$f_{SYNC}=16.66\text{MHz}$	-50	550	Feedback=Q/4
Jitter _{CC}	Cycle-to-Cycle Jitter (Clock Period Stability)		± 250	ps	
f_{MAX}	Maximum Output Frequency for 2X_Q Outputs	8	160	MHz	50 Ω Load ²
f_{MAX}	Maximum Output Frequency for Q Outputs	4	80	MHz	50 Ω Load ²
f_{MAX}	Maximum Output Frequency for Q/2 Outputs	2	40	MHz	50 Ω Load ²
$t_{skew\emptyset}$	Phase Accuracy of Q \emptyset versus Q or Q/2	Phase Offset - 750	Phase Offset + 250	ps	

- 1 This assumes that each device is running off of the same clock source with zero skew between clock source signals. A small amount of negative offset may be present between SYNC and FEEDBACK (t_{PD} Spec).
2 50 Ω load terminated to $V_{CC}/2$.

TABLE 1. PROGRAMMABLE OUTPUT CONFIGURATIONS (Q is system reference frequency)

Output Configuration Number	OPT2	OPT1	OPT0	No of 2X_Q Outputs	No of Q Outputs	No of Q/2 Outputs	No of Q/3 Outputs	No of $\overline{Q}/2$ Outputs
1	L	L	L	2	12	0	0	0
2	L	L	H	2	4	8	0	0
3	L	H	L	4	10	0	0	0
4	L	H	H	0	14	0	0	0
5	H	L	L	0	7	7	0	0
6	H	L	H	0	10	0	4	0
7	H	H	L	0	7	6	0	1
8	H	H	H	2	12	0	0	0

TABLE 2. PROGRAMMABLE INPUT FREQUENCY MODES (Multiplication factors)

Input Frequency Mode	MULT1	MULT0	Input Frequency
1	L	L	Q/4
2	L	H	Q/2
3	H	L	Q/3
4	H	H	Q

TABLE 3. Q \overline{Q} PROGRAMMABLE PHASE INCREMENTS FOR Q AND Q/2 OUTPUTS

$\overline{Q}2$	$\overline{Q}1$	$\overline{Q}0$	Q \overline{Q} Phase to Q Outputs ¹	Q $\overline{Q}/2$ Phase to Q Outputs ²	$\overline{Q}2$	$\overline{Q}1$	$\overline{Q}0$	Q \overline{Q} Phase to Q Outputs ¹	Q $\overline{Q}/2$ Phase to Q Outputs ²
L	L	L	180°	45°	H	L	L	180°	225°
L	L	H	90°	90°	H	L	H	90°	270°
L	H	L	0°	135°	H	H	L	0°	315°
L	H	H	270°	180°	H	H	H	270°	360°

1. Valid for output configurations 1, 3, 4, 6, 8

2. Valid for output configurations 2, 5, 7

Applications Information

Introduction

The 88PL117 provides the necessary clock frequencies for the PowerPC 601 and Pentium Microprocessors. With output frequency capabilities up to 160MHz and the ability to also generate half and quarter frequency clocks the 88PL117 simplifies the system implementation of a PowerPC 601 or Pentium Microprocessor. This section will overview the clock requirements of the PowerPC 601 and Pentium Microprocessors and apply those to the specification limits of the 88PL117 to demonstrate compatibility. Although not exhaustive the intent is to provide a basic set of guidelines on system implementation. For more cost sensitive applications

which require fewer clocks the designer should refer to the MC88915TFN133 data sheet for an alternative clock driver suitable for PowerPC 601 or Pentium Microprocessor based designs.

Driving the PowerPC 601 Microprocessor

Figures 9 and 10 illustrate two common output configurations of the 88PL117 which will facilitate POWERPC 601 (MPC601) system designs. Figure 9 would prove beneficial for high frequency processor designs where the bus clock would likely run at one fourth the 2X_PCLK input. In this configuration a 2X_Q output of the 88PL117 can drive the

MC88PL117

2X_PCLK of the PowerPC 601 processor while a Q and Q/2 output can drive the PCLK_EN and BCLK_EN inputs respectively. For designs where the system bus will run at half the frequency of the 2X_PCLK (same frequency as the internal processor clock) a larger number of Q outputs would be required. Figure 10 could be used in this situation with a 2X_Q output driving the 2X_PCLK input and a Q output driving the PCLK_EN. In this implementation the BCLK_EN input of the MPC601 is simply tied LOW.




Figure 9. 88PL117 Output Configuration 1 for Driving the MPC601 Microprocessor




Figure 10. 88PL117 Output Configuration 2 for Driving the MPC601 Microprocessor

Figures 11 and 12 illustrate the required waveforms for driving the MPC601 processor in both bus clock frequency modes. Figure 12 illustrates the relationship between the 2X_Q, Q and Q/2 outputs of the 88PL117. For the case of the BCLK_EN input being held LOW, the setup and hold specifications for PCLK_EN are automatically satisfied by the internal design of the 88PL117. For the first case pictured in Figure 11, there may be a potential problem: the hold time

spec for $\overline{\text{BCLK_EN}}$ rising to $2X_PCLK$ is 0ns. Because there can be up to $\pm 250\text{ps}$ skew between the $2X_Q$ and $Q/2$ outputs of the 88PL117, this hold spec may be violated. This situation can be remedied in one of two ways: first extra PCB etch can be added to the $Q/2$ output to delay it relative to the $2X_Q$ output; or secondly, the $Q\emptyset$ output can be used to drive the $\overline{\text{BCLK_EN}}$ input. The $Q\emptyset$ output can be phase delayed relative to the $2X_Q$ output to ensure the hold time requirement of the MPC601 processor will be met.




Figure 11. MPC601 Processor Clocking Waveforms




Figure 12. 88PL117 Output Waveforms

The 88PL117 features CMOS level outputs to minimize edge transition time and optimize transmission line driving capability. The MPC601 processor inputs are TTL level compatible inputs and therefore specification limits are calculated from TTL level thresholds. The specification limits of concern are the input duty cycle and input pulse width requirements outlined in the MPC601 specification for the 2X_PCLK input. Figure 13 demonstrates the termination technique required on the 2X_Q output of the 88PL117 to ensure compatibility with the 2X_PCLK input of the MPC601 processor. At 100, 133 or 160MHz, the 2X_Q output threshold must be shifted down to the 1.4V threshold to meet the input pulse width specification limits. The termination scheme in Figure 13 creates a voltage division which essentially translates the CMOS threshold down to a TTL threshold, while at the same time effectively terminating the transmission line. The 88PL117 exhibits a very tight duty cycle specification at CMOS thresholds. Therefore, once

translated via the termination scheme of Figure 13, the MPC601 processor input specifications are easily met.




Figure 13. MPC601 2X_PCLK Input Termination Scheme

Driving the Pentium Microprocessor

The 88PL117 Clock Driver can also be used for clock generation and distribution in a Pentium Microprocessor based system. Depending upon the performance requirements, the memory bus of a Pentium Microprocessor based system may run at the same frequency or at half of the frequency of the microprocessor. Figures 14 and 15 illustrate two configurations of the 88PL117 which could be used for these two scenarios. In Figure 14, all of the outputs are configured as 60 or 66MHz outputs to provide a large number of clocks for use throughout the design. The configuration of Figure 15 equally splits the outputs so that half run at the 60 or 66MHz processor speed, and the other half run at 30 or 33MHz for the memory bus logic.




Figure 14. 88PL117 Output Configuration 1 for Driving the Pentium Microprocessor




Figure 15. 88PL117 Output Configuration 2 for Driving the Pentium Microprocessor

As was the case with the MPC601 processor, the Pentium Microprocessor is also specified around TTL thresholds. Fortunately, the Pentium Microprocessor clock input is at significantly lower frequencies and therefore has more margin in the input specification for pulse width. Figure 16 illustrates the input clock requirements of the Pentium Microprocessor and the worst case pulse width analysis of the 2X_Q output of the 88PL117. The worst case pulse width will obviously be the LOW pulse. The values shown in the figure use the worst case output pulse width and the worst case edge slew rate of the 88PL117 outputs. Note that even under worst case conditions, the 2X_Q output meets the input pulse width requirements of the Pentium Microprocessor without the special termination technique pictured in Figure 13.




Figure 16. Pentium Microprocessor Clock Waveforms




Figure 17. Recommended Loop Filter and Analog Isolation Scheme

Notes Concerning Loop Filter and Board Layout Issues

1 Figure 17 shows a loop filter and analog isolation scheme which will be effective in most applications. The following guidelines should be followed to ensure stable and jitter-free operation:


1a All loop filter and analog isolation components should be tied as close to the package as possible. Stray current passing through the parasitics of long traces can cause undesirable voltage transients at the FIL pin.

1b The 47Ω resistors, the 10μF low frequency bypass capacitor, and the 0.1μF high frequency bypass capacitor form a wide bandwidth filter that will minimize the PLL's sensitivity to voltage transients from the system digital V_{CC} supply and ground planes. This filter will typically ensure that a 100mV step deviation on the digital V_{CC} supply will cause no more than a 100pS phase deviation on the device outputs. A 250mV step deviation on V_{CC} using the recommended filter values should cause no more than a 250pS phase deviation; if a 25μF bypass capacitor is used (instead of 10μF) a 250mV V_{CC} step should cause no more than a 100pS phase deviation. If good bypass techniques are used

on a board design near components which may cause digital V_{CC} and ground noise, the above described V_{CC} step deviations should not occur at the digital V_{CC} supply. The purpose of the bypass filtering scheme shown in Figure 17 is to give the chip additional protection from the power supply and ground plane transients that can occur in a high frequency, high speed digital system.

1c There are no special requirements set forth for the loop filter resistors (470K and 330Ω). The loop filter capacitor (0.1μF) can be a ceramic chip capacitor, the same as a standard bypass capacitor.

2 In addition to the bypass capacitors used in the analog filter of Figure 17, there should be a 0.1μF bypass capacitor between each of the other (digital) nine V_{CC} pins and the board ground plane. This will reduce output switching noise caused by the high current outputs, in addition to reducing potential for noise in the 'analog' section of the chip. These bypass capacitors should also be tied as close to the package as possible.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan.

ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

