


OCTAL BIDIRECTIONAL TRANSCEIVER WITH 8-BIT PARITY GENERATOR CHECKER (3-STATE OUTPUTS)


The MC74F657A and MC74F657B are Octal Bidirectional Transceivers with an 8-bit parity Generator/Checker and 3-state outputs.

The A and B options are faster versions of the F657 and contain eight non-inverting buffers with 3-state outputs and an 8-bit parity generator/checker. These devices are intended for bus-oriented applications. The buffers have a guaranteed current sinking capability of 24 mA at the A ports and 64 mA at the B ports. The Transmit/Receiver (T/R) input determines the direction of the data flow through the bidirectional transceivers. Transmit (active HIGH) enables data from A ports to B ports; Receive (active LOW) enables data from B ports to A ports.

- High-Impedance NPN Base Input for Reduced Loading (20 μA in HIGH and LOW States)
- Ideal in Applications Where High Output Drive and Light Bus Loading are Required (III is 20 μA versus Fast std of 600 μA)
- Combines F245 and F280A Functions in One Package
- 3-State Outputs
- B Outputs, PARITY, ERROR, Sink 64 mA and Source 15 mA
- 15 mA Source Current
- Input Diodes for Termination Effects
- Glitchless Outputs During Power Up and Power Down
- · High Impedance Outputs During Power Off
- ESD Protection > 4000 Volts

PIN ASSIGNMENT






MC74F657A,B

OCTAL BIDIRECTIONAL TRANSCEIVER WITH 8-BIT PARITY GENERATOR CHECKER (3-STATE OUTPUTS)

FAST™ SCHOTTKY TTL



GUARANTEED OPERATING RANGES

Symbol	Parameter			Тур	Max	Unit
VCC	Supply Voltage	74	4.5	5.0	5.5	V
T _A	Operating Ambient Temperature Range	74	0	25	70	°C
loн	Output Current — High	74			-3.0/-15	mA
loL	Output Current — Low	74			24/64	mA

FUNCTION TABLE

Number of Inputs That are High	Inputs		Input/Output		Outputs	
	OE	T/R	Even/Odd	Parity	Error	Outputs Mode
	L	Н	Н	Н	Z	Transmit
	L	Н	L	L	Z	Transmit
	L	L	Н	Н	Н	Receive
0, 2, 4, 6, 8	L	L	Н	L	L	Receive
1	L	L	L	Н	L	Receive
	L	L	L	L	Н	Receive

Number of Inputs That are High	Inputs			Input/Output	Outputs		
	OE	T/R	Even/Odd	Parity	Error	Outputs Mode	
	L	Н	Н	L	Z	Transmit	
	L	Н	L	Н	Z	Transmit	
	L	L	Н	Н	L	Receive	
1, 3, 5, 7	L	L	Н	L	Н	Receive	
	L	L	L	Н	Н	Receive	
	L	L	L	L	L	Receive	
Don't Care	Н	Х	X	Z	Z	Z	

H = HIGH Voltage Level; L = LOW Voltage Level; X = Don't Care; Z = HIGH impedance state.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				Limits					
Symbol	Parame	ter		Min	Тур	Max	Unit	Test	Conditions
V _{IH}	Input HIGH Voltage			2.0			V	Guaranteed Inpu	t HIGH Voltage
V_{IL}	Input LOW Voltage					0.8	V	Guaranteed Inpu	it LOW Voltage
VIK	Input Clamp Diode Voltage				-0.73	-1.2	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
		All Outputs	74	2.4			V	20 4	V _{CC} = 4.5 V
VOH				2.7	3.4		V	$I_{OH} = -3.0 \text{ mA}$	V _{CC} = 4.75 V
	Output HIGH Voltage	B0-B7 PARITY, ERROR	74	2.0			V	I _{OH} = -15 mA	V _{CC} = 4.5 V
		A0–A7	74		0.35	0.5	V	I _{OL} = 24 mA	
V _{OL}	Output LOW Voltage	B0-B7 PARITY, ERROR	74		0.4	0.55	V	I _{OL} = 64 mA	V _{CC} = MIN
		T/R, OE, EVEN/ODD				100	μΑ	V _{CC} = 0 V, V _{IN} = 7.0 V	
		A0-A7				2.0	A	V _{CC} = 5.5 V, V _{IN} = 5.5 V	
lіН	Input HIGH Current	B0-B7, PARITY				1.0	mA	V _{CC} = 5.5 V, V _{IN}	J = 5.5 V
		EVEN/ODD				20	μА	V _{CC} = MAX, V _{IN} = 2.7 V	
		T/R, OE				40	μΑ	VCC - MAX, VIN = 2.7 V	
I _{IL}	Input LOW Current	EVEN/ODD				-20	μΑ	$V_{CC} = MAX, V_{IN} = 0.5 V$	
'IL	input LOW Guiterit	T/R, OE				-40	μΑ	VCC = WAX, VIN	1 = 0.5 v
lih +lozh	Off-State Current HIGH Level Voltage Applied	A0–A7 B0–B7				70		V _{CC} = MAX, V _{OUT} = 2.7 V	
I _{IL} +IOZL	Off-State Current LOW Level Voltage Applied	PARITY				-70	μΑ	V _{CC} = MAX, V _O	UT = 0.5 V
lozh	Off-State Output Current, High-Level Voltage Applied		=			50		V _{CC} = MAX, V _{OUT} = 2.7 V	
lozL	Off-State Output Current, Low-Level Voltage Applied	ERROF	₹			-50	μΑ	V _{CC} = MAX, V _{OUT} = 0.5 V	
	Output Short Circuit	A _n Outpւ	ıts	-60		-150			
los	Current (Note 2)	PARIT <u>Y, B_n O</u> utputs, ERROR		-100		-225	mA	V _{CC} = MAX, V _{OUT} = 0 V	
		ICCH ICCL			90	135			
ICC	Total Supply Current				106	150	mA	V _{CC} = MAX	
		Iccz			98	145			

NOTES:

^{1.} For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions for the applicable device type.

^{2.} Not more than one output should be shorted at one time, nor for more than 1 second.


F657A AC ELECTRICAL CHARACTERISTICS


			74F		74	lF	
		v	T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0 \text{ V} \pm 10\%$ $C_L = 50 \text{ pF}$		
Symbol	Parameter	Min	Тур	Max	Min	Max	Unit
^t PLH ^t PHL	Propagation Delay A _n to B _n or B _n to A _n	2.0 2.0		7.0 7.0	2.0 2.0	7.5 7.5	ns
tPLH tPHL	Propagation Delay An to PARITY	6.0 6.5		13 13	5.5 6.5	14 14	ns
tPLH tPHL	Propagation Delay EVEN/ODD to PARITY, ERROR	4.5 4.5		10.5 10.5	4.5 4.5	11 11.5	ns
tPLH tPHL	Propagation Delay B _n to ERROR	7.0 7.0		18 18	6.5 6.5	19 19	ns
tPLH tPHL	Propagation <u>Delay</u> PARITY to ERROR	8.0 7.0		14 14	7.0 7.0	15 15	ns
^t PZH ^t PZL	Output Enable Time to HIGH or LOW Level	3.0 4.0		8.0 9.0	3.0 4.0	9.0 10	ns
tPHZ tPLZ	Output Disable Time from HIGH or LOW Level	2.0 2.0		7.5 6.0	2.0 2.0	8.0 6.5	ns


F657B AC ELECTRICAL CHARACTERISTICS

		74F			74	! F	
		v	T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		T _A = 0°C to +70°C V _{CC} = +5.0 V ± 10% C _L = 50 pF		
Symbol	Parameter	Min	Тур	Max	Min	Max	Unit
tPLH tPHL	Propagation Delay A _n to B _n or B _n to A _n	2.0 2.0		6.0 6.0	2.0 2.0	6.5 6.5	ns
tPLH tPHL	Propagation Delay A _n to PARITY	4.5 4.5		11.5 11.5	4.5 4.5	13 13	ns
tPLH tPHL	Propagation Delay EVEN/ODD to PARITY, ERROR	2.0 2.0		7.5 7.5	2.0 2.0	8.5 8.5	ns
t _{PLH}	Propagation <u>D</u> elay B _n to ERROR	4.0 4.0		15 15	3.5 3.5	16 16	ns
tPLH tPHL	Propagation <u>Delay</u> PARITY to ERROR	5.0 5.0		11 11	4.0 4.0	12 12	ns
^t PZH ^t PZL	Output Enable Time to HIGH or LOW Level	2.0 2.0		7.0 7.0	2.0 2.0	8.0 8.0	ns
t _{PHZ}	Output Disable Time from HIGH or LOW Level	2.0 2.0		6.0 6.0	2.0 2.0	6.5 6.5	ns

LOGIC DIAGRAM







Case 758-01 J Suffix


MIN MAX 15.25 15.54 7.40 7.60 MIN MAX 0.601 0.612 0.292 0.299 2.35 2.65 0.093 0.104 0.35 0.49 0.41 0.90 0.014 0.016 0.019 0.035 0.050 BSC 1.27 BSC 0.229 | 0.317 | 0.0090 | 0.0125 0.127 0.292 0.0050 0.0115 0° 8° 0° 8° 10.05 10.55 0.395 R 0.25 0.75 0.010 0.029

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


CONTROLLING DIMENSION: MILLIMETER.
DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 751E-01 AND -02 OBSOLETE, NEW STANDARD 751E-03.

24-Pin Ceramic Dual In-Line

Case 751E-03 DW Suffix



Case 724-03 N Suffix 24-Pin Plastic



NOTES:

- NOTES:
 1. DIMENSION L TO CENTER OF LEADS WHEN
- FORMED PARALLEL.
 2. DIMENSIONING AND TOLERANCING PER ANSI

	MILLIM	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	31.50	32.64	1.240	1.285	
В	7.24	7.75	0.285	0.305	
С	3.68	4.44	0.145	0.175	
D	0.38	0.53	0.015	0.021	
F	1.14	1.57	0.045	0.062	
G	2.54	BSC	0.100 BSC		
J	0.20	0.33	0.008	0.013	
K	2.54	4.19	0.100	0.165	
L	7.62	7.87	0.300	0.310	
N	0.51	1.27	0.020	0.050	
P	9.14	10.16	0.360	0.400	

- CHAMFERRED CONTOUR OPTIONAL.
 DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. 4. CONTROLLING DIMENSION: INCH.

	MILLIM	ETERS	INC	HES	
DIM	MIN MAX		MIN	MAX	
Α	31.25	32.13	1.230	1.265	
В	6.35	6.85	0.250	0.270	
С	3.69	4.44	0.145	0.175	
D	0.38	0.51	0.015	0.020	
E	1.27	BSC	0.050 BSC		
F	1.02	1.52	0.040	0.060	
G	2.54	BSC	0.100 BSC		
J	0.18	0.30	0.007	0.012	
K	2.80	3.55	0.110	0.140	
L	7.62	BSC	0.30	0 BSC	
М	0°	15°	0°	15°	
N	0.51	1.01	0.020	0.040	

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

