




MC74AC256 MC74ACT256

Dual 4-Bit Addressable Latch


The MC74AC256/74ACT256 dual addressable latch has four distinct modes of operation which are selectable by controlling the Clear and Enable inputs (see Function Table). In the addressable latch mode, data at the Data (D) inputs is written into the addressed latches. The addressed latches will follow the Data input with all unaddressed latches remaining in their previous states.

In the memory mode, all latches remain in their previous states and are unaffected by the Data or Address inputs. To eliminate the possibility of entering erroneous data in the latches, the enable should be held HIGH (inactive) while the address lines are changing. In the dual 1-of-4 decoding or demultiplexing mode ($MR = E = LOW$), addressed outputs will follow the level of the D inputs with all other outputs LOW. In the clear mode, all outputs are LOW and unaffected by the Address and Data inputs.

- Combines Dual Demultiplexer and 8-Bit Latch
- Serial-to-Parallel Capability
- Output from Each Storage Bit Available
- Random (Addressable) Data Entry
- Easily Expandable
- Common Clear Input
- Useful as Dual 1-of-4 Active HIGH Decoder



DUAL 4-BIT
ADDRESSABLE
LATCH




N SUFFIX
CASE 648-08
PLASTIC



D SUFFIX
CASE 751B-05
PLASTIC

LOGIC SYMBOL



MC74AC256 MC74ACT256

MODE SELECT-FUNCTION TABLE

Operating Mode	Inputs					Outputs			
	MR	E	D	A ₀	A ₁	Q ₀	Q ₁	Q ₂	Q ₃
Master Reset	L	H	X	X	X	L	L	L	L
Demultiplex (Active HIGH Decoder when D = H)	L	L	d	L	L	Q = d	L	L	L
	L	L	d	H	L	L	Q = d	L	L
	L	L	d	L	H	L	L	Q = d	L
	L	L	d	H	H	L	L	L	Q = d
Store (Do Nothing)	H	H	X	X	X	q ₀	q ₁	q ₂	q ₃
Addressable Latch	H	L	d	L	L	Q = d	q ₁	q ₂	q ₃
	H	L	d	H	L	q ₀	Q = d	q ₂	q ₃
	H	L	d	L	H	q ₀	q ₁	Q = d	q ₃
	H	L	d	H	H	q ₀	q ₁	q ₂	Q = d

H = HIGH Voltage Level Steady State


L = LOW Voltage Level Steady State

X = Immaterial

d = HIGH or LOW Data one setup time prior to the LOW-to-HIGH Enable transition

q = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
I _{in}	DC Input Current, per Pin	±20	mA
I _{out}	DC Output Sink/Source Current, per Pin	±50	mA
I _{CC}	DC V _{CC} or GND Current per Output Pin	±50	mA
T _{stg}	Storage Temperature	-65 to +150	°C

* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC74AC256 MC74ACT256

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Typ	Max	Unit
V _{CC}	Supply Voltage	'AC	2.0	5.0	6.0	V
		'ACT	4.5	5.0	5.5	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Ref. to GND)		0		V _{CC}	V
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V _{CC} @ 3.0 V		150		ns/V
		V _{CC} @ 4.5 V		40		
		V _{CC} @ 5.5 V		25		
t _r , t _f	Input Rise and Fall Time (Note 2) 'ACT Devices except Schmitt Inputs	V _{CC} @ 4.5 V		10		ns/V
		V _{CC} @ 5.5 V		8.0		
T _J	Junction Temperature (PDIP)				140	°C
T _A	Operating Ambient Temperature Range		-40	25	85	°C
I _{OH}	Output Current — High				-24	mA
I _{OL}	Output Current — Low				24	mA

1. V_{IN} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.

2. V_{IN} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

Symbol	Parameter	V _{CC} (V)	74AC		Unit	Conditions		
			T _A = +25°C					
			Typ	Guaranteed Limits				
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V V _{OUT} = 0.1 V or V _{CC} - 0.1 V		
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V V _{OUT} = 0.1 V or V _{CC} - 0.1 V		
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V I _{OUT} = -50 μA		
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V *V _{IN} = V _{IL} or V _{IH} I _{OH} -12 mA -24 mA -24 mA		
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V I _{OUT} = 50 μA		
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V *V _{IN} = V _{IL} or V _{IH} I _{OL} 12 mA 24 mA 24 mA		
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA V _I = V _{CC} , GND		
I _{OLD}	†Minimum Dynamic Output Current	5.5			75	mA V _{OLD} = 1.65 V Max		
		5.5			-75	mA V _{OHD} = 3.85 V Min		
I _{CC}	Maximum Quiescent Supply Current	5.5		8.0	80	μA V _{IN} = V _{CC} or GND		

* All outputs loaded; thresholds on input associated with output under test.

† Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

MC74AC256 MC74ACT256

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter	V_{CC}^* (V)	74AC			74AC		Unit	Fig. No.		
			$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$			$T_A = -40^\circ C$ to $+85^\circ C$ $C_L = 50 \text{ pF}$					
			Min	Typ	Max	Min	Max				
t_{PLH}	Propagation Delay D_N to Q_N	3.3 5.0	2.0 2.0	9.0 6.5	14.5 10.0	1.5 1.5	17.0 11.5	ns	3-5		
t_{PHL}	Propagation Delay D_N to Q_N	3.3 5.0	2.0 2.0	9.0 6.0	13.5 9.5	1.5 1.5	16.0 11.0	ns	3-5		
t_{PLH}	Propagation Delay E to Q_N	3.3 5.0	2.0 2.0	10.5 7.0	15.0 10.5	1.5 1.5	17.5 12.5	ns	3-6		
t_{PHL}	Propagation Delay E to Q_N	3.3 5.0	2.0 2.0	8.0 7.5	12.5 9.0	1.5 1.5	15.0 11.0	ns	3-6		
t_{PLH}	Propagation Delay Address to Q_N	3.3 5.0	2.0 2.0	12.0 8.0	19.0 13.0	1.5 1.5	22.5 15.5	ns	3-6		
t_{PHL}	Propagation Delay Address to Q_N	3.3 5.0	2.0 2.0	10.0 7.0	16.0 11.0	1.5 1.5	19.0 13.0	ns	3-6		
t_{PHL}	Propagation Delay MR to Q	3.3 5.0	2.0 2.0	8.0 6.0	12.0 9.0	1.5 1.5	13.5 10.0	ns	3-7		

* Voltage Range 3.3 V is $3.3 \text{ V} \pm 0.3 \text{ V}$.

Voltage Range 5.0 V is $5.0 \text{ V} \pm 0.5 \text{ V}$.

AC OPERATING REQUIREMENTS

Symbol	Parameter	V_{CC}^* (V)	74AC		74AC	Unit	Fig. No.
			$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$		$T_A = -40^\circ C$ to $+85^\circ C$ $C_L = 50 \text{ pF}$		
			Typ	Guaranteed Minimum			
t_S	Setup Time, HIGH or LOW D_N to E	3.3 5.0		3.5 2.5	4.5 3.5	ns	3-9
t_h	Hold Time, HIGH or LOW D_N to E	3.3 5.0		2.5 2.0	2.5 2.0	ns	3-9
t_S	Setup Time Address to E	3.3 5.0		7.0 4.0	9.0 6.0	ns	3-6
t_h	Hold Time Address to E	3.3 5.0		2.0 2.0	2.0 2.0	ns	3-6

* Voltage Range 3.3 V is $3.3 \text{ V} \pm 0.3 \text{ V}$.

Voltage Range 5.0 V is $5.0 \text{ V} \pm 0.5 \text{ V}$.

MC74AC256 MC74ACT256

DC CHARACTERISTICS

Symbol	Parameter	V _{CC} (V)	74ACT		74ACT	Unit	Conditions
			T _A = +25°C		T _A = -40°C to +85°C		
			Typ	Guaranteed Limits			
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	I _{OUT} = -50 µA
		4.5 5.5		3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} I _{OH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 µA
		4.5 5.5		0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} I _{OL} 24 mA 24 mA
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	µA	V _I = V _{CC} , GND
ΔI _{CCT}	Additional Max. I _{CC} /Input	5.5	0.6		1.5	mA	V _I = V _{CC} - 2.1 V
I _{OLD}	†Minimum Dynamic Output Current	5.5			75	mA	V _{OLD} = 1.65 V Max
I _{OHD}		5.5			-75	mA	V _{OHD} = 3.85 V Min
I _{CC}	Maximum Quiescent Supply Current	5.5		8.0	80	µA	V _{IN} = V _{CC} or GND

* All outputs loaded; thresholds on input associated with output under test.

† Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC256 MC74ACT256

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter	V_{CC}^* (V)	74ACT			74ACT		Unit	Fig. No.		
			$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$			$T_A = -40^\circ C$ $\text{to } +85^\circ C$ $C_L = 50 \text{ pF}$					
			Min	Typ	Max	Min	Max				
t_{PLH}	Propagation Delay D_n to Q_n	5.0	2.0	6.5	11.5	1.5	13.0	ns	3-5		
t_{PHL}	Propagation Delay D_n to Q_n	5.0	2.0	7.0	11.0	1.5	12.5	ns	3-5		
t_{PLH}	Propagation Delay E to Q_n	5.0	2.0	8.0	12.0	1.5	14.0	ns	3-6		
t_{PHL}	Propagation Delay E to Q_n	5.0	2.0	6.5	10.5	1.5	12.5	ns	3-6		
t_{PLH}	Propagation Delay Address to Q_n	5.0	2.0	10.5	14.5	1.5	17.0	ns	3-6		
t_{PHL}	Propagation Delay Address to Q_n	5.0	2.0	9.0	12.5	1.5	14.5	ns	3-6		
t_{PHL}	Propagation Delay MR to Q	5.0	2.0	7.0	10.5	1.5	11.5	ns	3-7		

* Voltage Range 5.0 V is 5.0 V ± 0.5 V.

AC OPERATING REQUIREMENTS

Symbol	Parameter	V_{CC}^* (V)	74ACT		74ACT		Unit	Fig. No.		
			$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$		$T_A = -40^\circ C$ $\text{to } +85^\circ C$ $C_L = 50 \text{ pF}$					
			Typ	Guaranteed Minimum						
t_s	Setup Time, HIGH or LOW D_n to E	5.0		3.5	4.5		ns	3-9		
t_h	Hold Time, HIGH or LOW D_n to E	5.0		2.5	2.5		ns	3-9		
t_s	Setup Time Address to E	5.0		5.5	6.5		ns	3-6		
t_h	Hold Time Address to E	5.0		2.5	2.5		ns	3-6		

* Voltage Range 5.0 V is 5.0 V ± 0.5 V.


CAPACITANCE

Symbol	Parameter	Value Typ	Unit	Test Conditions
C_{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0$ V
C_{PD}	Power Dissipation Capacitance	30.0	pF	$V_{CC} = 5.0$ V


MC74AC256 MC74ACT256

OUTLINE DIMENSIONS

N SUFFIX
PLASTIC DIP PACKAGE
CASE 738-03
ISSUE E



DW SUFFIX
PLASTIC SOIC PACKAGE
CASE 751D-04
ISSUE E



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

MFAX: RMFAX0@email.sps.mot.com -TOUCHTONE (602) 244-6609
INTERNET: <http://Design-NET.com>

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki,
6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



MC74AC256/D

