Dual ECL Output Comparator With Latch

The MC10E1651 is functionally and pin-for-pin compatible with the MC1651 in the MECL III family, but is fabricated using Motorola's advanced MOSAIC III process. The MC10E1651 incorporates a fixed level of input hysteresis as well as output compatibility with 10KH logic devices. In addition, a latch is available allowing a sample and hold function to be performed. The device is available in both a 16-pin DIP and a 20-pin surface mount package.

The latch enable ($\overline{\text{LEN}_a}$ and LEN_b) input pins operate from standard ECL 10KH logic levels. When the latch enable is at a logic high level the MC10E1651 acts as a comparator, hence Q will be at a logic high level if V1 > V2 (V1 is more positive than V2). Q is the complement of Q. When the latch enable input goes to a low logic level, the outputs are latched in their present state providing the latch enable setup and hold time constraints are met.

- Typ. 3.0 dB Bandwidth > 1.0 GHz
- Typ. V to Q Propagation Delay of 775 ps
- Typ. Output Rise/Fall of 350 ps
- Common Mode Range -2.0 V to +3.0 V
- Individual Latch Enables
- Differential Outputs
- 28mV Input Hysteresis



FUNCTION TABLE

| LEN | V1, V2 | Function | | | | |
|-----|---------|----------|--|--|--|--|
| н | V1 > V2 | Н | | | | |
| Н | V1 < V2 | L | | | | |
| L | Х | Latched | | | | |











Pinout: 20-Lead PLCC (Top View)

Pinout: 16-Pin Ceramic DIP (Top View)



ABSOLUTE MAXIMUM RATINGS (Beyond which device life may be impaired)

| Symbol | Characteristic | Min | Тур | Max | Unit |
|--------|--|-----|-----|------|------|
| VSUP | Total Supply Voltage VEE + VCC | | | 12.0 | V |
| VPP | Differential Input Voltage V1 – V2 | | | 3.7 | V |

DC CHARACTERISTICS (V_{EE} = -5.2 V $\pm 5\%$; V_{CC} = +5.0 V $\pm 5\%$)

| | | 0°C | | | 25°C | | | 85°C | | | | |
|-----------------|--|-------|------|-----------|-------|------|-----------|-------|-----|-----------|------|-----------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit | Condition |
| VOH | Output HIGH Voltage | -1020 | | -840 | -980 | | -810 | -920 | | -735 | mV | |
| VOL | Output Low Voltage | -1950 | | -1630 | -1950 | | -1630 | -1950 | | -1600 | mV | |
| II IIH | Input Current (V1, V2) Input HIGH Current (LEN) | | | 65 150 | | | 65 150 | | | 65 150 | μA | |
| ICC IEE | Positive Supply Current Negative Supply Current | | | 50 55 | | | 50 55 | | | 50 55 | mA | |
| VCMR | Common Mode Range | -2.0 | | 3.0 | -2.0 | | 3.0 | -2.0 | | 3.0 | V | |
| Hys | Hysteresis | | 27 | | | 27 | | | 30 | | mV | |
| Vskew | Hysteresis Skew | | -1.0 | | | -1.0 | | | 0 | | mV | 1 |
| C _{in} | Input Capacitance DIP PLCC | | | 3 2 | | | 3 2 | | | 3 2 | pF | |

 Hysteresis skew (V_{Skew}) is provided to indicate the offset of the hysteresis window. For example, at 25°C the nominal hysteresis value is 27mV and the V_{Skew} value indicates that the hysteresis was skewed from the reference level by 1mV in the negative direction. Hence the hysteresis window ranged from 14mV below the reference level to 13mV above the reference level. All hysteresis measurements were determined using a reference voltage of 0mV.

AC CHARACTERISTICS (V_{EE} = $-5.2 \text{ V} \pm 5\%$; V_{CC} = $+5.0 \text{ V} \pm 5\%$)

| | | 0°C | | | 25°C | | | 85°C | | | | |
|--------------------------------------|--|------------|------------|------------|------------|------------|------------|------------|------------|-------------|------|--------------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit | Condition |
| ^t PLH ^t PHL | Propagation Delay to Output <u>V to</u> Q LEN to Q | 600 400 | 750 575 | 900 750 | 625 400 | 775 575 | 925 750 | 700 500 | 850 650 | 1050 850 | ps | 1 |
| t _s | Setup Time V | 450 | 300 | | 450 | 300 | | 550 | 350 | | ps | |
| ^t h | Enable Hold Time V | -50 | -250 | | -50 | -250 | | -100 | -250 | | ps | |
| ^t pw | <u>Mini</u> mum Pulse Width LEN | 400 | | | 400 | | | 400 | | | ps | |
| ^t skew | Within Device Skew | | 15 | | | 15 | | | 15 | | ps | 2 |
| T _{DE} | Delay Dispersion (ECL Levels) | | | | | 100 60 | | | | | ps | 3, 4 3, 5 |
| T _{DL} | Delay Dispersion (TTL Levels) | | | | | 350 100 | | | | | ps | 6, 7 5, 6 |
| t _r t _f | Rise/Fall Times 20-80% | 225 | 325 | 475 | 225 | 325 | 475 | 250 | 375 | 500 | ps | |

 The propagation delay is measured from the crosspoint of the input signal and the threshold value to the crosspoint of the Q and Q output signals. For propagation delay measurements the threshold level (V_{THR}) is centered about an 850mV input logic swing with a slew rate of 0.75 V/NS. There is an insignificant change in the propagation delay over the input common mode range.

2. t_{skew} is the propagation delay skew between comparator A and comparator B for a particular part under identical input conditions.

3. Refer to figure 4 and note that the input is at 850mV ECL levels with the input threshold range between the 20% and 80% points. The delay is measured from the crosspoint of the input signal and the threshold value to the crosspoint of the Q and Q output signals.

4. The slew rate is 0.25 V/NS for input rising edges.

5. The slew rate is 0.75 V/NS for input rising edges.

6. Refer to Figure 5 and note that the input is at 2.5 V TTL levels with the input threshold range between the 20% and 80% points. The delay is measured from the crosspoint of the input signal and the threshold value to the crosspoint of the Q and Q output signals.

7. The slew rate is 0.3 V/NS for input rising edges.

APPLICATIONS INFORMATION

The timing diagram (Figure 3) is presented to illustrate the MC10E1651's compare and latch features. When the signal on the LEN pin is at a logic high level, the device is operating in the "compare mode," and the signal on the input arrives at the output after a nominal propagation delay (tPHL, tPLH). The input signal must be asserted for a time, ts, prior to the negative going transition on LEN and held for a time, th, after the LEN transition. After time th, the latch is operating in the "latch mode," thus transitions on the input do not appear at the output. The device continues to operate in the "latch mode" until the latch is asserted once again. Moreover, the LEN pulse must meet the minimum pulse width (t_{DW}) requirement to effect the correct input-output relationship. Note that the LEN waveform in Figure 3 shows the LEN signal swinging around a reference labeled VBBINT; this waveform emphasizes the requirement that LEN follow typical ECL 10KH logic levels because VBBINT is the

internally generated reference level, hence is nominally at the ECL VBB level.

Finally, V_{OD} is the input voltage overdrive and represents the voltage level beyond the threshold level (V_{THR}) to which the input is driven. As an example, if the threshold level is set on one of the comparator inputs as 80mV and the input signal swing on the complementary input is from zero to 100mV, the positive going overdrive would be 20mV and the negative going overdrive would be 80mV. The result of differing overdrive levels is that the devices have shorter propagation delays with greater overdrive because the threshold level is crossed sooner than the case of lower overdrive levels. Typically, semiconductor manufactures refer to the threshold voltage as the input offset voltage (VOS) since the threshold voltage is the sum of the externally supplied reference voltage and inherent device offset voltage.



Figure 3. Input/Output Timing Diagram

DELAY DISPERSION

Under a constant set of input conditions comparators have a specified nominal propagation delay. However, since propagation delay is a function of input slew rate and input voltage overdrive the delay dispersion parameters, T_{DE} and T_{DT} , are provided to allow the user to adjust for these variables (where T_{DE} and T_{DT} apply to inputs with standard ECL and TTL levels, respectively).

Figure 4 and Figure 5 define a range of input conditions which incorporate varying input slew rates and input voltage overdrive. For input parameters that adhere to these constraints the propagation delay can be described as:

$$T_{NOM} \pm T_{DE}$$
 (or T_{DT})

where T_{NOM} is the nominal propagation delay. T_{NOM} accounts for nonuniformity introduced by temperature and voltage variability, whereas the delay dispersion parameter takes into consideration input slew rate and input voltage overdrive variability. Thus a modified propagation delay can be approximated to account for the effects of input conditions that differ from those under which the parts where tested. For example, an application may specify an ECL input with a slew rate of 0.25 V/NS, an overdrive of 17mV and a temperature of 25°C, the delay dispersion parameter would be 100 ps. The modified propagation delay would be

775ps \pm 100ps







Figure 5. TTL Dispersion Test Input Conditions





OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **(Motorola** and **(Motorola**, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

٥

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

MC10E1651/D

