

TrenchMOS™ transistor

Logic level FET

BUK92150-55A

GENERAL DESCRIPTION



N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mounting. Using 'trench' technology the device features very low on-state resistance. It is intended for use in automotive and general purpose switching applications.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	55	V
I_D	Drain current (DC)	10.7	A
P_{tot}	Total power dissipation	36	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	150	$\text{m}\Omega$
	$V_{GS} = 5 \text{ V}$	137	$\text{m}\Omega$
	$V_{GS} = 10 \text{ V}$		

PINNING - SOT428

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION**SYMBOL****LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	55	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	55	V
$\pm V_{GS}$	Gate-source voltage	-	-	10	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50 \mu\text{s}$	-	15	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	10.7	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	7.5	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	43	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	36	W
T_{stg}, T_j	Storage & operating temperature	-	-55	175	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th,j-b}$	Thermal resistance junction to mounting base	-	-	4.1	K/W
$R_{th,j-a}$	Thermal resistance junction to ambient	Minimum footprint, FR4 board	71.4	-	K/W

TrenchMOS™ transistor

Logic level FET

BUK92150-55A

STATIC CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA}$	55	-	-	V
$V_{GS(\text{TO})}$	Gate threshold voltage	$T_j = -55^\circ\text{C}$ $V_{DS} = V_{GS}; I_D = 1 \text{ mA}$	50	-	-	V
I_{DSS}	Zero gate voltage drain current	$T_j = 175^\circ\text{C}$ $V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}$	1	1.5	2.0	V
I_{GSS}	Gate source leakage current	$T_j = -55^\circ\text{C}$ $V_{GS} = \pm 10 \text{ V}; V_{DS} = 0 \text{ V}$	0.5	-	-	V
$R_{DS(\text{ON})}$	Drain-source on-state resistance	$T_j = 175^\circ\text{C}$ $V_{GS} = 5 \text{ V}; I_D = 5 \text{ A}$	-	0.05	2.3	V
		$V_{GS} = 10 \text{ V}; I_D = 5 \text{ A}$	-	-	10	μA
		$V_{GS} = 4.5 \text{ V}; I_D = 5 \text{ A}$	-	-	500	μA
		$T_j = 175^\circ\text{C}$	-	128	100	nA
			-	-	150	$\text{m}\Omega$
			-	-	315	$\text{m}\Omega$
			-	116	137	$\text{m}\Omega$
			-	-	161	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS1 $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{iss}	Input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	-	250	339	pF
C_{oss}	Output capacitance		-	54	65	pF
C_{rss}	Feedback capacitance		-	42	58	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30 \text{ V}; R_{\text{load}} = 2.7\Omega$	-	6	16	ns
t_r	Turn-on rise time	$V_{GS} = 5 \text{ V}; R_G = 10 \Omega$	-	64	80	ns
$t_{d\text{ off}}$	Turn-off delay time		-	20	30	ns
t_f	Turn-off fall time		-	26	40	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current		-	-	10.7	A
I_{DRM}	Pulsed reverse drain current		-	-	43	A
V_{SD}	Diode forward voltage	$I_F = 5 \text{ A}; V_{GS} = 0 \text{ V}$	-	0.85	1.2	V
		$I_F = 10.7 \text{ A}; V_{GS} = 0 \text{ V}$	-	1.1	-	V
t_{rr}	Reverse recovery time	$I_F = 13 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s}$	-	24	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = -10 \text{ V}; V_R = 30 \text{ V}$	-	0.026	-	μC

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 8 \text{ A}; V_{DD} \leq 25 \text{ V}$ $V_{GS} = 5 \text{ V}; R_{GS} = 50 \Omega; T_{mb} = 25^\circ\text{C}$	-	-	25	mJ

TrenchMOS™ transistor

Logic level FET

BUK92150-55A




Fig. 1. Normalised power dissipation.

$$PD\% = 100 \cdot P_D / P_{D\ 25^\circ C} = f(T_{mb})$$




Fig. 4. Transient thermal impedance.

$$Z_{th\ j\text{-}mb} = f(t_p); \text{parameter } D = t_p/T$$




Fig. 2. Normalised continuous drain current.
 $ID\% = 100 \cdot I_D / I_{D\ 25^\circ C} = f(T_{mb})$; conditions: $V_{GS} \geq 5\ V$




Fig. 5. Typical output characteristics, $T_j = 25^\circ C$.
 $I_D = f(V_{DS}); \text{parameter } V_{GS}$




Fig. 3. Safe operating area. $T_{mb} = 25^\circ C$
 $I_D \& I_{DM} = f(V_{DS}); I_{DM} \text{ single pulse}; \text{parameter } t_p$




Fig. 6. Typical on-state resistance, $T_j = 25^\circ C$.
 $R_{DS(ON)} = f(I_D); \text{parameter } V_{GS}$

TrenchMOS™ transistor

Logic level FET

BUK92150-55A




Fig.7. Typical on-state resistance, $T_j = 25^\circ\text{C}$.
 $R_{DS(ON)} = f(V_{GS})$; conditions: $I_D = 13 \text{ A}$;




Fig.10. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25^\circ\text{C}} = f(T_j)$; $I_D = 25 \text{ A}$; $V_{GS} = 5 \text{ V}$




Fig.8. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25 \text{ V}$; parameter T_j




Fig.11. Gate threshold voltage.
 $V_{GS(TO)} = f(T_j)$; conditions: $I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$




Fig.9. Typical transconductance, $T_j = 25^\circ\text{C}$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 25 \text{ V}$




Fig.12. Sub-threshold drain current.
 $I_D = f(V_{DS})$; conditions: $T_j = 25^\circ\text{C}$; $V_{GS} = V_{DS}$

TrenchMOS™ transistor

Logic level FET

BUK92150-55A




Fig.13. Typical capacitances, C_{iss} , C_{oiss} , C_{rss} :
 $C = f(V_{DS})$; conditions: $V_{GS} = 0$ V; $f = 1$ MHz




Fig.16. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 75$ A




Fig.14. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 3$ A; parameter V_{DS}




Fig.17. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$




Fig.15. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig.18. Switching test circuit.

TrenchMOS™ transistor


Logic level FET

BUK92150-55A

MECHANICAL DATA

Plastic single-ended surface mounted package (Philips version of D-PAK); 3 leads
(one lead cropped)

SOT428



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁ ⁽¹⁾	A ₂	b	b ₁ max.	b ₂	c	D max.	D ₁ max.	E max.	E ₁ min.	e	e ₁	H _E max.	L	L ₁ min.	L ₂	w	y max.
mm	2.38 2.22	0.65 0.45	0.89 0.71	0.89 0.9	1.1 5.26	5.36 0.2	0.4	6.22 5.98	4.81 4.45	6.73 6.47	4.0	2.285 4.57	4.57 10.4	9.6 2.95	0.5 0.5	0.7 0.5	0.2 0.2	0.2 0.2	

Note


1. Measured from heatsink back to lead.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ		
SOT428					98-04-07

Fig.19. SOT428 surface mounting package. Centre pin connected to mounting base.

Notes

- This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
- Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC18.
- Epoxy meets UL94 V0 at 1/8".

**TrenchMOS™ transistor
Logic level FET****BUK92150-55A****MOUNTING INSTRUCTIONS***Dimensions in mm**Fig.20. SOT428 : soldering pattern for surface mounting.*

**TrenchMOS™ transistor
Logic level FET****BUK92150-55A****DEFINITIONS**

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	
© Philips Electronics N.V. 2000	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.