

DATA SHEET

BUK107-50DS

PowerMOS transistor

Logic level TOPFET

Product specification

March 1997

Supersedes data of September 1994

File under Discrete Semiconductors, SC13a

PowerMOS transistor

Logic level TOPFET

BUK107-50DS

DESCRIPTION

Monolithic overload protected logic level power MOSFET in a surface mount plastic envelope, intended as a general purpose switch for automotive systems and other applications.

APPLICATIONS

General controller for driving

- lamps
- small motors
- solenoids

FEATURES

- Vertical power DMOS output stage
- Overload protected up to 85°C ambient
- Overload protection by current limiting and overtemperature sensing
- Latched overload protection reset by input
- Input clamping suitable for pull-up resistor drive circuit
- Control of power MOSFET and supply of overload protection circuits derived from input
- ESD protection on all pins
- Ovovoltage clamping for turn off of inductive loads

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Continuous drain source voltage	50	V
I_D	Continuous drain current	0.7	A
P_D	Total power dissipation	1.8	W
T_j	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance	175	$m\Omega$

FUNCTIONAL BLOCK DIAGRAM





Fig.1. Elements of the TOPFET.


PINNING - SOT223

PIN	DESCRIPTION
1	input
2	drain
3	source
4	drain (tab)

PIN CONFIGURATION



SYMBOL



PowerMOS transistor

Logic level TOPFET

BUK107-50DS




Fig.2. Normalised limiting power dissipation.
 $P_D\% = 100 \cdot P_D / P_D(25^\circ\text{C}) = f(T_{mb})$




Fig.5. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)} / R_{DS(ON)25^\circ\text{C}}; T_j = f(T_j); I_D = 100 \text{ mA}; I_i = 1.5 \text{ mA}$




Fig.3. Continuous drain current.
 $I_D = f(T_{amb}); \text{ condition: } I_i = 1.5 \text{ mA}$




Fig.6. Typical on-state resistance, $T_j = 25^\circ\text{C}$.
 $R_{DS(ON)} = f(V_{IS}); \text{ conditions: } I_D = 100 \text{ mA}, t_p = 300 \mu\text{s}$




Fig.4. Typical on-state characteristics, $T_j = 25^\circ\text{C}$.
 $I_D = f(V_{DS}); \text{ parameter } V_{IS}; t_p = 300 \mu\text{s}$




Fig.7. Typical transfer characteristics, $T_j = 25^\circ\text{C}$.
 $I_D = f(V_{IS}); \text{ conditions: } V_{DS} = 10 \text{ V}, t_p = 300 \mu\text{s}$

PowerMOS transistor

Logic level TOPFET

BUK107-50DS




Fig.8. Typical overtemperature protection threshold.
 $T_{j(TO)} = f(V_{IS})$; condition: $V_{DS} = 10\text{ V}$




Fig.11. Input threshold voltage.
 $V_{IS(TO)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = 5\text{ V}$




Fig.9. Typical DC input characteristics, $T_j = 25\text{ °C}$.
 $I_{IS} \& I_{ISL} = f(V_{IS})$; normal operation & protection latched




Fig.12. Typical input clamping characteristic.
 $I_I = f(V_{IS})$; normal operation, $T_j = 25\text{ °C}$.




Fig.10. Typical DC input current.
 $I_{IS} = f(T_j)$; parameter V_{IS} : normal operation




Fig.13. Overvoltage clamping characteristic, 25 °C .
 $I_D = f(V_{DS})$; conditions: $V_{IS} = 0\text{ V}$; $t_p \leq 300\text{ }\mu\text{s}$

PowerMOS transistor

Logic level TOPFET

BUK107-50DS




Fig. 14. Test circuit for resistive load switching times.
Select R_i to give $I_i = 1.5 \text{ mA}$, ie $3.3 \text{ k}\Omega$ approx.




Fig. 16. Typical drain source leakage current
 $I_{DSS} = f(T_j)$; conditions: $V_{DS} = 40 \text{ V}$; $V_{IS} = 0 \text{ V}$.




Fig. 15. Typical switching waveforms, resistive load.
 $R_L = 50 \Omega$; adjust V_{DD} to obtain $I_D = 250 \text{ mA}$; $T_j = 25^\circ\text{C}$





Fig. 17. Transient thermal impedance, TOPFET mounted on PCB of fig 19.
 $Z_{th,j-amb} = f(t)$; parameter $D = t_p/T$


PowerMOS transistor
Logic level TOPFET

BUK107-50DS

MOUNTING INSTRUCTIONS



PRINTED CIRCUIT BOARD



PowerMOS transistor Logic level TOPFET

BUK107-50DS

MECHANICAL DATA

Dimensions in mm

Net Mass: 0.11 g




Fig.20. SOT223 surface mounting package¹.

¹ For further information, refer to surface mounting instructions for SOT223 envelope. Epoxy meets UL94 V0 at 1/8".

**PowerMOS transistor
Logic level TOPFET****BUK107-50DS****DEFINITIONS**

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	
© Philips Electronics N.V. 1997	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

**PowerMOS transistor
Logic level TOPFET**

BUK107-50DS

NOTES

