AN430

#### INTRODUCTION

The Philips Semiconductors 83C751/87C751 offers the advantages of the 80C51 architecture in a small package and at a low cost. It combines the benefits of a high performance microcontroller with on-board hardware supporting the Inter Integrated Circuit (I<sup>2</sup>C) bus interface.

The Inter IC ( $I^2C$ ) bus developed by Philips allows integrated circuits to communicate directly with each other via a simple bidirectional 2-wire bus. The comprehensive family of CMOS and bipolar ICs incorporating the on-chip  $I^2C$  interface offers many advantages to designers of digital control for industrial, consumer and telecommunications equipment.

Interfacing the devices in an I<sup>2</sup>C based system is very simple as they connect directly to the two bus lines: a serial data line (SDA) and a serial clock line (SCL). System design can rapidly progress from block diagram to final schematics, as there is no need to design bus interfaces. In addition, functional blocks on the block diagram correspond to actual ICs. A prototype system or a final product version can be easily modified or upgraded by 'clipping' or 'unclipping' ICs to or from the bus. The simplicity of designing with the I<sup>2</sup>C bus does not reduce its effectiveness: it is a reliable, multimaster bus with integrated addressing and data-transfer protocols. The I<sup>2</sup>C-bus compatible ICs give cost reduction benefits through smaller IC packages and a minimization of PCB traces and glue logic.

The availability of microcontrollers, like the 83C751, with on-board I<sup>2</sup>C interface is a very powerful tool for system designers. The integrated protocols allow systems to be completely software defined. Software development time of different products can be reduced by assembling a library of re-usable software modules. In addition, the multimaster capability allows rapid testing and alignment of end-products via external connections to an assembly-line computer.


The mask programmable 83C751 and its EPROM version, 87C751, can operate as a master or a slave device on the  $l^2$ C small area network. In addition to the efficient interface to the dedicated function ICs in the  $l^2$ C family the on-board interface facilitates I/O and RAM expansion, access to EEPROM, and processor-to-processor communications.

The 83C752 and its EPROM version, 87C752, are essentially the 83C751/87C751 with the addition of a five channel multiplexed 8-bit A/D converter and an 8-bit PWM output. As the I<sup>2</sup>C bus interface is identical, the programming example and the discussion relates to both processors. The multimaster capability of the I<sup>2</sup>C bus allows easy integration and expansion of relatively complex systems, in which different devices can independently initiate data transfers. Integration of a multimaster system is easy as a Master on the bus does not have to coordinate its data transfer with other potential Master devices-arbitration and synchronization are taken care of by the

hardware and bus protocols. Expanding a system with a new device is trivial—it is "clipped" onto the two serial bus lines, and the new device may act as a Master without any modification to the other devices (see Figure 1). Microcontrollers like the S8XC751/752 on the I<sup>2</sup>C bus are extremely powerful, as they can be programmed to be both Masters and Slaves in the same system. This way the microcontroller may initiate communication on the bus, and when requested, will respond to a data transfer request by another device.


In this Application Note we shall discuss the most important technical features of the I<sup>2</sup>C bus and describe the special I<sup>2</sup>C hardware interface of the 8XC751/752. We shall demonstrate with an example how the microcontroller can be programmed for a multimaster environment. The communications routines of the example are quite general, and can be ported to many applications—so we shall discuss in detail the software interface to these routines.

The description of the 8XC751  $I^2C$  interface hardware and part of the general discussion of the  $I^2C$  bus is similar to Application Note AN422 which dealt with the microcontroller in a single-master environment. Most of the added discussions relate to the multimaster aspects of the bus. Additional information for the  $I^2C$  bus and the 83C751/752 Microcontroller can be found in the Philips Semiconductors Microcontroller Data Handbook (IC20).



AN430

### Using the 8XC751/752 in multimaster I<sup>2</sup>C applications



#### THE I<sup>2</sup>C BUS

The two lines of the I<sup>2</sup>C bus are a serial data line (SDA) and a serial clock line (SCL). A typical system configuration is shown in Figure 2. Each device is recognized by a unique address—whether it is a microcomputer, LCD driver, memory or keyboard interface—and can operate as either a transmitter or a receiver, depending on the function of the device. A device generating a message or data is a transmitter, and a device receiving the message or data is a receiver. Obviously, a passive function like an LCD driver could only be a receiver, while a microcontroller or a memory can both transmit and receive data.

Every device connected to the bus must have an open-drain or an open-collector output for both the data (SDA) and the clock (SCL) lines. Each one of the lines is connected to the positive supply via a common pull-up resistor (see Figure 2). This implements a wired-AND function, and each of the bus lines which will have the HIGH level only if all the output transistors tied to it are switched off.

Data on the I<sup>2</sup>C bus can be transferred at a rate up to 100kbit/s. The number of devices connected to the bus is limited only by the maximum bus capacitance of 400pF. As different technology devices can be connected to the I<sup>2</sup>C bus, the levels of the logical 0 (Low) and logical 1 (High) are not fixed and depend on the appropriate level of V<sub>DD</sub>.

#### MASTERS AND SLAVES

When a data transfer takes place on the bus, a device can be either a master or a slave. The device which initiates the transfer, and generates the clock signals for this transfer is the master. At that time any device addressed is considered a slave. It is important to note that a master could be either a transmitter or a receiver: a master microcontroller may send data to a RAM acting as a transmitter, and then interrogate the RAM for its contents acting as a receiver—in both cases being the master initiating the transfer. In the same manner, a slave could be both a receiver and a transmitter.

The I<sup>2</sup>C is a multimaster bus. It is possible to have in one system more than one device capable of initiating transfers and controlling the bus. A microcontroller may act as a master for one transfer, and then be the slave for another transfer, initiated by another processor on the network. The master/slave relationships on the bus are not permanent, and exist per transfer.

As more than one master may be connected to the bus it is possible that two devices will try to initiate transfer at the same time. Obviously, in order to eliminate bus collisions and communications chaos, an arbitration procedure is necessary. The  $I^2C$  design has an inherent arbitration and clock synchronization procedure relying on the wired-AND connection of the devices on the bus. In a typical multimaster system, a microcontroller program should allow it to gracefully switch between master and slave modes and preserve data integrity upon loss of arbitration.

#### DATA TRANSFERS

One data bit is transferred during each clock pulse (Figure 3). The data on the SDA line must remain stable during the HIGH period of the clock pulse in order to be valid. Changes in the data line at this time will be interpreted as control signals. A HIGH-to-LOW transition of the data line (SDA) while the clock signal (SCL) is HIGH indicates a Start condition, and a LOW-to-HIGH transition of the SDA while SCL is HIGH defines a Stop condition (Figure 4). The bus is considered to be busy after the Start condition and free again a certain time after the Stop condition. The Start and Stop conditions are always generated by the master.


The number of data bytes transferred between the Start and Stop condition from transmitter to receiver is not limited. Each byte, which must be eight bits long, is transferred serially with the most significant bit first, and is followed by an acknowledge bit (Figure 5). The clock pulse related to the acknowledge bit is generated by the master. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, while the transmitting device releases the SDA line (HIGH) during this pulse (Figure 6).


AN430

A slave receiver must generate an acknowledge after the reception of each byte, and a master must generate one after the reception of each byte clocked out of the slave transmitter. If a receiving device cannot receive the data byte immediately, it can force the transmitter into a wait state by holding the clock line (SCL) LOW. When designing a system it is necessary to take into account cases when acknowledge is not received. This happens, for example, when the addressed device is busy in a real time operation. In such a case the master, after an appropriate "time-out", should abort the transfer by generating a Stop condition, allowing other transfers to take place. These "other transfers" could be initiated by other masters in a multimaster system or by this same master.

An exception to the "acknowledge after every byte" rule occurs when a master is a receiver: it must signal an end of data to the transmitter by NOT signalling an acknowledge on the last byte that has been clocked out of the slave. The acknowledge related clock, generated by the master, should still take place but the SDA line will not be pulled down. In order to indicate that this is an active and intentional lack of acknowledgement, we shall term this special condition as a "Negative ACK".

The bus design includes special provisions for interfacing to microprocessors which implement all the I<sup>2</sup>C communications in software only—it is called "Slow Mode". When all the devices on the network have built-in I<sup>2</sup>C hardware support the Slow Mode is irrelevant.





June 26, 1992

## Using the 8XC751/752 in multimaster I<sup>2</sup>C applications

#### ADDRESSING AND TRANSFER FORMATS

Each device on the bus has its own unique address. Before any data is transmitted on the bus, the master transmits on the bus the address of the slave of this transaction. A well-behaved slave, if it exists on the network, should of course acknowledge the master's addressing. The addressing is done with the first byte transmitted by the master after the Start condition.

An address on the network is seven bits long, appearing as the most significant bits of the address byte. The last bit is a direction (R/W) bit. A zero indicates that the master is transmitting (WRITE) and a one indicates that the master requests data (READ). A complete data transfer, comprised of an address byte indicating a WRITE and two data bytes is shown in Figure 7.

When an address is sent, each device in the system compares the first seven bits after the Start with its own address. If there is a match, the device will consider itself addressed by the master and will send an acknowledge. The device could also determine if in this transaction it is assigned the role of a slave receiver or slave transmitter, depending on the R/W bit.

Each node of the I<sup>2</sup>C network has a unique seven bit address. The address of a microcontroller is, of course, fully programmable, while peripheral devices usually have fixed and programmable address portions. In addition to the "standard" addressing discussed here, the I<sup>2</sup>C bus protocol allows for "general call" addressing and interfacing to CBUS devices.

When the master is communicating with one device only, data transfers follow the format of Figure 8 where the R/W bit could indicate either direction. After completing the transfer

and issuing a Stop condition, if a master would like to address some other device on the network, it could start another transaction by issuing a new Start.

Another way for a master to communicate with several different devices would be by using a "repeated start". After the last byte of the transaction was transferred, including its acknowledge (or Negative ACK), the master issues again a Start, followed by address byte and data, without effecting a Stop. The master may communicate with a number of different devices, combining READS and WRITES. Only after the transfer with the last slave took place, the master issues a Stop and releases the bus. Possible data formats are demonstrated in Figure 8. Note that the repeated start allows for both change of a slave and a change of direction, without releasing the bus. We shall see later on that the change of direction feature can come in handy even when dealing with a single device.

In a single master system the repeated start mechanism is more efficient than terminating each transfer with a Stop and starting again. In a multimaster environment the determination of which format is more efficient could be more complicated, as when a master is using repeated starts it occupies the bus for a long time and prevents other devices from initiating transfers.


#### **USE OF SUB-ADDRESSES**


For some ICs on the  $l^2C$  bus the device address alone is not sufficient for effective communications and a mechanism for addressing the internals of the device is necessary. A typical example is addressing memories, when we want to access a specific word inside the device or a sequence of memory locations starting at a specific internal address.

A typical I<sup>2</sup>C memory device like the PCF8570 RAM contains a built-in word address register that is incremented automatically after each read or written data byte. When a master communicates with the PCF8570 it must send a sub-address in the byte following the slave address byte. This sub-address is the internal address of the word the master wants to access for a single byte transfer or the beginning of a sequence of locations for a multi-byte transfer. A sub-address is an eight bit byte, unlike the device address it does not contain a direction (R/W) bit, and like any byte transferred on the bus it must be followed by an acknowledge.

A memory write cycle is shown in Figure 9(a). The Start is followed by a slave byte with the direction bit set to WRITE, a sub-address byte, a number of data bytes and a Stop signal. The sub-address is loaded into the word address memory. The data bytes which follow will be written one after the other starting with the sub-address location and the register is incremented automatically.


The memory read cycle (Figure 9(b)) commences in a similar manner with the master sending a slave address with the direction bit set to WRITE with a following sub-address. Then, in order to reverse the direction of the transfer, the master issues a repeated Start followed again by the memory device address, but this time with the direction bit set to READ. The data bytes starting at the internal sub-address will be clocked out of the device with each followed by a master-generated acknowledge. The last byte of the read cycle will be followed by a Negative ACK, signalling the end of transfer. The cycle is terminated by a Stop signal.





AN430

### Using the 8XC751/752 in multimaster I<sup>2</sup>C applications



#### ARBITRATION IN A MULTIMASTER SYSTEM

The decision about which master has control over the I<sup>2</sup>C bus is based solely on the address and data sent by competing masters, and there is no central master or any order of device priority on the bus. Any device connected to the I<sup>2</sup>C bus is allowed to become a master, but devices are not supposed to "steal" the bus from other devices when a transfer is in process. If a device wishing to be a Master is aware that a transaction (initiated by another master) is taking place, it will wait until the transfer is concluded with a Stop condition on the bus-and only then try to seize it by sending its own Start. It is possible, however, that two or more masters may want to start a transfer at exactly the same moment. A scenario that may happen quite frequently in a loaded system: two devices are waiting for a long transaction to be completed, and simultaneously try to get the bus when detecting the Stop condition. An arbitration procedure synchronizes the different clocks, ensuring that the data is not corrupted, and causes all masters except one to withdraw from the bus, so only one master will control the transfer. This procedure applies only when masters initiate transfers simultaneously.

The clock synchronization, illustrated in Figure 10, ensures that only one defined clock is generated on the bus. It occurs naturally, as a result of the wired-AND property of the SCL line. Suppose two masters want to initiate a transfer on the bus. Clk1 and Clk2 in Figure 10 illustrate the desired clock outputs of each device, which would actually occur on the bus if each were the only master. The SCL waveform is the resulting wired-AND of the two clocks. The device that pulls the SCL down first will succeed. The other masters continuously monitor the clock line, and reset their internal clock counter to start counting their own Low clock period. This way, the first falling edge will synchronize all clock generators to the beginning of the Low time.

Once a device clock has gone Low it will hold the SCL line in this state until its internal clock High state is reached, and then will release the line. The Low to High change in this device will not change the state of the SCL line if another device, which is still within its Low period, is pulling down the line. This way, SCL will be held Low by the device with the longest Low period. A master that has finished its Low time earlier will enter a wait state until SCL is released by the slowest master and goes high. Upon the rising edge of SCL all masters start counting their High period, the first device to complete its High period will pull the SCL Low. In this way a single, synchronized clock is generated on the bus where the rising edge is being defined by the slowest master and the falling edge by the fastest master.

Arbitration between masters takes place on the SDA line. A master which tries to transmit a High while another device transmits a Low will withdraw, shutting off its data output stage and not interfering with the transfer until a Stop condition is detected. Due to the wired-AND property of the SDA line, a device "knows" that it lost arbitration by the fact that the Low SDA is different than its desired High output. Arbitration starts by comparing the address bits. When masters transmit different addresses the one transmitting the address with the lowest binary value wins. If all masters in arbitration transmit to the same address, arbitration continues into the comparison of data. Figure 11 illustrates the arbitration process between two masters.

By definition, the transfer that forces the wired-AND result is the one that wins the arbitration, so the address and data of a winning device are not corrupted and no information is lost in the arbitration process. A master losing arbitration may generate clock pulses until the end of the byte. Thus it may affect the clock speed, but not the data on the bus.

If a master loses arbitration during the addressing stage it is possible that the winning master is trying to address it. In an efficient design, the losing master should switch immediately to its slave receiver mode, receive the data transmitted and acknowledge it-otherwise the message will have to be re-transmitted or is lost. A well designed master will take into account "illegal" protocol situations and will determine that it lost arbitration when it detects a Stop or a Start which are not synchronized with its own transmission. Electrical interference or a malfunctioning device may cause such a situation which actually corrupts the message transfer.

AN430

#### HANDSHAKE BY CLOCK SYNCHRONIZATION

The clock synchronization mechanism as described above actually implements a handshake mechanism, enabling receiving devices to "slow down" fast transfers when necessary.

On the bit level, a slow slave device like a microcontroller that does not have hardware I<sup>2</sup>C interface port, can extend each clock period and slow down the bus clock. The speed of any master is adapted to the operating rate of this device as long as it is active on the bus.

On the byte level the synchronization mechanism takes effect as a "handshake" mechanism when a slave device that was fast enough to receive or transmit a byte still needs extra time to store the received byte or prepare the next byte for transmission. The slave can hold the SCL line low after the reception and acknowledge of a byte, thus forcing the Master into a wait state—until the slave is ready for the next transfer.

#### 8XC751 I<sup>2</sup>C HARDWARE

The on-chip I<sup>2</sup>C bus hardware support of the 8XC751 allows operation on the bus at full speed and simplifies the software needed for effective communications on the network. The hardware activates and monitors the SDA and SCL lines, performs the necessary arbitration and framing error checks, and takes care of clock stretching and synchronization. The hardware support includes a bus timeout timer, called Timer I. The hardware is synchronized to the software either through polled loops or interrupts.

Two of the port 0 pins are multi-functional. When the  $I^2C$  is active, the pin associated with P0.0 functions as SCL, and the pin associated with P0.1 functions as SDA. These pins have an open drain output.

Two of the five interrupt sources may be used for I<sup>2</sup>C support. The I<sup>2</sup>C interrupt is enabled by the EI2 flag of the interrupt enable register, and its service routine should start at address 023h. An I<sup>2</sup>C interrupt is usually requested (if enabled) when a rising edge of SCL indicates new data on the bus or a special condition occurs: Start, Stop or arbitration loss. The interrupt is induced by the ATN flag, (see below for the conditions for setting this flag). The Timer I overflow interrupt is enabled by the ETI flag, and the service routine starts at 01Bh.

The I<sup>2</sup>C port is controlled through four special function registers: I<sup>2</sup>C Control (I2CON), I<sup>2</sup>C Configuration (I2CFG), I<sup>2</sup>C Data (I2DAT) and I<sup>2</sup>C Status (I2STA). The register addresses are shown in the 8XC751 section of the Philips Semiconductors Microcontroller Data Handbook (IC20). Although the following discussion of the hardware and register details is not complete, it should give a better understanding of the programming examples.

#### Timer I

In  $I^2C$  applications, Timer I is dedicated to the port timing generation and bus monitoring. In non- $I^2C$  applications, it is available for use as a fixed rate timer.

For the bus monitoring function, Timer I is being used as a "watchdog timer" for bus hang-ups. It creates an interrupt when the SCL line stays in one state for an extended period of time between a Start condition and a following Stop condition. SCL "stuck low" indicates a faulty master or slave. SCL "stuck high" may mean a faulty device or that noise induced into the I<sup>2</sup>C caused all masters to withdraw from the I<sup>2</sup>C arbitration.

The time-out interval of Timer I is fixed: it carries out and interrupts (if enabled) when about 1024 machine cycles have elapsed since a change on SCL within a frame. In other words, whenever I<sup>2</sup>C is active we let Timer I run, but clear it whenever a frame is not in progress (reset or Stop occurred more recently than the last Start condition) or SCL changes within a frame. (Note: we wrote "about 1024 machine cycles" for the sake of accuracy—this number may slightly change according to the setting of the CT0 and CT1 bits mentioned below. In any case, the exact number of cycles for a time out does not have any practical significance).

In addition to the interrupt upon Timer I overflow, the I<sup>2</sup>C port hardware is reset. This is useful for multiple master systems in situations where this same 8XC751 caused the bus hang-up due to a lack of software response. SCL will be released and I<sup>2</sup>C operation between other devices could continue.

#### **I2CON Register**

The  $I^2C$  Control register can be read or written to (see Figure 12).

When writing to the I2CON register one should use bit masks as demonstrated in the examples. Trying to clear or set the bits in the register using the bit addressing capabilities of the 8XC751 may lead to undesirable results. The reason is that a command like CLRB reads the register, sets the bit and writes it back—and the write-back may affect other bits.

#### **I2CFG Register**

The configuration register is a read/write register (see Figure 13).

#### **I2DAT Register**

The  $I^2C$  data register is a read/write register, where the msb represents the data received or data to be sent. The other seven bits are read as 0 (see Figure 14).

#### **I2CSTA Register**

The  $I^2C$  STAtus Register is a read-only register reflecting the internal status of the  $I^2C$  interface hardware (see Figure 15).

#### **Transmit Active State**

The transmit active state—Xmit Active—is an internal state in the  $I^2C$  interface that is affected by the  $I^2C$  registers as explained above. The  $I^2C$  interface will only drive the SDA line low when Xmit Active is set. Xmit Active is set by writing the I2DAT register or by writing I2CON with XSTR = 1 or XSTP = 1. The ARL bit will be set to 1 only when Xmit Active is set—in such a case Xmit Active will be automatically reset upon ARL. Xmit Active is cleared by writing 1 to CXA at I2CON register or by reading the I2DAT register.

I2CON READ	RDAT	ATN	DRDY	ARL	STR	STP	MASTER	—				
RDAT	RDAT in	Received DATa bit. The value of SDA latched by the rising edge of SCL. Its contents is identical to RDAT in I2DAT register. Reading the received data here allows doing so without clearing DRDY and releasing SCL.										
ATN	testing for	An "ATteNsion" flag, set when any one of DRDY, ARL, STR or STP is set. This flag allows a single bit testing for terminating "wait loops", indicating a meaningful event on the bus. This same flag actually activates the I <sup>2</sup> C interrupt request.										
DRDY		bata ReaDY flag, set by a rising edge of SCL when I <sup>2</sup> C is active, except at an idle slave. This flag is leared by reading or writing the I2DAT register, or by writing a 1 to CDR (same address, I2CON write).										
ARL	ARbitrat	Rbitration Loss flag. Indicates that this device lost the arbitraion while trying to take control of the bus.										
STR	STaRt fla	ag is set whe	n a Start con	dition is detec	ted, except a	t an idle slave	e.					
STP	SToP fla	g is set when	a Stop cond	ition is detect	ed, except at	an idle slave						
MASTER	This flag	is set when	the controller	is a bus mas	ter (or a pote	ntial master, j	prior to arbitra	ation).				
I2CON WRITE	CXA	CXA IDLE CDR CARL CSTR CSTP XSTR XSTP										
CXA	"Clear X	mit Active". V	Vriting a 1 to	CXA clears th	ne internal tra	nsmit-active s	state.					
IDLE					the I <sup>2</sup> C until ng by turning			If the software				
CDR	Clear Da	ata Ready—c	lears the DRI	DY flag.								
CARL	Clear Ar	bitration Loss	-clears ARI	flag.								
CSTR	Clear ST	āRt—clear S	TR flag									
CSTP	Clear ST	op-clear ST	P flag.									
XSTR		"Xmit repeated STaRt". writing a 1 to this bit causes the hardware to issue a Repeated Start signal. A side effect will be setting the internal Xmit Active state. This should be used only when the device is a master.										
XSTP	"Xmit ST	oP". Issue a	Stop conditio	n. The Xmit A	Active state is	being set.						
			Figu	re 12. I2C	ON Regis	ster						

	SLAVEN	MASTREQ	CLRTI	TIRUN	_	_	CT1	CT0
SLAVEN	0	a 1 to this flag			ns of the I <sup>2</sup> C	nterface.		
MASTREC		control of the			s read as 0.			
TIRUN		a 1 will let Tim nsitions, Start					mes, and will	be cleared by
CT1, CT0	hardwar	its should be e. They contro performance	ol a frequenc	y devider whi	ch determine			
			Figu	re 13. I2C	FG Regis	ster		

I2DAT READ	RDAT	_	_	_	_	_	_	_	1		
RDAT	Xmit Ac					SCL. Reading					
I2DAT WRITE	I2DAT WRITE XDAT — — — — — — — — —										
XDAT	XDAT Xmit DATa bit. Writing XDAT determines the data for the next bit to be transmitted on the I <sup>2</sup> C bus. Writing I2DAT also clears DRDY and sets the Xmit Active state.										
	Figure 14. I2DAT Register										

٦

I2CSTA READ	IDLE	XDATA	XACTV	MAKSTR	MAKSTP	XSTR	XSTP	—		
IDLE	Indicate	s when the I <sup>2</sup>	C hardware i	s in the Idle m	node	-	-			
XDATA		flects the contents of the I <sup>2</sup> C transmitter buffer.								
XACTV	Indicate	licates that the I <sup>2</sup> C transmitter is active.								
MAKSTR	Indicate	dicates that the hardware is effecting a Start.								
MAKSTP	Indicate	s that the har	dware is effe	cting a Stop.						
XSTR	Hardwa	re effecting a	Repeated St	art.						
XSTP	XSTP Hardware effecting a Stop.									
Figure 15. I2CSTA Register										

#### I<sup>2</sup>C COMMUNICATIONS SOFTWARE

The software listing demonstrates programming the 8XC751/752 for a multimaster I<sup>2</sup>C environment where the device can be both a Master or a Slave responding to other Masters on the I<sup>2</sup>C network. The bulk of the software is communications routines which are not only for demonstration but could be ported to other user programs with minimal or no modifications. The routines are guite general and could be useful in most applications. We have tried to design a well-defined software interface, enabling most users to copy the routines as they are, modifying only the pre-defined interface elements to fit the specific applications. We encourage users to use the routines without modifications whenever possible, as the lower levels of the hardware-software integration could be guite involved.

The rest of this application note will relate to the programming example. We shall discuss the general operation of the routines and how they are integrated into an application. Then we shall describe in detail all the software interface elements and how to use them.

#### I<sup>2</sup>C COMMUNICATIONS ROUTINES—OVERVIEW

In order to function well in a multimaster environment the microcontroller must be able to take control of the I<sup>2</sup>C bus as a Master, "tolerate" message transactions between other Masters and other devices, and respond efficiently as a Slave to other bus Masters. The communications routines should allow a Master "graceful" recovery from an arbitration loss and other situations when a message transaction is not completed, allowing for communication re-tries.

For Slave operation the microcontroller must be interrupt driven relative to an  $I^2C$  frame

Start, as any Master on the bus could request a transaction at any moment, not synchronized to the application program executing on the controller. An interrupt service routine monitors the address transmitted on the bus. When the microcontroller is addressed it takes care to either read the data from the bus into a buffer or write buffer data onto the bus. When such a transaction is successfully completed, one of several "Slave Event Routines" is called prior to returning to the main application program. Such an "Event Routine" is a part of the application, allowing an immediate response to the data received, or the fact that data was transmitted to a requesting Master. This allows "synchronization" of the application to a "slave" bus transaction. Typical uses of the Event Routine mechanism will be a computation based on new data, or re-loading the transmit buffer with new data getting ready for the next random request. The actual Event Routines will be programmed differently for different applications, but the names and the calls will remain the same as long as the communications routines are left unmodified.

A transaction as a Master is initiated by the application program. Our implementation uses the interrupt mechanism for the Master communications as well. The application issues a request for the bus by setting the MASTRQ bit of the I<sup>2</sup>C port control, and when the bus is available an interrupt occurs. This way, if the bus is free there will be an immediate response. If the bus is busy, the application may go on executing (if so programmed) until this controller can get control of the bus. When the microcontroller gets mastership of the bus it initiates a bus transaction according to "directives" set by the application program. The most important directives are the address (and subaddress if relevant) of the slave device addressed, and the length of the message to be transmitted or received.

10

When a Master transaction is concluded, a Master Event Routine (called MastNext) is called to perform whatever task the application demands. As with the Slave Event Routines it will typically respond to a successful transmission or reception of data. In addition, it could handle situations where a slave does not respond at all, or does not acknowledge a data byte (thus causing data transfer to terminate). A program might react to the fact that a slave does not respond by re-trying to communicate at a later time, by issuing a message to another peripheral device or just ignoring it. The handling of such cases is application dependent, and should be programmed into the routine called "MastNext". The MastNext routine is invoked when the Master terminates the transaction "willingly", but not upon arbitration loss.

The microcontroller operating as a bus Master may lose arbitration to another Master which happens when two Masters transmit in synchronization, commencing with the same Start signal. If arbitration is lost while transmitting or receiving data, our processor withdraws from the bus and turns itself into a slave-an active Slave upon a Start, or returning to the calling program as an idle slave. When the arbitration loss occurs while transmitting an address, our processor turns itself immediately into an active slave, "listening" to the rest of the address transmitted by the new Master. If our processor reads its own address from the bus (as transmitted by the new Master) our processor responds as a willful slave. If this mechanism would not have been implemented, there could be potential inefficiency when a device that happened to be synchronized to another Master loses arbitration, but is not able to respond to the winning device.

Another situation for arbitration loss could be a bus exception resulting from a device operating not according to the bus protocol or

be interrupted again for the next frame (next Start, received as a slave or induced as a Master). A status flag and a counter report on the watchdog interrupt, so the application program can be made to inhibit the  $l^2C$  port if

"regular" arbitration loss detected with the ARL hardware flag, such a situation may occur with detecting a Start or a Stop in the middle of transmitting an address or data byte. In such a situation the microcontroller

noise, temporary bus line shorts, "hot plug in" of devices or even erroneously programmed devices—and a "fail safe" controller program should be able to detect bus problems and possibly assist in resolving them. The RECOVER routine resets the I<sup>2</sup>C interface of the microcontroller, and attempts to release some other devices on the bus by toggling the clock line. The I<sup>2</sup>C interface of the 8XC751 is reset by letting TimerI run and expire, since this circuitry does not feature a software controlled reset. This "extreme" measure is needed in some cases of bus protocol violation.

there are too many occurrences of a

The bus and interface circuit recovery routine can be automatically invoked whenever Timerl detects a timeout. In addition, for systems where potential bus failures are a concern and reliability is an issue, one may implement mechanisms to invoke bus and interface recovery from the application code. This may help in cases where the bus gets "stuck" when there is no I<sup>2</sup>C frame in progress. In such an instance the watchdog timer will not give any timeout indications, as it has not been activated. Another case emanates from a design peculiarity of the interface circuitry on the 8XC751: if the SCL line is externally grounded when there is a Start condition, this Start might be ignored, and the watchdog may not be activated. Our programming example deals with potential failures by testing for transaction completion and retrying transmissions when necessary (these are explicit retries, in addition to an "automatic" retry after a Master's arbitration loss, invoked by the MASTRQ bit). Too many transmission failures activate the RECOVER routine.

#### I<sup>2</sup>C COMMUNICATIONS ROUTINES—INTERFACE

The I<sup>2</sup>C service routine deals with the transmission and reception of messages, without any concern for the contents of the message. In order to provide a general interface for different applications the data is transferred via buffers. The service routine does not have to "know" where the data goes to or comes from—as long as the application program specifies the required pointers for these buffers. The interface to the actual application (which "cares" about message contents, timing, addressing and so forth) is done in a well defined manner, allowing usage of the same service routine with different application programs.

The interface is carried out with the use of buffers, pre-defined names for Application Event Routines, interface RAM locations for transferring parameters, pointers and flags, and constants. A more detailed discussion of the interface follows.

#### Buffers

There are three buffers for data transfers between the  $I^2C$  bus and the application program.

MasBuf is used for Master transmission and reception. The number of data bytes for each Master message—reception or transmission, is specified by the memory location MASTCNT. The value in MASTCNT should be less than the length of MasBuf. For Master transmission the message is placed in MasBuf before the transmission is initiated. In Master reception, the received message will be contained in the same buffer. There is only one Master message transaction occurring at the same time, so we may use the same buffer both for transmission and reception.

For Slave operation we must accommodate data transfers which may come randomly, asynchronous to each other or to possible operation of the same device as a Master. Therefore it is necessary to allocate additional RAM area as buffers dedicated to Slave operation: SRcvBuf for receiving data, STxBuf for transmission.

The length of the Slave receive buffer is defined by the symbol RBufLen. It is used by the code for protection, avoiding overwriting RAM beyond the allocated buffer size in case a Master sends a message which is too long. There is no need for RAM protection for transmission, but the Master should not request more data than STxBuf can supply.

#### Interface RAM Locations

RAM location MyAddr contains the address of this processor.

Status flag MSGSTAT is used for reporting to the application on I<sup>2</sup>C communications status-mainly on the successful, or unsuccessful, completion of a message transaction. The contents of MSGSTAT may be used by the mainline application code or by the Event Routines. The different codes that could be placed by the I<sup>2</sup>C service routine are described later in the text. When the message processing commences, a code indicating Slave or Master processing is inserted to MSGSTAT, and is updated as we go along. There could be many applications that will not need to use MSGSTAT contents, as the very fact of calling a certain event routine implies completion of a processing stage.

## Using the 8XC751/752 in multimaster I<sup>2</sup>C applications

Philips Semiconductors Microcontroller Products

interference on the bus lines. In addition to

withdraws from the bus as well-active Slave

upon a Start detection, or returning as an idle

When a Master transaction is terminated by

an arbitration loss, the Master Request flag (MASTRQ) of the hardware I<sup>2</sup>C port remains

in effect. As a result when the bus gets free,

the transaction that was cut will start again.

any application involvement (unlike

our device will take control, issue a Start, and

This restart will happen automatically, without

non-acknowledgement, where the MastNext

routine determines what shall be done).

structured as an interrupt service routine

responding to an I<sup>2</sup>C port interrupt upon a

processing is continuous, where the I<sup>2</sup>C port

is polled for hardware response, and the I2C

program are minimal, and interfacing is done

via RAM buffers and some pre defined RAM

locations. The lower level interface with the

hardware is done inside the service routine,

**BUS WATCHDOG AND ERROR** 

A malfunctioning device (in hardware or

software) may hold the SCL line low, thus

(due to hardware interference, such as a

the bus. Since within a frame the bus is

software-polled, a "stuck" bus might cause

the application software to "hang forever".

Here the TIMERI watchdog comes to the

rescue, interrupting when there is no bus

the watchdog timer, the processing of the

When the I<sup>2</sup>C service routine is interrupted by

current frame is not completed and the event

routines are not called. The software returns

activity for a long period of time.

causing the bus to be "stuck". It might even

be possible that a transient protocol violation

device turning on) may cause some devices (non programmable, or even microcontrollers

which were not carefully programmed) to hold

interrupts are disabled. Other interrupts are

enabled during the service routine. The

set-up requirements from the mainline

and can typically be ignored by the

application programmer.

RECOVERY

The I<sup>2</sup>C communications routines are

frame Start. Within a frame the I<sup>2</sup>C

slave in other cases.

Application note

### AN430

For Master transactions, in addition to the data buffer MasBuf, there are several RAM locations into which the application inserts Master message "directives". These directives provide the service routine with the information necessary to carry out the next Master transaction. The one byte RAM locations used for directives are DESTADRW, DESSUBAD, MASTCNT and MASCMD.

DESTADRW contains the destination slave address in bits 7-1, while bit 0 is the R/W bit. Bit 0 contains 0 for a Write operation (the message is to be transmitted to the salve) and 1 for a Read operation (message is being read from the slave and received by this Master).

DESSUBAD contains the 8 bit sub-address of the slave, if necessary. For transactions without a sub-address, the contents of DESSUBAD is ignored.

MASTCNT contains the number of data bytes in the message to be sent from or received into MasBuf. This number should not be bigger than the length of MasBuf.

MASCMD byte contains the bit flags SUBADD, RPSTRT and SETMRQ. SUBADD is 0 (cleared) for a message with a regular address, and 1 (set) when a subaddress is required. When SUBADD is set, the service routine takes care of all the protocol required for sub-addressing, which includes a Repeated Start for Read operations. A message with a subaddress is considered to be a single message, even if it includes a Repeated Start.

The RPSTRT and SETMRQ are kept cleared in regular applications, and will be used only for "tailoring" the bus transfers in special cases. When RPSTRT is cleared the message will terminate, as usually required, with a Stop. When RPSTRT is set a Repeated Start will be sent on the bus, and Master operation will resume. The RPSTRT directive relates to terminating the message after all the data was transferred, and not to the mandatory Repeated Start in the middle of sub-addressed Read operation. A single message with a subaddress will typically have RPSTRT cleared. SETMRQ indicates what will be loaded into the MASTRQ flag of the hardware when Stop is transmitted. Typically it will be cleared. When SETMRQ is 1, MASTRQ will be set, thus trying to issue a new Start immediately following the Stop. In such a case the service routine will not return upon Stop, but will continue as a Master.

TITOCNT is used to count time-outs of the watchdog timer. Whenever such a timeout invokes the TIMER I interrupt service routine the contents of the location TITOCNT are

incremented, and the timeout is reported in MSGSTAT. The count is saturated at 0FFh. This mechanism may be used in an application that is very much "concerned" with potential bus failures, allowing some type of "failure monitoring" by the application even for Slave transactions.

#### APPLICATION EVENT ROUTINES

The service routine calls Event Routines with pre-defined names (Figure 16), and these routines must be provided by the application program. The actual code of the routines will differ from application to application, but the routine names are being kept the same.

These routines are being called when successful processing of a message (send or receive) is completed. The routines may perform whatever action the application was designed for, which is not necessarily related to the  $l^2C$  communications mechanism. In addition, the routines may perform the data interface tasks for the  $l^2C$  port, like emptying buffers from received data or preparing the next message by setting up the buffers.

The mechanism of calling the event routines out of the service routine allows an immediate reaction to the event of message processing completion, before any new activity happens on the bus. In some simple applications this may not be necessary. For example, one may have a main program for a slave which is just a wait loop monitoring a flag set by the service routine when a message transfer, initiated by some master, is completed. In such a case the application could react to the message completion after the interrupt service routine returns. However, in the general case this will not be sufficient. An example could be a slave with an application which is constantly busy doing another task, in an environment where the communication requests on the I<sup>2</sup>C bus are frequent. If there is a new message request shortly after the current message is completed, having to wait for the application until it "has time" may result in not reacting, or sending the same data again, or overwriting the received data in the buffer. Another obvious case demanding event routine calls is a Master sending different messages with a Repeated Start-the new data for the following message must be prepared in the interrupt service routine as the current message is completed (there is no return from interrupt prior to the new data transmission).

The programmer has the flexibility to decide where to prepare the next message according to the requirements of the application. This can be done after return from the event routine, in the application code after the return from interrupt, or a combination of both, where the time critical events are performed in the event routines. The application may monitor the MSGSTAT flag for message processing completion. If the event routines are not used, it is recommended to simply code them as a "RET" instruction, thus turning them into dummy routines (this an easier and better practice than changing the service routine itself, eliminating the calls).

#### **Master Event Routine:**

#### MastNext

This routine is called by the service routine when the processing of the current Master message is completed. For an indication on the type of message processing completion, MastNext may inspect the contents of MSGSTAT RAM location.

When MastNext is called, MSGSTAT will contain one of the following codes for message processing completion:

MRCVED (= 21h)—a complete message (with number of data bytes indicated by MASTCNT) was received from the slave.

MTXED (= 22h)—the number of data bytes indicated by MASTCNT were successfully sent and acknowledged by the slave.


MTXNAK ( = 23h)—the slave did not acknowledge a data byte of the message, even though it had acknowledged its address. The message transmission was terminated upon the NAK.

MTXNOSLV (= 24h)—no slave acknowledged the address indicated by memory location DESTADDR.

The MastNext routine may perform any task(s) necessary for the application. Data handling tasks will typically be dependent on the MSGSTAT indication. One possible task could be setting the directives for the next message. The necessity for executing this task here (versus the main-line code initiating the transfer) is of course application dependent.

#### **Slave Event Routines:**

These routines are called when a message transaction as a slave has been completed. In many cases it could be important to utilize the calls to such routines as the requests for message transactions as a slave can come randomly, asynchronous to the application program. The application may demand that new data coming in should immediately



initiate some tasks (e.g. control an output port)—and the event routine can be used to process the result of the slave interrupt.

In most cases it will be necessary for a slave to react immediately to a message received simply in order not to lose the data. As a new message may come randomly, it may overwrite the reception buffer before the data has been transferred out of it or acted upon.

For applications in which the reaction for slave events is performed after the return from the service routine, the event is reported by placing an appropriate code in the MSGSTAT flag. The programmer may use event routines, other mainline routines inspecting MSGSTAT, or both. If the event routines are not used, it is recommended to code them as a "RET" instruction.

#### SRcvdR:

Called by the service routine when a new, complete message has been received into SRcvBuf. When SRcvdR is called, R1 points to the address of the last byte received into the buffer. In a typical application SRcvdR will transfer the new data out of SRcvBuf, so it will not be written over by a subsequent slave reception.

The equivalent MSGSTAT indication for this event is SRCVD (= 11h).

#### SLnRcvdR:

Called when a slave message has been received into SRcvBuf, but the message was longer than the SRcvBuf buffer (as specified by RbufLen).

The equivalent MSGSTAT indication for this event is SRLNG (= 12h).

If the program is supposed to react to a too long a message the same way as to a message that can be contained in the buffer, one may code SLnRcvdR simply as a call to SRcvdR.

#### STXedR:

Called by the service routine when data has been transmitted out of the slave STxBuf buffer according to a master's request. This routine may insert new data into the buffer, preparing it for the next slave transmission.

The equivalent MSGSTAT indication for this event is STXED ( = 13h).

Note that we do not have a separate routine for the case that the master requested too many bytes—more than STxBuf length—and we sent out meaningless bytes. It is the master's responsibility to specify the message length, and it should be able to request messages with the appropriate length from each slave on the bus.

#### SRErrR:

This routine relates more to bus communications than to the application itself.

# Application note

It can be called when we positively detect a bus error upon reception as a slave, in case the application is supposed to know about it. In most cases this call will not be used, as dealing with bus communications difficulties is usually left to the Master.

Just prior to calling SRErrR, the code SRERR (= 14h) is placed in MSGSTAT.

## 0Completion Routine: I2CDONE

This routine is called every time, before returning from the I<sup>2</sup>C interrupt service routine, whether the transaction was successful or not. It can be used to "safely" monitor MSGSTAT without any risk of a new interrupt modifying the current indication. Simple application programs will not make use of this routine. A more sophisticated application implementing a fail-safe communications protocol may use it to count errors of a certain type in order to determine a recovery scheme. In our programming example, I2CDONE inhibits I2C interrupts when it is evident that as a result of protocol errors interrupts are not caused by legitimate Starts.

#### CONSTANTS

RBufLen—the length of SRcvBuf, the slave receive buffer. This constant may be used both by the I<sup>2</sup>C routines and the application program, and it is the responsibility of the application programmer to define the correct buffer length.

MYNUM—This ROM constant is dependent on the application environment. It is a small integer defining a "serial number" of the node, out of all the processors running the same code. This constant is used only when recovering from a timeout, in order to "de-synchronize" masters from each other when trying to recover the bus.

CTVAL1 is a constant defined in ROM. It is used by the application code portion which

initializes the  $l^2$ C, for loading CT0 and CT1 with a value appropriate for the crystal being used.

MYADDR1 is a ROM constant containing the address of the processor's  $I^2C$  node. This value is used by the application demo to load the RAM location MyAddr.

#### USING THE COMMUNICATIONS SUBROUTINES

In order to use the I<sup>2</sup>C Communications Routines an application program should take care of the following:

- Upon initialization, load bits CT1, CT0 of I2CFG register according to the clock crystal used (refer to the table of CT1, CT0 values in the 8XC751 section of the Philips Semiconductors Microcontroller Data Handbook (IC20)).
- Load MyAddr RAM location with the address of this node.
- For Slave operation, load STxBuf with the initial data to be transmitted.
- For slave operation, set the SLAVEN bit in the I2CFG register.
- Enable I<sup>2</sup>C and watchdog interrupts by setting the ETI, EI2 and EA bits of the interrupt enable register.
- For Master operation, set up the next transaction by loading the appropriate directives into MASCMD, DESTADRW, DESSUBAD (if applicable) and MASTCNT, and load MasBuf with the appropriate data if it is a Write message.
- For Master operation, initiate the next transaction by setting MASTRQ bit in I2CFG.
- For both Master and Slave operation, handle data transmission and reception via the buffers in main-line code or the Event Routines.

#### **PROGRAMMING EXAMPLE**

The assembler listing includes the I<sup>2</sup>C Communications Routines and a demo application exercising these routines. In most real-life applications the code of the routines could be used without modifications. For those who follow the coding of the routines. one should note that in many instances code speed and program space have been slightly compromised in order to improve readability. The almost "general purpose" interface to the routines affects efficiency as well, and it is possible to write more compact and somewhat faster code for specific applications. The reader is encouraged, though, to use the code "as is" whenever possible.

The "application" demo is simple—two microcontrollers exchange messages in a "ping-pong" game. In addition to trivial message exchange, the code demonstrates recovery mechanisms from communications errors and bus "hangups". We tried this code with two pairs of controllers exchanging messages on the same bus. The message exchange could repeatedly recover and restart when the SCL and SDA lines were temporarily shorted to ground or between themselves. Simpler versions, without the "protection" mechanisms, could "hang up" under such conditions.

#### Source Code Available On BBS

The source code file for this program is available for download from the Philips computer bulletin board system. This system is open to all callers, operates 24 hours a day, and can be accessed with modems at 2400, 1200, and 300 baud. The telephone numbers for the BBS are: (800) 451-6644 (in the U.S. only) or (408) 991-2406.

PPCODE1	83C751	Multimaster I2C	Routines			4/14/1992	PAGE 1			
	1	;								
	2									
	3	•************ '	*******	******	******	*****	*****			
	4	;	Multimas	ter Code f	for 83C751/83C752					
	5	;	4/14/1992							
	6	,			***************************************		*****			
	7				y an application note. The I2C	routines				
	8				d transportable into different					
	9 10		enarios, and	were NO	T optimized for speed and/or r	nemory				
	10	; utilization.								
	11	, ; Yoram Arbel								
	12	, ioium moei								
	13	\$TITLE(83C75	1 Multi Mas	ster I2C R	outines)					
	15	\$DATE(4/14/19								
	16	\$MOD751	,							
	17	\$DEBUG								
	18									
	19	·*************************************	*******	******	******	*****	*****			
	20	;	8XC751 I	MULTIM	ASTER I2C COMMUNICATI	ONS ROUTINES				
	21	;	2		definitions					
	22	·*************************************	*******	******	*****	******	******			
	23									
	24	; Symbols (masks) for I2CFG bits.								
0010	25			4.01						
0010	26	BTIR	EQU	10h	; TIRUN bit.					
0040	27	BMRQ	EQU	40h	; MASTRQ bit.					
	28 29									
	30	; Symbols (mas	ks) for I2CC	)N hits						
	31	, Bymbols (mas	K3) 101 12CC	n ons.						
0080	32	BCXA	EQU	80h	; CXA bit.					
0040	33	BIDLE	EQU	40h	; IDLE bit.					
0020	34	BCDR	EQU	20h	; CDR bit.					
0010	35	BCARL	EQU	10h	; CARL bit.					
0008	36	BCSTR	EQU	08h	; CSTR bit.					
0004	37	BCSTP	EQU	04h	; CSTP bit.					
0002	38	BXSTR	EQU	02h	; XSTR bit.					
0001	39	BXSTP	EQU	01h	; XSTP bit.					
	40									
	41	; Note:								
	42	;								
	43	-		-	are set by writing into this regi					
	44 45				bove using the MOV comman- used with I2CON, as it is impl					
	45 46				setting the appropriate bit and	lemented by				
	40 47	-		-	the functionality of the Read a	nd				
	48				r is different, using SETB may					
	40 49	; unwanted resu			. is anterent, using DETE IIIay	Judoo				
	50	,								
	51	; Message trans	action status	indicatio	ns in MSGSTAT:					
	52	C								
0010	53	SGO	EQU	10h	; Started Slave message pro	cessing.				

PPCODE1	83C751	Multimaster I2C	Routines		4/14/1992 PAGE 2
0011	54	SRCVD	EQU	11h	; as a slave, received a new message
0012	55	SRLNG	EQU	12h	; received as slave a message which is too
	56				; long for the buffer
0013	57	STXED	EQU	13h	; as slave, completed message transmission.
0014	58	SRERR	EQU	14h	; bus error detected when operating as a slave.
	59				
0020	60	MGO	EQU	20h	; Started Master message processing.
0021	61	MRCVED	EQU	21h	; As Master, received complete message from
	62				; slave.
0022	63	MTXED	EQU	22h	; As Master, completed successful message
	64				; transmission (slave acknowledged all data
	65				; bytes).
0023	66	MTXNAK	EQU	23h	; As Master, truncated message since slave did
	67				; not acknowledge a data byte.
0024	68	MTXNOSLV	EQU	24h	; AS Master, did not receive an acknowledgement
	69				; for the specified slave address.
	70				-
0030	71	TIMOUT	EQU	30h	; TIMERI Timed out.
0032	72	NOTSTR	EQU	32h	; Master did not recognize Start.
	73				
	74				; RAM locations used by I2C interrupt service routines.
	75				
	76				
0020	77	MASCMD	DATA	20h	
0000	78	SUBADD	BIT	MASCI	MD.0
0001	79	RPSTRT	BIT	MASCI	MD.1
0002	80	SETMRQ	BIT	MASCI	MD.2
	81				
0024	82	DSEG	AT	24h	
	83				
0024	84	MSGSTAT:	DS	1	; I2C communications status.
0025	85	MYADDR:	DS	1	; Address of this I2C node.
0026	86	DESTADRW:	DS	1	; Destination address + R/W (for Master).
0027	87	DESSUBAD:	DS	1	; Destination subaddress.
0028	88	MASTCNT:	DS	1	; Number of data bytes in message (Master,
	89				; send or receive).
	90				
0029	91	TITOCNT:	DS	1	; Timer I bus watchdog timeouts counter.
002A	92	StackSave:	DS	1	; SP save location (used when returning from
	93				; bus recovery routine).
	94				
002B	95	MasBuf:	DS	4	; Master receive/transmit buffer, 8 bytes.
002F	96	SRcvBuf:	DS	4	; Slave receive buffer, 8 bytes.
0033	97	STxBuf:	DS	4	; Slave transmit buffer, 8 bytes.
	98				
	99				
	100				
0004	101	RBufLen	EQU	4h	; The length of SRcvBuf
	102				

PPCODE1	83C75	l Multimaster I2C	Routines			4/14/1992	PAGE 3
	103	·*************************************	******	******	*****	****	
	104	;			put pins and RAM definitions		
	105	•*********** '	******	******	*****	****	
	106						
	107	; Outputs used	by the appli	cation:			
	108					~	
0090	109	TogLED	BIT	P1.0	; Toggling output pin, to con		
0001	110		DIT	D1 1	; that the ping–pong game p	roceeds fine.	
0091	111 112	ErrLED	BIT	P1.1	; Error indication.		
0093	112	OnLED	BIT	P1.3	;		
0075	113	OILLED	DII	11.5	,		
	114	; Application R	AM				
	116	, reprication is					
0021	117	APPFLAGS	DATA	21h			
0008	118	TRQFLAG	BIT	APPFLA	AGS.0		
0000	119	; Flag for moni					
0009	120	SErrFLAG	BIT	APPFL			
	121						
0037	122	FAILCNT:	DS	1			
	123						
0038	124	TOGCNT:	DS	1	; Toggle counter.		
	125						
	126						
	127	·*************************************	******	******	*****	*****	
	128	;					
	129	;	Program	Start			
	130	;					
	131	,	******	*******	******	*****	
	132	CSEG					
	133	<b>D</b>					
	134	; Reset and inte	errupt vector	'S.			
0000 4178	135 136	AJMP	Reset		Reset vector at address 0.		
0000 4178	130	AJMP	Reset		;Reset vector at address 0.		
	137						
	138	; A timer I time	out usually	indicates a	'hung' hus		
	140	, A unior i unio	Jour usually	mulcales a	hung bus.		
001B	140	ORG	1Bh		; Timer I (I2C timeout) inter	rupt	
001B D2DD	142	TimerI:	SETB	CLRTI	, Third T (120 thirdout) mor	apt.	
001D 4111	143	AJMP	TIISR	021111	; Go to Interrupt Service Ro	utine.	
	144				,		
	145						
	146						
	147						
	148	·************	******	******	*****	******	*****
	149	;	I2C Inter	rupt Servic	e Routine		
	150	·*************************************	******	******	*****	*****	*****
	151	;					
	152	; Notes on the	interrupt me	chanism:			
	153	;					
	154				his ISR upon return from XRE	CTI.	
	155	; Limitations ir	nposed on o	ther ISR's:			

PPCODE1	83C751	Multimaster I2C	Routines			4/14/1992	PAGE 4
	156	; – Should not b	e long (clos	e to 1000 d	clock cycles).	A long ISR will cause	
	157		-		interrupt to occur.		
	158		-		he same mechanism	for allowing	
	159		-		ble TIMERI interru	-	
	160	:	,	uo unsu			
	161	, : The 751 hardw	vare allows o	only one le	evel of interrupts. W	e simulate an	
	162				orming a RETI instr		
	163		•	• •	p–flop is cleared, a		
	164	; are enabled.		-		n our implementation,	
	165				during "stuck" wait	-	
	166	; interrupt servic	•		aung staten wat		
	167	,					
	168						
0023	169	ORG	23h				
0025	170	one	2011				
0023 C2AC	170	I2CISR:	CLR	EI2	; Disable I2C inter	rrupt	
0025 C2/AC	172	ACALL	XRETI	112	; Allow other inter	-	
0023 114C 0027 C0D0	172	PUSH	PSW		, mow other line.	inupts to occur.	
0027 C0D0 0029 C0E0	173	PUSH	ACC				
0029 E010 002B E8	174	MOV	A,R0				
002B E8 002C C0E0	175	PUSH	ACC				
002E E9	170	MOV	ACC A,R1				
002E E) 002F C0E0	178	PUSH	ACC				
0021 COLO 0031 EA	178	MOV	A,R2				
0031 EA 0032 C0E0	180	PUSH	ACC				
0052 C0E0	180	10511	ACC				
0034 85812A	182	MOV	StackSave	SP			
0037 C2DC	183	CLR	TIRUN	, 51			
0039 D2DC	184	SETB	TIRUN				
0007 0200	185	SEID	interv				
003B 209A09	186	JB	STP,NoG	n			
003E 30990C	187	JNB	MASTER				
0041 752420	188	MOV	MSGSTA	·			
0044 209B76	189	JB	STR,GoM	-			
0047 752432	190	NoGo:	MOV		AT,#NOTSTR		
004A 21AE	191	AJMP	Dismiss	110 00 1	; Not a valid Start		
0011121112	192		21011100		, 1000 a 7 and 5 tare		
004C 32	193	XRETI:	RETI				
00.002	194		11211				
	195	*********	******	******	****	******	******
	196	;	Main Trar	usmit and I	Receive Routines		
	197	, .***********				******	******
	198	,					
	199		SLAVE C	ODE -			
	200	,		E ADDRES	SS		
	200	,			~~		
004D 752410	201	GoSlave:	MOV	MSGST	AT,#SGO		
004D 752410 0050 31E2	202	AddrRcv:	ACALL	ClsRcv8	,		
0050 31E2 0052 309D5E	203 204	JNB	DRDY, SI			range Start or Stop	
0052 5070515	204 205	31110	DRD 1, 51	maginu		ss byte was completed.	
	205				; Not a valid addre		
0055 A2E0	200 207	STstRW:	MOV		0 ; Save R/W~ bit ii		
0055 A2E0 0057 C2E0	207	CLR	ACC.0	C,11CC.		aving "raw" address	
0007 0220	200		1100.0		, ciem mai on, lea	aring faw address	

PPCODE1	83C751	Multimaster I2C	Routines				4/14/1992	PAGE 5
0059 6060	209 210 211	JZ	GoIdle	; If it is a ; – ignor	a General A e it.	Address		
	211			; NOTE:				
	213				ay insert h	ere a diffe	rent	
	214				ent for gen		if	
	215			; these an	re relevant	•		
	216							
005B 4027	217	JC	SlvTx		ead – (req	uesting sla	ive	
	218 219			; transmi	it).			
	219 220							
	220							
	222							
	223			; It is a V	Write (slav	e should r	eceive the message).	
	224							
	225			; Check	if message	e is for us		
	226		<b>CD</b>				<b>T</b> C . 11	
005D B5255B	227	SRcv2:	CJNE	A,MYAI	DDR,GoId	lle	; If not my address – ign	ore the
0060 792F	228 229	MOV	R1,#SRcv	'Buf	· Set rece	eive buffe	; message.	
0062 7A05	22)	MOV	R2,#Rbuf		;		address.	
0064 8002	231	SJMP	SRcv3		,			
	232							
0066 F7	233	SRcvSto:	MOV	@R1,A	; Store th	ne byte		
0067 09	234	Inc	R1		; Step ad	dress.		
0068 31ED	235	SRcv3:	ACALL	AckRev				
006A 309D09	236	JNB	DRDY,SF			op –end re	-	
006D DAF7	237 238	DJNZ	R2,SRcvS	Sto	; Go to s	tore byte i	f buffer not full.	
	238 239				: Too ma	nv bytes r	eceived – do not acknowl	edøe.
006F 752412	240	MOV	MSGSTA	T.#SRLNG			(as slave) we	
	241			,			long a message.	
0072 7110	242	ACALL	SLnRCvd	IR			- slave event routine.	
0074 8045	243	SJMP	GoIdle					
	244							
	245							
	246 247	; Received a byt	e but not Γ	NDV ch	ect if a lea	ritimate m	assage and	
	247	, Received a byt	c, out not L	$(\mathbf{D}) = \mathbf{C}$		giumate m	essage end.	
0076 B8072E	249	SRcvEnd:	CJNE	R0,#7,SI	RcvErr	; If bit co	unt not 7, it was not	
	250			, ,		,	or a Stop.	
	251							
	252					; Receive	ed a complete message	
	253							
0070 750 411	254	MON	MOODTA					
0079 752411	255 256	MOV	MSGS IA	T,#SRCVE	)	· Calcula	to number of butes receiv	ad
007C E9	236 257	MOV	A,R1			; Calcula	te number of bytes receiv	eu
007C E9	258	CLR	C A,KI					
007E 942F	259	SUBB	A,#SRcvI	Buf		; number	of bytes in ACC	
0080 51EF	260	ACALL	SRCvdR				new data – slave event ro	utine.
0082 802F	261	SJMP	SMsgEnd	l				

PPCODE1	83C751	Multimaster I2C	Routines		4/14/1992 PAGE 6
	262				
	263				
	264				; It is a Read message, check if for us.
	265				
0084 00	266	SlvTx:	NOP		
	267				
0085 B52533	268	STx2:	CJNE	A,MYADDR,Gold	
0088 759900	269	MOV	I2DAT,#0		; Acknowledge the address.
008B 309EFD	270	JNB	ATN,\$		; Wait for attention flag.
008E 309D22	271	JNB	DRDY,SN	AsgEnd	; Exception – unexpected Start
0091 7933	272 273	MOV	R1,#STxE	)f	; or Stop before the Ack got out. ; Start address of transmit buffer.
0091 7955 0093 E7	273 274	STxlp:	MOV	A,@R1	; Get byte from buffer
0093 E7	274	INC	R1	A,@KI	, Get byte nom burier
0095 31CE	275	ACALL	XmByte		
0097 309D19	270	JNB	DRDY,SN	AsgEnd	; Byte Tx not completed.
009A 309FF6	278	JNB	RDAT,ST	-	; Byte acknowledge, proceed trans.
009D 759860	279	MOV		BCDR+BIDLE	; Master Nak'ed for msg end.
00A0 752413	280	MOV		T,#STXED	ý
00A3 7110	281	ACALL	STXedR		; Slave transmitted event routine.
00A5 21AE	282	AJMP	Dismiss		
	283				
	284				
00A7 752414	285	SRcvErr:	MOV	MSGSTAT,#SRE	RR ; Flag bus/protocol error
00AA 7110	286	ACALL	SRErrR		; Slave error event routine.
00AC 8005	287	SJMP	SMsgEnd		
00AE 752414	288	StxErr:	MOV	MSGSTAT,#SRE	RR ; Flag bus/protocol error
00B1 7110	289	ACALL	SRErrR		
	290				
00B3 209903	291	SMsgEnd:	JB	MASTER,SMsgB	
00B6 209B94	292	JB SMEd2:	STR,GoS	lave	; If it was a Start, be Slave
00B9 00B9 21AE	293 294	SMsgEnd2: AJMP	Dismiss		
00 <b>D</b> 9 21 <b>A</b> E	294 295	AJMF	DISIIIISS		
	295				
	290				; End of Slave message processing
	298				, zhe of state message processing
00BB	299	GoIdle:			
00BB 21AE	300	AJMP	Dismiss		
	301				
	302				
	303				
	304				
	305	;			
	306	;			
	307				
00BD	308	GoMaster:			
	309				
	310				
	311	; Send address &	x R/W~ byte	e	
0000 7020	312	MOV	D1 #Ma-T	Duf	Master buffer address
00BD 792B 00BF AA28	313 314	MOV MOV	R1,#MasH R2,MAST		; Master buffer address ; # of bytes, to send or rcv
JUDI' AA20	514	IVIO V	172,WIA3 I		, $\pi$ of bytes, to selid of itev

PPCODE1	83C751	Multimaster I2C	Routines		4/14/1992 PAGE 7	
00C1 E526	315 316	MOV	A,DESTA	DRW	; Destination address (including ; R/W~ byte).	
00C3 200012	317 318	JB	SUBADD	,GoMas2	; Branch if subaddress is needed.	
00C6 31C5	319 320	ACALL	XmAddr			
00C8 309D03	321	JNB	DRDY,GN	42		
00CB 309C02	322	JNB	ARL,GM3			
00CE 2186	323	GM2:	AJMP	AdTxArl	; Arbitration loss while transmitting	
	324				; the address.	
00D0 209F5C	325	GM3:	JB	RDAT,Noslave	; No Ack for address transmission.	
00D3 20E063	326	JB	ACC.0, M	IRcv	; Check R/W~ bit	
00D6 211A	327	AJMP	MTx			
	328					
	329				; Handling subaddress case:	
	330					
00D8 00	331	GoMas2:	NOP		; Subaddress needed. Address in ACC.	
00D9 C2E0	332	CLR	ACC.0		; Force a Write bit with address.	
00DB 31C5	333	ACALL	XmAddr			
00DD 309D03	334	JNB	DRDY,GN			
00E0 309C02	335	JNB	ARL,GM			
00E3 2186	336 337	GM4:	AJMP ; the addre	AdTxArl	; Arbitration loss while transmitting	
	338		, the addre	-35.		
00E5 209F47	339	GM5:	JB	RDAT,Noslave	; No Ack for address transmission.	
00E8 E527	340	MOV	A,DESSU		, i to i tex for address transmission.	
00EA 31CE	341	ACALL	XmByte		; Transmit subaddress.	
00EC 309DCA	342	JNB	DRDY,SM	IsgEnd2	; Arbitration loss (by Start or Stop)	
00EF 209CC7	343	JB	ARL,SMs	-	; Arbitration loss occurred.	
00F2 209F3F	344	JB	RDAT,No	Ack	; Subaddress transmission was not ack'ed.	
00F5 E526	345	MOV	A,DESTA	DRW	; Reload ACC with address.	
00F7 30E020	346	JNB	ACC.0, M	ITx	; It's a Write, so proceed	
	347		; by sendii	ng the data.		
	348				; Read message, needs rp. Start and add. retransmit	t.
	349					
00FA 759822	350	MOV		BCDR+BXSTR	; Send Repeated Start.	
00FD 309EFD	351	JNB	ATN,\$			
0100 759820	352 353	MOV	I2CON,#E	SCDR	; Clear useless DRDY while preparing ; for Repeated Start.	
0103 309EFD	353 354	JNB	ATN,\$		; expecting an STR.	
0105 309EPD 0106 309C02	355	JNB	ARL,GM	5	, expecting an STR.	
0109 2182	356	AJMP	MArlEnd		; oops – lost arbitration.	
010B 31C5	357	GM6:	ACALL	XmAddr	; Retransmit address, this time with the	
	358				; Read bit set.	
010D 309D03	359	JNB	DRDY,GM			
0110 309C02	360	JNB	ARL,GM8			
0113 2186	361	GM7:	AJMP	AdTxArl	; Arbitration loss while transmitting	
0115 000515	362		ID		; the address.	
0115 209F17	363	GM8:	JB MD	RDAT,Noslave	; No Ack – the slave disappeared.	
0118 801F	364 365	SJMP	MRcv		; Proceed receiving slave's data.	
	366	; A Write messa	ige.	Master transmits	the data.	
	367					

PPCODE1	83C751	Multimaster I2C l	Routines			4/14/1992	PAGE 8
011A 00	368 369	MTx:	NOP				
011B E7	370	MTxLoop:	MOV	A,@R1	; Get byt	te from buffer.	
011C 09	371	INC	R1	,	-	e address.	
011D 31CE	372	ACALL	XmByte		, stop in		
011F 309D97	373	JNB	DRDY,SM	IsoEnd?	· Arhitra	tion loss (by Start or Stop)	
0122 209C94	374	JB	ARL,SMs	-		tion loss.	
0122 209C94 0125 209F0C	375	JB	RDAT,No.	0	, 1101114		
0125 20010C	376	JD DJNZ	R2,MTxL		·Loonit	f more bytes to send.	
0128 DAI 1	370	DJINZ	K2,1011 AL	oop	, соор п	i more bytes to send.	
012A 752422	378	MOV	MSGSTAT	Г,#MTXED	·Report	completion of buffer	
01211 152422	379	MOV	10000111		; transmi		
012D 8025	380	SJMP	MTxStop		,		
012F 752424	381	NoSlave:	MOV	MSGSTAT,#MTX	NOSLV		
0132 8020	382	SJMP	MTxStop	110001111,11111	ITODET		
0132 3020	383	NoAck:	MOV	MSGSTAT,#MTX	NAK		
0137 801B	384	SJMP	MTxStop	100001711,001174	1 1/2 11		
0157 001D	385	551411	wirzstop				
	386						
	387						
	388	; Master receive	a Dood fr	ma			
	389	, Master receive		anne			
0139 31F6	390	MRcv:	ACALL	ClaRcv8	; Receive	e a byte	
013B 8002	391	SJMP	MRcv2	Clarkevo	, Receive	e a byte.	
013D 31ED	392	MRcvLoop:	ACALL	AckRcv8			
013F 309D39	393	MRcv2:	JNB	DRDY,MArl	· Other's	s Start or Stop.	
0131 505D55 0142 F7	394	MOV	@R1,A		; Store received byte.		
0142 17	395	INC	@R1,71			ce address.	
0145 05 0144 DAF7	396	DJNZ	R2,MRcvl	000	, 1 10 van		
or i Din i	397	DUILE	112,1111011	Booh			
	398	: Received the d	esired numb	er of bytes – send N	lack.		
	399	,					
0146 759980	400	MOV	I2DAT,#80	Dh			
0149 309EFD	401	JNB	ATN,\$				
014C 309D2C	402	JNB	DRDY,MA	Arl			
014F 752421	403	MOV		ſ,#MRCVED			
0152 8000	404	SJMP	MTxStop	,	: Go to s	end Stop or Repeated Start.	
	405				,	I I I	
	406						
	407						
	408	; Conclude this l	Master mess	age:			
	409	; Send Stop, or a		-			
	410						
	411						
0154 300105	412	MTxStop:	JNB	RPSTRT,MTxStop	52	; Check if Repeated Start nee	eded
	413	•				; Around if not RPSTRT.	
0157 759822	414	MOV	I2CON,#E	BCDR+BXSTR		; Send Repeated Start.	
015A 8007	415	SJMP	MTxStop3			-	
015C A202	416	MTxStop2:	MOV	C,SETMRQ		; Set new Master Request if	demanded
015E 92DE	417	MOV	MASTRQ			; by SETMRQ bit of MASCI	
	418						
0160 759821	419	MOV	I2CON,#E	BCDR+BXSTP		; Request the HW to send a S	Stop.
	420						

PPCODE1	83C751	Multimaster I2C	Routines	4/14/1992	PAGE 9
0163 309EFD 0166 759820	421 422 423 424	MTxStop3: MOV	JNB ATN,\$ I2CON,#BCDR	; Wait for Attention ; Clear the useless DRDY, generated ; by SCL going high in preparation ; for thr Stop or Repeated Start.	
0169 309EFD	425	JNB	ATN,\$	; Wait for ARL, STP or STR.	
016C 209C13	426 427 428	JB	ARL,MarlEnd	; Lost arbitration trying to send ; Stop or a ReStart.	
	429 430 431	; Master is done ; or exit.	with this message. Ma	y proceed with new messages, if any,	
016F 7112	432 433 434	ACALL	MastNext	; Master Event Routine. May Prepare ; the pointers and data for the next Master message.	
0171 30DE05	435 436 437 438 439	JNB	MASTRQ,MMsgEnd	; Go end service routine if MASTRQ ; does not indicate that the master ; should continue (was set according ; to SETMRQ bit, or by MastNext).	
0174 309B02	440 441 442 443 444	JNB	STR,MMsgEnd	; Return from the ISR, unless Start ; (avoid danger if we do not return: ; if there was a Stop, the watchdog ; is inactive until next Start).	
0177 01BD	445 446	AJMP	GoMaster ;	; Loop for another Master message	
0179 0179 8033	447 448 449 450 451 452	MMsgEnd: SJMP	Dismiss	; End of Master messages,	
	453 454	; Terminate mas	tership due to an arbitration	n loss:	
017B	455 456	MArl:			
017B 309B02	457 458	JNB	STR,MArl2	; If lost arbitration due to other ; Master's Start, go be a slave.	
017E 014D	459 460	AJMP	GoSlave		
0180	461	Marl2:			
0180 21AE	462 463 464 465	AJMP	Dismiss		
	466 467 468 469 470	; transmission of	f a message. The MASTR eed to set it again on order	ation loss after completing Q bit was cleared trying to write a to retry transmission when the	
0182	471	MArlEnd:			
0182 D2DE	472 473 474	SETB	MASTRQ	; Set Master Request – which will get ; into effect when we are done as a ; slave.	

PPCODE1	83C751	83C751 Multimaster I2C Routines			4/14/1992	PAGE 10
0184 217B	475	AJMP	MArl			
	476					
	477	; Handling arbi	tration loss v	while transmitting a	an address	
	478					
0186 209BF2	479	AdTxArl:	JB	STR,MArl	; Non–synchronous Start or Stop.	
0189 209AEF	480	JB	STP,MAr	1		
	481					
	482				on loss while transmitting	
	483	; an address – c	complete rec	eiving the address	transmitted by the new Master.	
0100 00000	484	ODE		IT. A 10		
018C B80003	485	CJNE	R0,#0,Ad	l I xArl2		
	486				; Arl on last bit of address	
018F 14	487 488	DEC	А		; (R0 is 0 on exit from XmAddr).	
0186 14	488 489	DEC	A		; The lsb sent, in which arl occured ; must have been 1. By decrementing	
	489 490				; Must have been 1. By decrementing ; A we get the address that won.	
0190 8012	490 491	SJMP	AdAr3		, A we get the address that woll.	
0190 8012	491	551011	AuAIS			
0192	493	AdTxArl2:				
0192 03	494	RR	А		; Realign partially Tx'ed ACC	
0192 05 0193 F9	495	MOV	R1,A		; and save it in R1	
0194 E8	496	MOV	A,R0		; Pointer for lookup table	
0195 9001A6	497	MOV		AaskTable	, i oniter for footup tuble	
0198 93	498	MOVC	A,@A+D			
0199 59	499	ANL	A,R1		; Set address bits to be received,	
	500		,		; and the bit on which we lost	
	501				; arbitration to 0	
	502				; Now we are ready to receive the rest	
	503				; of the address.	
	504					
	505					
019A 759890	506	MOV	I2CON,#	BCXA+BCARL	; Clear flags and release the clock.	
	507					
019D 5108	508	ACALL	RBit3		; Complete the address using reception	1
	509				; subroutine.	
019F 209D02	510	JB	DRDY,A		; Around if received address OK	
01A2 01B3	511	AJMP	SMsgEnd	1	; Unexpected Start or Stop - end	
	512				; as a slave.	
01A4 0155	513	AdAr3:	AJMP	STstRW	; Proceed to check the address	
	514				; as a slave.	
	515	M 17711	DD			
01A6 FF7E3E1E 01AA 0E060200	516	MaskTable:	DB	Uffn,/En,3En,1E	Eh,0Eh,06h,02h,00h, ; 0ffh is dummy	
01AA 0E000200	517					
	518	; End I2C Inter	runt Service	Routine:		
	519	, End 12C Inter	iupt Service	Routine.		
01AE 711E	520	Dismiss:	ACALL	I2CDONE		
	520 521	- 10111001		12020112		
01B0 7598F4	522	MOV	I2CON #	BCARL+BCSTP+	BCDR+BCXA+BIDLE	
01B3 C2DC	523	CLR	TIRUN			
01B5 D0E0	524	POP	ACC			
01B7 FA	525	MOV	R2,A			
01B8 D0E0	526	POP	ACC			

PPCODE1	83C751	33C751 Multimaster I2C Routines			4/14/1992	PAGE 11
01BA F9	527	MOV	R1,A			
01BB D0E0	528	POP	ACC			
01BD F8	529	MOV	R0,A			
01BE D0E0	530	POP	ACC			
01C0 D0D0	531	POP	PSW			
01C2 D2AC	532	SETB	EI2			
	533					
01C4 22	534	RET	; Return f	from I2C interrupt Service Rou	utine	
	535					
	536	,***********		***************************************		*****
	537	;	2	smit and Receive Subroutines		
	538	,************	*******	******	*******************************	******
	539					
	540					
	541		<b>T</b> 7 4 1 1			
	542	;		Transmit Address and R/W~		
	543	;	XmByte:	Transmit a byte		
	544	<b>T</b> 7 4 1 1	MOU			
01C5 F599	545	XmAddr:	MOV	I2DAT,A	; Send first bit, clears DRD	Υ.
01C7 75981C	546	MOV	I2CON,#	BCARL+BCSTR+BCSTP		
01.01.000	547	MON	<b>D</b> 0 //0		; Clear status, release SCL.	
01CA 7808	548	MOV	R0,#8		; Set R0 as bit counter	
01CC 8004	549	SJMP	XmBit2			
01CE 7808	550	XmByte:	MOV	R0,#8		
01D0 F599	551	XmBit:	MOV	I2DAT,A	; Send the first bit.	
01D2 23	552	XmBit2:	RL	А	; Get next bit.	
01D3 309EFD	553	JNB	ATN,\$	-	; Wait for bit sent.	
01D6 309D08	554	JNB	DRDY,Xi		; Should be data ready.	
01D9 D8F5	555	DJNZ	R0,XmBi		; Repeat until all bits sent.	
01DB 7598A0	556	MOV		BCDR+BCXA	; Switch to receive mode.	
01DE 309EFD	557	JNB	ATN,\$		; Wait for acknowledge bit.	
	558				; flag cleared.	
01E1 22	559	XmBex:	RET			
	560					
	561	;				
	562	; Byte receive ro	outines.			
	563	;				
	564	; ClsRcv8		status register (from Start con	idition)	
	565	;		receives a byte.		
	566	; AckRcv8		acknowledge, and then receive	•	
	567	;		or Stop is encountered immed	lately after the	
	568	;		Rcv8 returns with 7 in R0.		
	569	; ClaRcv8		transmit active state and relea	ases clock	
	570	;	(from the	acknowledge).		
	571	;				
	572	;		is the received byte upon retur	n.	
	573	;	KU is beir	ng used as a bit counter.		
	574	;				
0150 750000	575		MOM			
01E2 75989C	576	ClsRcv8:	MOV	I2CON,#BCARL+BCSTR+	HBC2114-BCXA	
0155 200555	577 578	;Clear status reg				
01E5 309EFD	578 570	JNB	ATN,\$	C.V.a.		
01E8 309D22	579	JNB	DRDY,R0	U vex		

PPCODE1	83C751	Multimaster I2C	Routines	4/14/1992 PAGE 12	
01EB 800F	580	SJMP	Rcv8		
01ED 759900	581 582	AckRcv8:	MOV	I2DAT,#0	; Send Ack (low)
01ED 759900 01F0 309EFD	582 583	JNB		12DA1,#0	, Send Ack (IOW)
01F0 309EFD 01F3 309D18	585 584	JNB	ATN,\$	Vor	· Due avantion avit
01F5 509D18 01F6 7598A0	585	ClaRcv8:	DRDY,RC MOV	I2CON,#BCDR+BCXA	; Bus exception – exit. ; clear status, release clock
	586				;from writing the Ack.
01F9 309EFD	587 588	JNB	ATN,\$		
01FC 7807	589 590	Rcv8:	MOV	R0,#7	; Set bit counter for the first seven ; bits.
01FE E4	591	CLR	А		; Init received byte to 0.
01FF 4599	592	RBit:	ORL	A.I2DAT	; Get bit, clear ATN.
0201 23	593	RBit2:	RL	A	; Shift data.
0202 309EFD	594	JNB	ATN.\$		; Wait for next bit.
0205 309D05	595	JNB	DRDY,RC		; Exit if not a data bit (could be Start/
0200 000000	596	01(2	2112 1,110		; Stop, or bus/protocol error)
0208 D8F5	597	RBit3:	DJNZ	R0,RBit	; Repeat until 7 bits are in.
0200 D01 9 020A A29F	598	MOV	C,RDAT	Ro,RBR	; Get last bit, don't clear ATN.
020C 33	599	RLC	A		; Form full data byte.
020C 33 020D 22	600	RCVex:	RET		, i offit full data byte.
0200 22	601	Re vez.	NET.		
020E 7809	602	RCVerr:	MOV	R0.#9	; Return non legitimate bit count
0210 22	602 603	RET	1010 1	K0,#9	, Retain non regiunate on count
0210 22	604	NL I			
	605				
	606	*********	*****	*****	******
	607	:	Timer I In	terrupt Service Routine	
	608	:	I2C us Tir	-	
	609	**********			*****
	610	7			
	611	: In addition to r	eporting the	timeout in MSGSTAT, we up	date a failure
	612			llows different types of timeo	
	613	; main program.		51	
	614	, <b>r</b> 7 8			
0211 C2DE	615	TIISR:	CLR	MASTRQ	; "Manual" reset.
0213 759801	616	MOV	I2CON,#E		:
0216 7598BC	617	MOV		BCXA+BCDR+BCARL+BCS	TR+BCSTP
	618				
0219 752430	619	TI1:	MOV	MSGSTAT,#TIMOUT	; Status Flag for Main.
021C 74FF	620	TI2:	MOV	A,#0FFh	
021E B52902	621	CJNE	A,TITOCI	NT,TI3	; Increment TITOCNT, saturating
0221 8002	622	SJMP	TI4		; at FFh.
0223 0529	623	TI3:	INC	TITOCNT	
	624				
0225 5130	625	TI4:	ACALL	RECOVER	
	626				
0227 D2DD	627	SETB	CLRTI		; Clear TI interrupt flag.
0229 114C	628	ACALL	XRETI		; Clear interrupt pending flag (in
	629				; order to re–enable interrupts).
022B 852A81	630	MOV	SP,StackS	ave	; Realign stack pointer, re-doing
	631				; possible stack changes during
	632				; the I2C interrupt service routine.

633: Timeri interrupts in other ISR's iewer out allowed !022E 21AE635AJMPDismiss : Go hack to the IC service routine, i norder to return to the (main)636: norder to return to the (main)637: program interrupted.638: """"""""""""""""""""""""""""""""""""	PPCODE1	83C751	Multimaster I2C	Routines		4/14/1992	PAGE 13
64         ; were not allowed !           022E 21AE         635         AJMP         Dismiss : Go back to the 12C service routine,           636         : in order to return to the (man)         :           637         : program interrupted.         :           638         :         :           640         :         :         :           641         :         Bus recovery attemp submoutine         :           642         :         :         :           0230 C2AF         644         RECOVER:         CLR         EA           0232 C2DE         645         CLR         MASTRQ         : Manual "reset.           0234 C2AF         646         MOV         12CON_#BCXA+BIDLE+BCDR+BCARL-BCSTR+BCSTP           0234 D2DE         647         CLR         ILANEN         : Non D2C Timerf mode           0235 D3D         618         DLYS         NOP         : witil cause 12C interface hardware reset.           02310 D4         619         DLYS         NOP         : witil cause 12C interface hardware reset.           02310 D5         638         NOP         : witil cause 12C interface hardware reset.           02321 D4         651         DLYS         : witil cause 12C interface hardware reset.		633		; TimerI ir	nterrupts in other ISR's		
636; in order to return to the (main)637; program interrupted.638;640;640;641;642;643;643;644;645;646;647;648RECOVER:CLR649;649;649;649;641;642;643;644RECOVER:CLR645CLRMASTRO646MOV622 (2DF)646647CLRSLANEDXABUDLE+BCDR+BCARL+BCSTR+BCSTP0234 7598FC646648SETB70235 0065170235 006517035 006537042 02DC6557042 02DC6557042 02DC6557044 02DD6567044 02DD6567044 02DD6587044 02D6587044 02D6587044 02D6587044 02D6587044 02D6597044 02D6587044 02D6587044 02D6587044 02D6587044 02D6597044 02D6597044 02D6597044 02D6597044 02D6597044 02D6597044 02D6597045 02D70 <td></td> <td>634</td> <td></td> <td>; were not</td> <td>allowed !</td> <td></td> <td></td>		634		; were not	allowed !		
is program interrupted.is program interrupted.638639640:641:642:643:644RECOVER:CLR643:0230 C2AF644RECOVER:643:0231 C2DF645CLR644RECOVER:CLR647CLRSLAVEN648SETB:0230 C2AF648SETB70237 C2DF647CLR649::641::642::643::644::644::645::646::7023F0::654::7024C2DC::655::7024C2D <t< td=""><td>022E 21AE</td><td>635</td><td>AJMP</td><td>Dismiss</td><td>; Go back to the I2C service rout</td><td>ine,</td><td></td></t<>	022E 21AE	635	AJMP	Dismiss	; Go back to the I2C service rout	ine,	
638		636		; in order	to return to the (main)		
639 640		637		; program	interrupted.		
640:************************************		638					
641         :         Bus recovery attempt subroutine           642         :         :           0230         C2AF         644         RECOVER:         CLR         EA           0230         C2AF         644         RECOVER:         CLR         EA           0232         C2DE         645         CLR         MASTRQ         ; "Manual" reset.           0234         759FF         646         MOV         IZCON#BCXA+BIDLE+BCDR+BCARL+BCSTR+BCSTP           0237         C2DF         647         CLR         SLAVEN         : Non I2C TimerI mode           0239         D2DC         648         SETB         TIRUN         : WII cause I2C Interface hardware reset.           02310         0651         DLVS:         NOP         : will cause I2C Interface hardware reset.           023210         653         NOP         : will cause I2C interface hardware reset.           0240         0565         CLR         TIRUN         : will cause I2C interface hardware reset.           0240         0555         CLR         TIRUN         : state clocks to help release other devices.           0242         CDC         655         CLR         TIRUN         : state clocks to help release other devices.           0240 DPIS </td <td></td> <td>639</td> <td></td> <td></td> <td></td> <td></td> <td></td>		639					
642 		640	·*************************************	*****	*****	*****	****
org         .           0230 C2AF         644         RECOVER:         CLR         EA           0232 C2DE         645         CLR         MASTRQ         :"Manual" reset.           0232 C2DF         646         MOV         DCON,#BCXA+BIDLE+BCDR+BCARL+BCSTR+BCSTP           0237 02DF         647         CLR         SLAVEN         ; Non 12C TimerI mode           0239 D2DC         648         SETB         TIRUN         ; Fire up TimerI. When it overflows, it           049		641	;	Bus recov	ery attempt subroutine		
0230 C2AF         64         RECOVER:         CLR         FA           0232 C2DE         645         CLR         MASTRQ         : "Manual" rest.           0234 759FC         646         MOV         I2CON,#BCXA+BIDLE+BCDR+RCSTR+BCSTP           0237 C2DF         647         CLR         SLAVEN         : Non I2C TimerI mode           0239 D2DC         648         SETB         TIRUN         : Fire up TimerI. When it overflows, it           649		642	•************ '	*****	*****	******	****
0232 C2DE645CLRMASTRQ: "Manual" reset.0234 729FC646MOVI2CON,#BCXA+BIDLE+BCR+BCARL+BCSTR-BCSTP0237 C2DF648SETBTIRUN: Non I2C Timer mode0239 D2DC648SETBTIRUN: Fire up TimerI. When it overflows, it		643					
0234 7598FC         64         MOV         I2CON,#BCXA+BIDLE+BCARL+BCSTR+BCSTP           0237 D2DC         647         CLR         SLAVEN         : Non I2C Timerl mode           0239 D2DC         648         SETB         TIRUN         : Nin I2C Timerl mode           0239 D2DC         648         SETB         TIRUN         : will cause I2C interface hardware reset.           023B 00         651         NOP         : will cause I2C interface hardware reset.           0240 09FB         654         DINZ         R1,DLY5           0242 C2DC         655         CLR         TIRUN           0244 D2DB         654         DINZ         R1,DLY5           0242 C2DC         655         CLR         TIRUN           0244 D2DB         656         SETB         SCL           0244 D2DA         657         SETB         SDA           0244 7098         660         MOV         R1,#08h           0242 C2DC         653         SETB         SDA           0244 7098         660         MOV         R1,#08h           0242 C2000         661         RC7:         CLR         SCL           0255 00000000         663         SETB         SCL         SCL	0230 C2AF	644		CLR	EA		
0237 C2DF         647         CLR         SLAVEN         : Non I2C TimerI mode           0239 D2DC         648         SETB         TIRUN         : Fire up TimerI. When it overflows, it ; will cause I2C interface hardware reset.           023B 79FF         650         MOV         R1,#0ffh         : will cause I2C interface hardware reset.           023B 00         651         DLYS:         NOP         : will cause I2C interface hardware reset.           023F 00         653         NOP         : set also interface hardware reset.         : set also interface hardware reset.           0240 D9FB         654         DNZ         R1,DLY5         : set also interface hardware reset.           0242 C2DC         655         CLR         TIRUN         : set also interface hardware reset.           0244 D2B0         656         SETB         CLC         : set also interface hardware reset.           0244 D2B0         658         SETB         SCL         : set also interface hardware reset.           0244 D2B0         661         RC7:         CLR         SCL         : set also interface hardware reset.           0244 D2B0         663         SETB         SCL         : set also interface hardware reset.           0255 0000000         664         DB         0,0         : set also interface h				-			
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$							
649         ; will cause I2C interface hardware reset.           023B 00         651         MOV         R1,#0ffh           023D 00         652         NOP           023F 00         653         NOP           0240 D9FB         653         NOP           0240 D9FB         654         DJNZ         R1,DLYS           0244 C2DC         655         CLR         TIRUN           0244 D2DD         656         SETB         CLRTI           0244 D2S1         659         SETB         SCL         ; Issue clocks to help release other devices.           0244 D2S1         659         SETB         SCL         ; Issue clocks to help release other devices.           0244 D2S1         659         SETB         SCL         ; Issue clocks to help release other devices.           0244 D2S2         661         ROY         R1,#08h            0244 C2S2 M         662         DB         0,0,0,0            0252 D0							
023B 79FF         650         MOV         R1,#0ffh           023B 00         651         DLYs:         NOP           023F 00         653         NOP           023F 00         653         NOP           0240 D9FB         654         DINZ         R1,DLYS           0240 D20FD         655         CLR         TIRUN           0242 D2DD         656         SETB         CLRT           0242 D2D1         656         SETB         SDA           0244 D281         659         SETB         SDA           0244 D281         660         MOV         R1,#08h           0242 D206         661         RC7:         CLR         SCL           0244 D281         669         SETB         SDA            0242 D200         662         DB         0,0,0,0            0245 D000000         661         RC7:         CLR         SCL           0255 0000000         664         DB         0,0,0,0            0255 0000000         665         DINZ         R1,RC7            0255 000000         666         CLR         SCL            0255 00000         667	0239 D2DC		SETB	TIRUN			
023D 00         651         DLY5:         NOP           023E 00         652         NOP					; w	ill cause I2C interface h	ardware reset.
023E 00         652         NOP           023F 00         653         NOP           0240 D9FB         654         DINZ         R1,DLY5           0242 C2DC         655         CLR         TIRUN           0244 D2DD         656         SETB         CLRTI           657							
023F 00         653         NOP           0240 D9FB         654         DJNZ         R1,DLY5           0242 C2DC         655         CLR         TIRUN           0244 D2DD         656         SETB         CLRTI           0247 D2D0         658         SETB         CLRTI           0246 D280         658         SETB         SCL         ; Issue clocks to help release other devices.           0248 D281         659         SETB         SDA         ;           0244 7080         660         MOV         R1,#08h         ;           0242 0000000         662         DB         0,0,0,0         ;           0251 0000000         664         DB         0,0,0,0         ;           0255 0000000         664         DB         0,0,0,0         ;           0255 0000000         664         DB         0,0         ;           0252 00				NOP			
0240 D9FB         654         DJNZ         R1,DLY5           0242 C2DC         655         CLR         TIRUN           0244 D2DD         656         SETB         CLR           0246 D280         658         SETB         SCL         ; Issue clocks to help release other devices.           0248 D281         659         SETB         SDA         ; Issue clocks to help release other devices.           0247 0208         660         MOV         R1,#08h         ; Issue clocks to help release other devices.           0246 000000         662         DB         SCL         ; Issue clocks to help release other devices.           0245 0000000         662         DB         SO,0,0,0         ; Issue clocks to help release other devices.           0255 00         G64         DB         O,0,0,0         ; Issue clocks to help release other devices.           0255 000         G65         DJNZ         R1,#C7         ; Issue clocks to help release other devices.           0255 000         G66         CLR         SCL         ; Issue clocks to help release other devices.           0255 000         G66         DINZ         R1,#C7         ; Issue clocks to help release other devices.           0255 0000         G67         DB         0,0         ; Issue clocks to help release							
0242 C2DC         655         CLR         TIRUN           0244 D2DD         656         SETB         CLRTI           677							
$\begin{array}{cccccccccccccccccccccccccccccccccccc$							
657           0246 D280         658         SETB         SCL         ; Issue clocks to help release other devices.           024A D281         659         SETB         SDA           024A 7908         660         MOV         R1,#08h           024C C280         661         RC7:         CLR         SCL           024E 0000000         662         DB         0,0,0,0            0252 00           SCL            0255 0000000         664         DB         0,0,0,0            0255 0000000         664         DB         0,0,0,0            0255 0000000         664         DB         0,0,0,00            0255 000000         664         DB         0,0,0,00            0250 C280         666         CLR         SCL            0250 C280         666         CLR         SCL            0260 C281         668         CLR         SDA            0260 0000000         671         DB         0,0            0260 0000000         670         SETB         SDA           0260 00000000         671							
0246 D280         658         SETB         SCL         ; Issue clocks to help release other devices.           0248 D281         659         SETB         SDA           024A 7008         660         MOV         R1,#08h           024C C280         661         RC7:         CLR         SCL           024E 0000000         662         DB         0,0,0,0         0,00,0,0           0252 00	0244 D2DD		SETB	CLRTI			
0248 D281 $659$ SETBSDA $024A 7908$ $660$ MOV $R1,#08h$ $024C C280$ $661$ $RC7$ : $CLR$ $SCL$ $024E 0000000$ $662$ $DB$ $0,0,0,0$ $0252 00$ $C252 00$ $C252 00$ $0253 D280$ $663$ $SETB$ $SCL$ $0255 0000000$ $664$ $DB$ $0,0,0,0,0$ $0259 00$ $C259 00$ $C259 00$ $0255 0000$ $665$ $DINZ$ $R1,RC7$ $0255 C280$ $666$ $CLR$ $SCL$ $0255 0000$ $667$ $DB$ $0,0$ $0250 C281$ $668$ $CLR$ $SDA$ $0260 C281$ $668$ $CLR$ $SDA$ $0264 D280$ $670$ $SETB$ $SCL$ $0266 0000000$ $671$ $DB$ $0,0,0,0$ $0264 D281$ $672$ $SETB$ $SDA$ $0260 0000000$ $673$ $DB$ $0,0,0,0,0$ $0270 7598BC$ $675$ Rex: $MOV$ $12CON,#BCXA+BCDR+BCARL+BCSTR+BCSTP ; clear flags0275 D2AF676SETB0277 22677RET$	0016 0000			agt			
024A 7908         660         MOV         R1,#08h           024C C280         661         RC7:         CLR         SCL           024E 0000000         662         DB         0,0,0,0           0253 00         -         -           0253 D280         663         SETB         SCL           0255 000         -         -         -           0255 000000         664         DB         0,0,0,0           0259 00         -         -         -           025A D9F0         665         DJNZ         R1,RC7           0255 0000         666         CLR         SCL           025E 0000         667         DB         0,0           0265 0281         668         CLR         SDA           0264 0280         670         SETB         SCL           0266 0000000         671         DB         0,0,0,0,0           0264 D280         670         SETB         SDA           0260 0000000         673         DB         0,0,0,0,0           0260 0000000         673         DB         0,0,0,0,0           0271 00         -         -         -           0272 7598BC         675					; Is	sue clocks to help release	se other devices.
024C C280         661         RC7:         CLR         SCL           024E 0000000         662         DB         0,0,0,0,0            0253 D280         663         SETB         SCL           0255 0000000         664         DB         0,0,0,0,0           0253 D280         663         SETB         SCL           0255 0000000         664         DB         0,0,0,0,0           0259 00              0250 C280         665         DJNZ         R1,RC7           025C C280         666         CLR         SCL           025E 0000         667         DB         0,0           0260 C281         668         CLR         SDA           0262 0000         669         DB         0,0           0264 0280         670         SETB         SCL           0266 0000000         671         DB         0,0,0,0,0           0264 02          SETB         SDA           0260 0000000         671         DB         0,0,0,0,0           0260 0000000         673         DB         0,0,0,0,0           0260 00000000         673         DB         0,0,0,0,0     <							
024E 0000000         662         DB         0,0,0,0           0252 00					SCI		
0252 00         0253 D280         663         SETB         SCL           0255 0000000         664         DB         0,0,0,0         0259 00           0259 00         0         0250 C280         665         DJNZ         R1,RC7           025C C280         666         CLR         SCL         0250 000         667         DB         0,0           025E 0000         667         DB         0,0         0         0260 C281         668         CLR         SDA           0260 0281         668         CLR         SDA         0,0         0         0260 0000         670         SETB         0,0,0,0         0264 D280         670         SETB         SCL           0266 00000000         671         DB         0,0,0,0,0         0<					SCL		
0253 D280         663         SETB         SCL           0255 0000000         664         DB         0,0,0,0           0259 00		002	DB	0,0,0,0,0			
0255 0000000         664         DB         0,0,0,0           0259 00         .         .         .           025A D9F0         665         DJNZ         R1,RC7           025C C280         666         CLR         SCL           025E 0000         667         DB         0,0           0260 C281         668         CLR         SDA           0262 0000         669         DB         0,0           0264 D280         670         SETB         SCL           0266 0000000         671         DB         0,0,0,0           0264 D280         670         SETB         SCL           0266 00000000         671         DB         0,0,0,0,0           0264 D281         672         SETB         SDA           0260 00000000         673         DB         0,0,0,0,0           0261 D00000000         673         DB         0,0,0,0,0           0271 00         .         .         .           0272 7598BC         675         Rex:         MOV         I2CON,#BCXA+BCDR+BCARL+BCSTR+BCSTP; clear flags           0275 D2AF         676         SETB         EA         .		663	SETB	SCI			
0259 00       025A D9F0       665       DJNZ       R1,RC7         025C C280       666       CLR       SCL         025E 0000       667       DB       0,0         0260 C281       668       CLR       SDA         0262 0000       669       DB       0,0         0264 D280       670       SETB       SCL         0266 0000000       671       DB       0,0,0,0,0         0264 D280       670       SETB       SCL         0266 00000000       671       DB       0,0,0,0,0         026A 00							
025A D9F0         665         DJNZ         R1,RC7           025C C280         666         CLR         SCL           025E 0000         667         DB         0,0           0260 C281         668         CLR         SDA           0262 0000         669         DB         0,0           0264 D280         670         SETB         SCL           0266 0000000         671         DB         0,0,0,0           0264 D280         670         SETB         SCL           0266 00000000         671         DB         0,0,0,0           026A 00           SDA           026D 0000000         673         DB         0,0,0,0,0           026D 0000000         673         DB         0,0,0,0,0           0271 00              0272 7598BC         675         Rex:         MOV         I2CON,#BCXA+BCDR+BCARL+BCSTR+BCSTP ; clear flags           0275 D2AF         676         SETB         EA		004		0,0,0,0,0			
025C C280         666         CLR         SCL           025E 0000         667         DB         0,0           0260 C281         668         CLR         SDA           0262 0000         669         DB         0,0           0264 D280         670         SETB         SCL           0266 0000000         671         DB         0,0,0,0           0264 D280         670         SETB         SCL           0266 0000000         671         DB         0,0,0,0,0           026B D281         672         SETB         SDA           026D 0000000         673         DB         0,0,0,0,0           0271 00		665	DINZ	R1.RC7			
025E 0000         667         DB         0,0           0260 C281         668         CLR         SDA           0262 0000         669         DB         0,0           0264 D280         670         SETB         SCL           0266 0000000         671         DB         0,0,0,0           0264 D280         670         SETB         SCL           0266 0000000         671         DB         0,0,0,0           0264 D281         672         SETB         SDA           026D 0000000         673         DB         0,0,0,0,0           026D 00000000         673         DB         0,0,0,0,0           674				,			
0260 C281         668         CLR         SDA           0262 0000         669         DB         0,0           0264 D280         670         SETB         SCL           0266 0000000         671         DB         0,0,0,0           026A 00              026D 0000000         673         DB         0,0,0,0,0           026D 0000000         673         DB         0,0,0,0,0           0270 00              674              0272 7598BC         675         Rex:         MOV         I2CON,#BCXA+BCDR+BCARL+BCSTR+BCSTP ; clear flags           0275 D2AF         676         SETB         EA							
0262 0000         669         DB         0,0           0264 D280         670         SETB         SCL           0266 0000000         671         DB         0,0,0,0,0           026A 00              026D 0000000         673         SETB         SDA           026D 00000000         673         DB         0,0,0,0,0           0271 00              0272 7598BC         675         Rex:         MOV         I2CON,#BCXA+BCDR+BCARL+BCSTR+BCSTP ; clear flags           0275 D2AF         676         SETB         EA							
0264 D280       670       SETB       SCL         0266 0000000       671       DB       0,0,0,0         026A 00            026B D281       672       SETB       SDA         026D 0000000       673       DB       0,0,0,0,0         0271 00       .       .       .         0272 7598BC       675       Rex:       MOV       I2CON,#BCXA+BCDR+BCARL+BCSTR+BCSTP ; clear flags         0275 D2AF       676       SETB       EA							
0266 0000000       671       DB       0,0,0,0,0         026A 00       -       -         026B D281       672       SETB       SDA         026D 00000000       673       DB       0,0,0,0,0       ; Issue a Stop.         0271 00       -       -       -       -         0272 7598BC       675       Rex:       MOV       I2CON,#BCXA+BCDR+BCARL+BCSTR+BCSTP ; clear flags         0275 D2AF       676       SETB       EA         0277 22       677       RET       -							
026A 00       026B D281       672       SETB       SDA         026D 00000000       673       DB       0,0,0,0,0       ; Issue a Stop.         0271 00							
026D 00000000       673       DB       0,0,0,0,0       ; Issue a Stop.         0271 00       674       -         0272 7598BC       675       Rex:       MOV       I2CON,#BCXA+BCDR+BCARL+BCSTR+BCSTP ; clear flags         0275 D2AF       676       SETB       EA         0277 22       677       RET							
026D 00000000       673       DB       0,0,0,0,0       ; Issue a Stop.         0271 00       674       -         0272 7598BC       675       Rex:       MOV       I2CON,#BCXA+BCDR+BCARL+BCSTR+BCSTP ; clear flags         0275 D2AF       676       SETB       EA         0277 22       677       RET		672	SETB	SDA			
0271 00       674         0272 7598BC       675       Rex:       MOV       I2CON,#BCXA+BCDR+BCARL+BCSTR+BCSTP; clear flags         0275 D2AF       676       SETB       EA         0277 22       677       RET	026D 00000000				; Is	sue a Stop.	
0272 7598BC         675         Rex:         MOV         I2CON,#BCXA+BCDR+BCARL+BCSTR+BCSTP; clear flags           0275 D2AF         676         SETB         EA           0277 22         677         RET	0271 00					_	
0275 D2AF 676 SETB EA 0277 22 677 RET		674					
0277 22 677 RET	0272 7598BC	675	Rex:	MOV	I2CON,#BCXA+BCDR+BCARI	L+BCSTR+BCSTP ; cle	ear flags
	0275 D2AF	676	SETB	EA			
678	0277 22	677	RET				
		678					

### AN430

## Using the 8XC751/752 in multimaster I<sup>2</sup>C applications

679       ::::::::::::::::::::::::::::::::::::	PPCODE1	PPCODE1 83C751 Multimaster I2C Routines					4/14/1992	PAGE 14
680681Main Program682683684685686687688689689689689689689689681682683684684685686686687688688689689690691692693694694695696696697698699699691691692693694694695696697698699699691691692693693694694 <tr< td=""><td></td><td>679</td><td>·*****</td><td>******</td><td>*******</td><td>******</td><td>*****</td><td>****</td></tr<>		679	·*****	******	*******	******	*****	****
681Main Program682			,					
622: $633$ : $644$ : $645$ : $646$ : $646$ : $647$ : $648$ : $648$ : $648$ : $648$ : $648$ : $648$ : $648$ : $648$ : $648$ : $6418$ : $6418$ : $6418$ : $6418$ : $6411$ : $6411$ : $6411$ : $6411$ : $6411$ : $6411$ : $6421$ <td:< td=""><math>6411</math><td:< td=""><math>6411</math><td:< td=""><math>6411</math><td:< td=""><math>6411</math><td:< td=""><math>6411</math><td:< td=""><math>6411</math><td:< td=""><math>6411</math><td:< td=""><math>64111</math><td:< td=""><math>641111</math><td:< td=""><math>64111111111111111111111111111111111111</math></td:<></td:<></td:<></td:<></td:<></td:<></td:<></td:<></td:<></td:<>			,	Main Pro	aram			
683       ;         684       :         685       : Message ping pong game. Each message is transmitted by         686       : a processor that is a master on the I2C bus, and it contains one byte         687       :: of data. A processor that is can wise this data byte as a law cincrements         688       :: the data by one and transmits it back as a master. The data received is         689       :: confirmed to be a one increment of the data formerly sent, unless         690       :i ti is a "reset" value, chosen to be 00h.         691       : The two participating processors thare similar code, where the node         692       :: address of the second processors the destination address of this         693       :: creceitors will be each processors the to send is 00h. One of the         694       :: The first data by the each processor tries to send is 00h. One of the         695       :: processors will acquire the bus first, and the second processor that will         696       :: receptions will be confirmed against the expected value, until 0th data         697       :: expected value. It will simply increment and transmit it. Subsequent         698       : processor well, acquire the bus first, and the second processor.         700       : the different tasks of the code are performed in a combination of main-         701       : A toggling output (TogLED) tells the outer would			,	Wiani 110	gram			
684			, .***********	*******	*******	****	*****	****
685: Message ping pong game. Each message is transmitted by686: a processor that is a master on the I2C bus, and it contains one byte687: of data. A processor that receives this data byte as a slave increments688: the data by one and transmits it back as a master. The data received is690: it is a "reset" value, chosen to be 00h.691: The two participating processors have similar code, where the node692: address of the second processor is the destination address of this693: one, and vice versa.694: The first data byte each processor is the destination address of this second processors will acquire the bus first, and the second processor that will695: processors will acquire the bus first, and the second processor that will696: receive this "resetting" 00h will not attempt to confirm it against an697: expected value. It will simply increment and transmit it. Subsequent698: proceeds well. It will simply increment and transmit it. Subsequent699: bytes are sent and the game is effectively reset by the 00h resulting from700: the next increment.701: A toggling output (TogLED) tells the outer world that the "ping pong"702: proceeds well. If something unserpected happens we temporarily activate703: another output, ErrLED.704: The different tasks of the code are performed in a combination of main-719: Load CT1,CT0 bits of I2CPG register, according to the clock710: Load CT1,CT0 bits of I2CPG register, according to the clock711: crystal used.			,					
666: a processor that is a master on the 12C bas, and it contains one byte677: of data. A processor that receives this data byte as a slave increments688: the data byte and transmits it back as a master. The data received is689: confirmed to be a one increment of the data formerly sent, unless690: it is a "reset" value, chosen to be 00h.691: The two participating processors is the destination address of this693: one, and vice versa.694: The first data byte each processor times to send is 00h. One of the695: processors will acquire the bus first, and the second processor that will696: expected value. It will simply increment and transmit it. Subsequent697: expected value. It will simply increment and transmit it. Subsequent698: processors well acquire the bas first, and the second processor that an699: bytes are sent and the game is effectively reset by the 00h resulting from700: the taxt increment.701: A toggling output (TogLED) tells the outer world that the "ping pong"702: proceeds well. If something unexpected happens we temporarily activate703: another output, ErrLED.704: The different tasks of the code are performed in a combination of main-705: line program and event routines called from the L2C interrupt service706: routine.707: load ACM location MYADDR with the L2C address of this processor.712: Load CCT I,CTO bits of L2CPG register, according to the clock713 <td: load="" of="" out="" rom="" tabl<="" td="" these="" values="" we=""><td></td><td></td><td>. Massage ning</td><td></td><td>Each mass</td><td>age is transmitted by</td><td></td><td></td></td:>			. Massage ning		Each mass	age is transmitted by		
687: of data. A processor that receives this data byte as a slave increments688: the data by one and transmits it back as a master. The data received is690: it is a "reset" value, choosen to be 00h.691: it is a "reset" value, choosen to be 00h.692: address of the second processor is the destination address of this693: one, and vice versa.694: The first data byte each processor tries to send is 00h. One of the695: processors will acquire the bus first, and the second processor that will696: expected value. It will simply increment and transmit it. Subsequent697: expected value. It will simply increment and transmit it. Subsequent698: receive this" resetting" 00h will no attempt to confirm it against an699: bytes are sent and the game is effectively reset by the 00h resulting from701: th to antimpt to a confirmed tagainst the expected value, until 0ffh data703: proceeds well. If something unexpected happens we temporarily activate703: proceeds well. If something unexpected happens we temporarily activate703: proceeds well. If something unexpected happens we temporarily activate704: The different tasks of the code are performed in a combination of main-705: line program and event routines called from the 12C interrupt service706: Load CT I,CT0 bits of 12CFG register, according to the clock711: crystal used.722: CLR733: We load these values out of ROM table locations (R_CTVAL and R_MYADDR).744: The differen							ta	
688 689: the data by one and transmits it back as a master. The data received is 689 680: it is a "reset" value, chosen to be 00h. 								
689: confirmed to be a one increment of the data formerly sent, unless690: if is a "reset" value, chosen to be 00h.691: The two participating processors have similar code, where the node692: address of the second processor is the destination address of this693: one, and vice versa.694: The first data byte each processor tries to send is 00h. One of the695: processors will acquire the bus first, and the second processor that will696: receive this" resetting: "00h will no attempt to confirm it against an697: expected value. It will simply increment and transmit it. Subsequent698: receive this" resetting: "00h will no attempt to confirm it against an699: bytes are sent and the game is effectively reset by the 00h resulting from700: the next increment.701: A togging output (TogLED) tells the outer world that the "ping pong"702: proceeds well. If something unexpected happens we temporarily activate703: another output, ErrLED.704: The different tasks of the code are performed in a combination of main-705: load CT1,CT0 bits of I2CFG register, according to the clock710: Load CT1,CT0 bits of I2CFG register, according to the clock711: crystal used.712: Load RAM location MYADDR with the I2C address of this processor.713: We load these values out of ROM table locations.724: One may, instead, load with a MOV <immediate> command.735: Load CT1,CT0 bits of I2CFG register, according to the clock714<td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></immediate>								
690; it is a "reset" value, chosen to be 00h.691; The two participating processors have similar code, where the node692; address of the second processor is the destination address of this693: one, and vice versa.694; The first data byte each processor the so send is 00h. One of the695: processors will acquire the bus first, and the second processor that will696: creceive this "resetting" 00h will not attempt to confirm it against an697: expected value. It will simply increment and transmit it. Subsequent698: receive this "resetting" 00h will not attempt to confirm it against an699: bytes are sent and the game is effectively reset by the 00h resulting from700: the next increment.701: A toggling output (TogLED) tells the outer world that the "ping pong"702: proceeds well. If something unexpected happens we temporarily activate703: another output. ErrLED.704: The different tasks of the code are performed in a combination of main-705: [ine program and event routines called from the 12C interrupt service707: crystal used.708: [crystal used.719: Load CT1,CT0 bits of 12CFG register, according to the clock711: Load CT4,CT0 bits of 12CFG register, according to the clock712: Load CT4,CT0 bits of 12CFG register, according to the clock713: We load these values out of ROM table locations (R_CTVAL714: Core may, instead, load with a MOV 715: [adgment]728Pin <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>u 18</td> <td></td>							u 18	
691: The two participating processors have similar code, where the node692: address of the second processor is the destination address of this693: One, and vice versa.694: The first data byte each processor tries to send is 00h. One of the695: processors will acquire the bus first, and the second processor that will696: crective this "resetting" 00h will not attempt to confirm it against an697: expected value. It will simply increment and transmit it. Subsequent698: receptions will be confirmed against the expected value, until 0ffh data699: bytes are sent and the game is effectively reset by the 00h resulting from700: the next increment.701: A toggling output (TogLED) tells the outer world that the "ping pong"702: proceeds well. If something unexpected happens we temporarily activate703: another output, ErLED.704: The different tasks of the code are performed in a combination of main-705: line program and event routines called from the 12C interrupt service706: routine.707707707708711: crystal used.712: Load CT1,CT0 bits of 12CFG register, according to the clock713: We load these values out of ROM table locations (R_CTVAL and R_MYADDR).714: One may, instead, load with a MOV <immediate> command.715: We load these values out of ROM table locations.716Reset:MOV717CLRA728: Que May.7</immediate>						-		
692: address of the second processor is the destination address of this693: one, and vice versa.694: The first data byte each processor tries to send is 00h. One of the695: processors will acquire the bus first, and the second processor that will696: receive this "resetting" 00h will not attempt to confirm it against an697: expected value. It will simply increment and transmit it. Subsequent698: receive this "resetting" 00h will not attempt to confirm it against an699: bytes are sent and the game is effectively reset by the 00h resulting from700: the next increment.701: A toggling output (TogLED) tells the outer world that the "ping pong"702: proceeds well. If something unexpected happens we temporarily activate703: another output. ErrLED704: The different tasks of the code are performed in a combination of main-705: line program and event routines called from the I2C interrupt service706: routine.707: Load CT1.CT0 bits of I2CFG register, according to the clock711: crystal used.712: Load RAM location MYADDR with the I2C address of this processor.713: We load these values out of ROM table locations (R_CTVAL and R_MYADDR).714: One may, instead, load with a MOV <immediate> command.715: CLRA728758107716739719MOVA,@A+DPTR720: Load CT1.CT0 (12C timing, crystal : dependent).721: Load RAM location MYADDR&lt;</immediate>							la	
693: one, and vice versa.694: The first data byte each processor trist to send is 00h. One of the695: processors will acquire the bus first, and the second processor that will696: receive this "resetting" 00h will not attempt to confirm it against an697: expected value. It will simply increment and transmit it. Subsequent698: receive will be confirmed against the expected value. until 0fh data699: bytes are sent and the game is effectively reset by the 00h resulting from700: the next increment.701: A toggling output (TogLED) tells the outer world that the "ping pong"702: proceeds well. If something unexpected happens we temporarily activate703: another output, ErrLED.704: The different tasks of the code are performed in a combination of main-705: fine program and event routines called from the 12C interrupt service707: coata CT1,CT0 bits of 12CFG register, according to the clock711: crystal used.712: Load CT1,CT0 bits of 12CFG register, according to the clock713: We load these values out of ROM table locations (R_CTVAL and R_MYADDR).714: One may, instead, load with a MOV <immediate> command.725: Load CT1,CT0 bits of 12CFG register, according to the clock710: Load CT1,CT0 bits of 12CFG register, according to the clock711: crystal used.712: Load CT1,CT0 bits of 12CFG register, according to the clock713: We load these values out of ROM table locations (R_CTVAL and R_MYADDR).714:</immediate>							ic	
694: The first data byte each processor tries to send is 00h. One of the : processors will acquire the bus first, and the second processor that will effect of the will be confirmed against the expected value, until 00th data697: expected value. It will simply increment and transmit it. Subsequent : expected value. It will simply increment and transmit it. Subsequent698: receiptions will be confirmed against the expected value, until 00th data699: bytes are sent and the game is effectively reset by the 00h resulting from it. to toggling output (TogLED) tells the outer world that the "ping porg"700: the next increment.701: A toggling output (TogLED) tells the outer world that the "ping porg"702: proceeds well. If something unexpected happens we temporarily activate703: another output. ErrLED.704: The different tasks of the code are performed in a combination of main- root705: line program and event routines called from the l2C interrupt service root706: routine.707: Load CTI.CTO bits of I2CFG register, according to the clock711: Load CTI.CTO bits of I2CFG register, according to the clock712: Load CAM location MYADDR with the I2C address of this processor.713: We load these values out of ROM table locations (R_CTVAL and R_MYADDR).714: One may, instead, load with a MOV 728Y84729719720: Load CTI.CTO bits of SP_407h7210: Load CTI.CTO72211: Load CTI.CTO interrupt service7231: We load these values out of ROM table					C5501 15 UK	destination address of this		
695: processors will acquire he bus first, and the second processor that will696: receive this "resetting" 00n will not attempt to confirm it against an697: expected value. It will simply increment and transmit it. Subsequent698: receptions will be confirmed against the expected value, until 0fth data699: bytes are sent and the game is effectively reset by the 00h resulting from700: the next increment.701: A toggling output (TogLED) tells the outer world that the "ping pong"702: proceeds well. If something unexpected happens we temporarily activate703: another output. ErrLED.704: The different tasks of the code are performed in a combination of main-705: line program and event routines called from the 12C interrupt service706: routine.707: Load CT1,CT0 bits of 12CFG register, according to the clock711: crystal used.712: Load RAM location MYADDR with the 12C address of this processor.713: We load these values out of ROM table locations (R_CTVAL and R_MYADDR).714: One may, instead, load with a MOV <immediate> command.715: Orgram 200718MOV729: dependent).7202: dependent).7213: dependent).7224: CLR724: dependent).725: dependent).726: dependent).727: dependent).728: CLR729: flash LED7204: dependent).727<!--</td--><td></td><td></td><td></td><td></td><td>ocessor tric</td><td>es to sand is 00h One of the</td><td></td><td></td></immediate>					ocessor tric	es to sand is 00h One of the		
696; receive this "resetting" 00h will not attempt to confirm it against an ; expected value. It will simply increment and transmit it. Subsequent is receptions will be confirmed against the expected value, until 00h data698: receptions will be confirmed against the expected value, until 00h data699: bytes are sent and the game is effectively reset by the 00h resulting from700: the next increment.701: A toggling output (TogLED) tells the outer world that the "ping pong"702: proceeds well. If something unexpected happens we temporarily activate703: another output. ErTLED.704: The different tasks of the code are performed in a combination of main-705: line program and event routines called from the I2C interrupt service706: routine.707:708: Load CT1.CT0 bits of I2CFG register, according to the clock711: crystal used.712: Load RAM location MYADDR with the I2C address of this processor.713: We load these values out of ROM table locations (R_CTVAL and R_MYADDR).714: One may, instead, load with a MOV <immediate> command.715: CLR: dependent).7278 758107716Reset:MOV728 F251729MOVPTR.#R_MYADDR728 F252725MOVMYTAPTR729: GLRa729: GLRA720: dependent).721: Load CTI.CT725MOVMYADDR726: GLR: dependent).727: G</immediate>							xx/ill	
697: expected value. It will simply increment and transmit it. Subsequent698: receptions will be confirmed against the expected value, until 0fth data699: bytes are sent and the game is effectively reset by the 00h resulting from700: the next increment.701: A toggling output (TogLED) tells the outer world that the "ping pong"702: proceeds well. If something unexpected happens we temporarily activate703: another output, ErrLED.704: The different tasks of the code are performed in a combination of main-705: line program and event routines called from the 12C interrupt service706: courtine.707: Load CT1,CT0 bits of 12CFG register, according to the clock711: crystal used.712: Load AM location MYADDR with the 12C address of this processor.713: We load these values out of ROM table locations (R_CTVAL and R_MYADDR).714: One may, instead, load with a MOV <immediate> command.705: MoVSP,#07h714: One may, instead, load with a MOV <immediate> command.705: Initial set-ups:706: GLR717CLR718: MOV719: MOV720: Q278 758107716Reset:721: Load CT1,CT0 (12C timing, crystal725: Q28 CP3726: Q28 CP3727: MOV728: Q29 CP3729: Q20729: Q20720: Q21721: Load CT</immediate></immediate>								
698       : receptions will be confirmed against the expected value, until 0fh data         699       : bytes are sent and the game is effectively reset by the 00h resulting from         700       : the next increment.         701       : A toggling output (TogLED) tells the outer world that the "ping pong"         702       : proceeds well. If something unexpected happens we temporarily activate         703       : another output, ErrLED.         704       : The different tasks of the code are performed in a combination of main-         705       : line program and event routines called from the I2C interrupt service         706       : routine.         707       : Load CT1,CT0 bits of I2CFG register, according to the clock         711       : Load RAM location MYADDR with the I2C address of this processor.         713       : We load these values out of ROM table locations (R_CTVAL and R_MYADDR).         714       : One may, instead, load with a MOV <immediate> command.         715       : UR       A         726       : Q278 758107       Reset:       MOV       SP,#07h       ;Set stack location.         727       : CLR       A       :       :       :       :         727       : CLR       A       :       :       :       :         728 758107       716</immediate>								
699; bytes are sent and the game is effectively reset by the 00h resulting from ; the next increment.700; the next increment.701; A toggling output (TogLED) tells the outer world that the "ping pong" ; proceeds well. If something unexpected happens we temporarily activate ; another output, ErrLED.703; another output, ErrLED.704; The different tasks of the code are performed in a combination of main- (5)705; line program and event routines called from the I2C interrupt service 706 ; routine.706; outpine.707is Line program and event routines called from the I2C interrupt service 706708; line intra set-ups:709; Linitial set-ups:710; Load CT1,CT0 bits of I2CFG register, according to the clock 711711; crystal used.712; Load AR MI location MYADDR with the I2C address of this processor.713; We load these values out of ROM table locations (R_CTVAL and R_MYADDR).714; One may, instead, load with a MOV <immediate> command.715(2) PTR.#R_CTVAL727 90032D718MOV728 758107716Reset:729720MOV720MOV721; dependent).7222(2) CLR723MOV724; dependent).725MOV726(2) MOV727(2) MOV728 758107716716Reset:720MOV721(2) CLR722(2) MOV<!--</td--><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></immediate>								
700: the next increment.701: A toggling output (TogLED) tells the outer world that the "ping pong"702: proceeds well. If something unexpected happens we temporarily activate703: another output, ErrLED.704: The different tasks of the code are performed in a combination of main–705: line program and event routines called from the I2C interrupt service706: routine.707.708.709: Linitial set-ups:710: Load CT1,CT0 bits of I2CFG register, according to the clock711: erystal used.712: Load CT1,CT0 bits of I2CFG register, according to the clock713: We load these values out of ROM table locations (R_CTVAL and R_MYADDR).714: One may, instead, load with a MOV <immediate> command.707.715.716Reset:717.718MOV719MOVC719MOV710: Load CT1,CT0 (12C timing, crystal711: dependent).712.713: We load these values out of ROM table location.714.715.715.716Reset:717.718MOV719MOVC727.733.744.745.745.745.745.745.746.</immediate>								
701: A toggling output (TogLED) tells the outer world that the "ping pong"702: proceeds well. If something unexpected happens we temporarily activate703: another output, ErrLED.704: The different tasks of the code are performed in a combination of main–705: line program and event routines called from the I2C interrupt service706; routine.707.708.709: Initial set–ups:709: Load CT1,CT0 bits of I2CFG register, according to the clock711: crystal used.712: Load CT1,CT0 bits of I2CFG register, according to the clock713: We load these values out of ROM table locations (R_CTVAL and R_MYADDR).714: One may, instead, load with a MOV <immediate> command.715714: One may, instead, load with a MOV <immediate> command.715716Reset:MOV717CLRA718MOVDPTR,#R_CTVAL719.3729729729720721.721.722723.724.725.725.726.727.728.729.729.720.721.722.723<!--</td--><td></td><td></td><td></td><td></td><td></td><td>very reset by the oon resultin</td><td>g nom</td><td></td></immediate></immediate>						very reset by the oon resultin	g nom	
702       ; proceeds well. If something unexpected happens we temporarily activate         703       : another output, ErrLED.         704       : The different tasks of the code are performed in a combination of main-         705       : Line program and event routines called from the I2C interrupt service         706       ; routine.         707       :         708       :         709       : Initial set-ups:         710       : Load CT1,CT0 bits of I2CFG register, according to the clock         711       : crystal used.         712       : Load RAM location MYADDR with the I2C address of this processor.         713       : We load these values out of ROM table locations (R_CTVAL and R_MYADDR).         714       : One may, instead, load with a MOV <immediate> command.         715       : One may, instead, load with a MOV <immediate> command.         715       : One may, instead, load with a MOV <immediate> command.         715       : One may, instead, load with a MOV <immediate> command.         715       : One may, instead, load with a MOV <immediate> command.         715       : One may, instead, load with a MOV <immediate> command.         715       : One may, instead, load with a MOV <immediate> command.         716       Reset:       MOV         7279 9032D       718<td></td><td></td><td></td><td></td><td>D) tells the</td><td>outer world that the "ping p</td><td>ong"</td><td></td></immediate></immediate></immediate></immediate></immediate></immediate></immediate>					D) tells the	outer world that the "ping p	ong"	
<ul> <li>another output, ErrLED.</li> <li>The different tasks of the code are performed in a combination of main–</li> <li>The different tasks of the code are performed in a combination of main–</li> <li>the program and event routines called from the 12C interrupt service</li> <li>routine.</li> <li>routine.</li> <li>initial set-ups:</li> <li>i. Load CT1,CT0 bits of 12CFG register, according to the clock</li> <li>registration of the service of the clock of the service of the service</li></ul>							-	
704       : The different tasks of the code are performed in a combination of main-         705       : line program and event routines called from the I2C interrupt service         706       : routine.         707       .         708       .         709       : Initial set-ups:         710       : Load CT1, CT0 bits of I2CFG register, according to the clock         711       : crystal used.         712       : Load RAM location MYADDR with the I2C address of this processor.         713       : We load these values out of ROM table locations (R_CTVAL and R_MYADDR).         714       : One may, instead, load with a MOV <immediate> command.         715       : Gene may, instead, load with a MOV <immediate> command.         716       Reset:       MOV       SP,#07h         7278 758107       716       Reset:       MOV         7272 930       719       MOVC       A,@A+PPTR         728 758107       718       MOV       DPTR,#R_CTVAL         7279 73       719       MOVC       A,@A+PPTR         728 7520       720       MOV       I2CFG,A       ; Load CT1,CT0 (I2C timing, crystal         721       :       :       :       :         728 693       724       MOV       PTR,#QADD</immediate></immediate>					ig unexpect	ed happens we temporarily a	lettvate	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					rode are ne	rformed in a combination of	main_	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$								
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					atifies curie	a nom me ize interrupt serv		
708709; Initial set-ups:710; Load CT1,CT0 bits of I2CFG register, according to the clock711; crystal used.712; Load RAM location MYADDR with the I2C address of this processor.713; We load these values out of ROM table locations (R_CTVAL and R_MYADDR).714; One may, instead, load with a MOV <immediate> command.715reset:MOV716Reset:MOV717CLRA027C 90032D718MOV719MOVCA,@A+DPTR0280 F5D8720CLRA721CLRA0283 90032C723MOV723724MOVC0287 F525725MOV726725MOV727CLR728729729727720CLR721into MYADDR, into MYADDR RAM location.723724724MOVC725725725MOV726727CLR728729727729729727720721722723724725725725726727728729729729729720720721721722723724724725</immediate>			, routine.					
709; Initial set-ups:710; Load CT1,CT0 bits of I2CFG register, according to the clock711; crystal used.712; Load RAM location MYADDR with the I2C address of this processor.713; We load these values out of ROM table locations (R_CTVAL and R_MYADDR).714; One may, instead, load with a MOV <immediate> command.715.0278 758107716Reset:MOV0275 90032D718MOVDPTR,#R_CTVAL027C 90032D718MOVA_@A+DPTR0280 F5D8720MOVI2CFG,A; Load CT1,CT0 (I2C timing, crystal i dependent).0281 E4722CLRA0283 90032C723MOVDPTR,#R_MYADDR0286 93724MOVCA,@A+DPTR0287 F525725MOVMYADDR,A0289 C293727CLRA_@A+DPTR0288 C291730Reset2:CLRErrLED ; Flash LED.</immediate>								
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			: Initial set-ups					
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			· •		FG registe	r. according to the clock		
$\begin{array}{cccc} & \begin{tabular}{lllllllllllllllllllllllllllllllllll$					0	,		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			-	cation MYA	DDR with	the I2C address of this proce	ssor.	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		713				-		
0278 758107       716       Reset:       MOV       SP,#07h       ;Set stack location.         027B E4       717       CLR       A         027C 90032D       718       MOV       DPTR,#R_CTVAL         027F 93       719       MOVC       A,@A+DPTR         0280 F5D8       720       MOV       I2CFG,A       ; Load CT1,CT0 (I2C timing, crystal ; dependent).         0282 E4       722       CLR       A         0283 90032C       723       MOV       DPTR,#R_MYADDR         0286 93       724       MOVC       A,@A+DPTR         0287 F525       725       MOV       MYADDR,A       ; into MYADDR RAM location.         726       727       CLR       OnLED		714					_ ,	
027B E4       717       CLR       A         027C 90032D       718       MOV       DPTR,#R_CTVAL         027F 93       719       MOVC       A,@A+DPTR         0280 F5D8       720       MOV       I2CFG,A       ; Load CT1,CT0 (I2C timing, crystal ; dependent).         0282 E4       722       CLR       A         0286 93       724       MOV       DPTR,#R_MYADDR         0286 93       724       MOV       A,@A+DPTR         0287 F525       725       MOV       A,@A+DPTR         0289 C293       727       CLR       A         0289 C293       727       CLR       OnLED         728       729       CLR       CLR         0288 C291       730       Reset2:       CLR       ErrLED ; Flash LED.		715	-					
027C 90032D       718       MOV       DPTR,#R_CTVAL         027F 93       719       MOVC       A,@A+DPTR         0280 F5D8       720       MOV       I2CFG,A       ; Load CT1,CT0 (I2C timing, crystal ; dependent).         0282 E4       722       CLR       A         0286 93       724       MOV       DPTR,#R_MYADDR         0286 93       724       MOV       A,@A+DPTR       ; Get this node's address from ROM table         0287 F525       725       MOV       MYADDR,A       ; into MYADDR RAM location.         726       727       CLR       OnLED	0278 758107	716	Reset:	MOV	SP,#07h	;Set stack location.		
027F 93       719       MOVC       A,@A+DPTR         0280 F5D8       720       MOV       I2CFG,A       ; Load CT1,CT0 (I2C timing, crystal ; dependent).         0282 E4       722       CLR       A         0283 90032C       723       MOV       DPTR,#R_MYADDR         0286 93       724       MOVC       A,@A+DPTR       ; Get this node's address from ROM table         0287 F525       725       MOV       MYADDR,A       ; into MYADDR RAM location.         726       727       CLR       OnLED	027B E4	717	CLR	А				
0280 F5D8       720       MOV       I2CFG,A       ; Load CT1,CT0 (I2C timing, crystal ; dependent).         0282 E4       722       CLR       A         0283 90032C       723       MOV       DPTR,#R_MYADDR         0286 93       724       MOVC       A,@A+DPTR       ; Get this node's address from ROM table         0287 F525       725       MOV       MYADDR,A       ; into MYADDR RAM location.         0289 C293       727       CLR       OnLED	027C 90032D	718	MOV	DPTR,#R	_CTVAL			
721       ; dependent).         0282 E4       722       CLR       A         0283 90032C       723       MOV       DPTR,#R_MYADDR         0286 93       724       MOVC       A,@A+DPTR       ; Get this node's address from ROM table         0287 F525       725       MOV       MYADDR,A       ; into MYADDR RAM location.         726       727       CLR       OnLED       728         729       720       CLR       CLR       ErrLED ; Flash LED.	027F 93	719	MOVC	A,@A+D	PTR			
0282 E4       722       CLR       A         0283 90032C       723       MOV       DPTR,#R_MYADDR         0286 93       724       MOVC       A,@A+DPTR       ; Get this node's address from ROM table         0287 F525       725       MOV       MYADDR,A       ; into MYADDR RAM location.         726       OnLED         728	0280 F5D8	720	MOV	I2CFG,A		; Load CT1,CT0 (I2C timin	ig, crystal	
0283 90032C       723       MOV       DPTR,#R_MYADDR         0286 93       724       MOVC       A,@A+DPTR       ; Get this node's address from ROM table         0287 F525       725       MOV       MYADDR,A       ; into MYADDR RAM location.         726       OnLED         728       OnLED         729       CLR       OnLED         729       OLR         028B C291       730       Reset2:       CLR       ErrLED ; Flash LED.		721				; dependent).		
0286 93724MOVCA,@A+DPTR; Get this node's address from ROM table0287 F525725MOVMYADDR,A; into MYADDR RAM location.726727CLROnLED728728729720CLRErrLED028B C291730Reset2:CLRErrLED	0282 E4	722	CLR	А				
0287 F525       725       MOV       MYADDR,A       ; into MYADDR RAM location.         726       726       OnLED       -         728       729       -       -         028B C291       730       Reset2:       CLR       ErrLED ; Flash LED.	0283 90032C	723	MOV	DPTR,#R	_MYADD	R		
726       727       CLR       OnLED         728       729       729         028B C291       730       Reset2:       CLR       ErrLED ; Flash LED.	0286 93	724	MOVC	A,@A+D	PTR	; Get this node's address fro	om ROM table	
0289 C293 727 CLR OnLED 728 729 028B C291 730 Reset2: CLR ErrLED ; Flash LED.	0287 F525	725	MOV	MYADDI	R,A	; into MYADDR RAM loca	tion.	
728 729 028B C291 730 Reset2: CLR ErrLED ; Flash LED.		726						
729           028B C291         730         Reset2:         CLR         ErrLED ; Flash LED.	0289 C293	727	CLR	OnLED				
028B C291 730 Reset2: CLR ErrLED ; Flash LED.								
		729						
028D 51E6 731 ACALL LDELAY	028B C291					; Flash LED.		
	028D 51E6	731	ACALL	LDELAY				

PPCODE1	83C751	Multimaster I2C	Routines			4/14/1992	2	PAGE 15
028F D291	732	SETB	ErrLED					
0291 C209	733	CLR	SErrFLAG	ť				
0293 C208	734	CLR	TRQFLAC					
0295 753750	735	MOV	FAILCNT,					
0298 D290	736	SETB	TogLED	,115011				
0298 D290 029A 753850	737	MOV	TOGCNT,	#050b	· Initiali	za nin toggling counter		
029A 755850	738	IVIO V	IUUUUI,	#03011	, muan	ze pin-toggling counter		
		. E						
	739	; Enable slave o	-					
	740	; The Idle bit is						
	741				-	on power_up reset.		
029D 759840	742	MOV	I2CON,#B	SIDLE		will idle till next Start.		
02A0 D2DF	743	SETB	SLAVEN		; Enable	slave operation.		
	744							
	745	; Enable interru	-					
	746	; This is necess	ary for both S	Slave and	-			
02A2 D2AB	747	SETB	ETI			timer I interrupts.		
02A4 D2AC	748	SETB	EI2		; Enable	I2C port interrupts.		
02A6 D2AF	749	SETB	EA		; Enable	global interrupts.		
	750							
	751	; Set up Master	operation.					
	752							
02A8 752000	753	MOV	MASCME	),#0h	; "Regul	lar" master transmissions.		
02AB 90032E	754	MOV	DPTR,#Po	ongADDR				
02AE E4	755	CLR	А					
02AF 93	756	MOVC	A,@A+DF	PTR				
02B0 F526	757	MOV	DESTADE	RW,A	; The pa	rtner address. The LSB is		
	758				-	r a Write transaction.		
02B2 752801	759	MOV	MASTCN	T,#01h		ge length – a single byte.		
	760			,	,			
02B5	761	PPSTART:						
02B5 752B00	762	MOV	MasBuf,#(	)0h				
	763		,					
	764	; "Ping" transm	ission:					
	765	, 8						
02B8	766	PP2:						
02B8 D208	767	SETB	TRQFLAC	3				
02BA D2DE	768	SETB	MASTRQ					
02BC 79FF	769	MOV	R1,#0ffh					
02BE 300809	770	PP22:	JNB	TROFL	AG PP3	; Transmitted OK		
02C1 D9FB	771	DJNZ	R1,PP22	inqi bi	10,115	, multilitied off		
02C3 D537F2	772	MFAIL1:	DJNZ	FAILCN	T PP?			
02C6 5130	773	ACALL	RECOVEI		(1,112			
02C8 80C1	774	SJMP	Reset2	ι <b>χ</b>				
0200 0001	775	<b>SJWII</b>	Resetz					
	776	; "Pong" recept	ion.					
	777	, Tong Teeept	ion.					
02CA 78FF	778	PP3:	MOV	R0,#0ffł	<b>,</b>	; Software timeout loop coun	t	
02CC 79FF	779	PP31:	MOV	R1,#0ffl		, sortware timeout loop could	ι.	
						· Paud ak as slave as trans-	.i+	
02CE 2008E7	780 781	PP32:	JB SEmELAC	TRQFL	NO,FF2	; Rcvd ok as slave, go transm	11.	
02D1 200908	781 782	JB DINZ	SErrFLAC	J,FFJ				
02D4 D9F8	782 782	DJNZ	R1,PP32					
02D6 D8F4	783 784	DJNZ	R0,PP31	DECOV	БD	· Coftware time+		
02D8 5130	784	PPTO:	ACALL	RECOV	EK	; Software timeout.		

02DA 4188786 786AMPReset202DC C201787PFS:CLREnLED; Receive error.02D5 156788ACALLLDELAY02D5 0201789SETBEnLED;02E0 0201790CLRSEnFLAG02E1 021790CLRSEnFLAG02E3 797791ADRPSTART02E3 797794LDELAY:MOVR2.#030h02E3 797794LDELAY:MOVR2.#030h02E3 797794LDELAY:MOVR2.#030h02E3 797794LDELAY:MOVR2.#030h02E4 7130795DJNZR2.#030h02E5 0AFA796DJNZR2.#010h02E5 0AFA796DJNZR2.#010h02E5 0AFA796DJNZR2.#010h02E6 0AFA796DJNZR2.#010h02E7 0AFA797RET798:Invoked upon completion of a message transaction.800::803:804:stave zero of the application program actually dealing805:806:stave zero of the application program actually dealing807:stave zero of the application completion.818:stave zero of the application set sated the routine SRCvdR.819:stave zero or as satice with the routine SRCvdR.810:stave zero or a sated with the routine SRCvdR.811:stave zero or as sate with the routine SRCvdR.812:stave zero or a sate with the ro	PPCODE1	83C751	Multimaster I2C	Routines			4/14/1992	PAGE 16
02DC C20178FS:CLRErtLED: Receive error.02DE 0160788SETBErtLED02E0 029790CLRSErFLAG02E5 4185791AJMPPSTART720790LDELAY:MOVR2,6030 h02E8 74F7744LDELAY:MOVR1,407th02E7 0A7A756DJNZR3,LDELAY:MOVR1,407th02E7 0A7A756DJNZR3,LDELAY:MOVR2,6030 h02E7 0A7A756DJNZR3,LDELAY:MOVR1,407th02E7 0A7A756DJNZR3,LDELAY:MovMaster Event Routines.790:====================================	02DA 418B		AJMP	Reset2				
02DE 51B6     788     ACALL     LDELAY       02E0 D291     789     SETB     ErtLED       02E2 C209     790     CLR     SErrELAG       02E4 41B5     791     AJMP     PPSTART       02E3 79F     794     LDELAY:     MOV     R2.4030h       02E6 79F     794     LDELAY:     MOV     R2.4030h       02E6 79F     794     DDELAY!     MOV     R1.40fh       02E6 A9FE     795     DJNZ     R1.5     R1.5       02E6 DAFA     796     DNZ     R2.1DELAY!     R1.5       02E6 DAFA     796     DNZ     R2.1DELAY!     R1.5       02E7     797     RET     799     :	02DC C201		DD5.	CLR	ErrI ED	· Receive error		
02E0 D291     790     CLR     Ert ED       02E3 C209     700     CLR     SEmFLAG       02E4 A185     791     AMP     PSTART       702     703     LDELAY:     MOV     R2,#030h       02E5 7A30     793     LDELAY:     MOV     R2,#030h       02E5 A9FF     794     LDELAY:     MOV     R2,#030h       02E5 D4A7     796     DINZ     R2,LDELAY:     MOV       02E D22     797     RET     Total And					LILLD	, Receive choi.		
02E2 C209 02E4 41B5 9 0 CLR SEP 02E4 41B5 9 0 CL A MP PSTART 0 0 02E4 9 0 02E5 7 0 0 02E 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0								
02E4 41B5 P 02E6 7A30 793 LDELAY: MOV R2,4030h 02E8 79FF 79F 797 R 12E DDFA 796 793 LDELAY: MOV R1,407h 02EA DDFE 795 DDFA R1,5 02EC DAFA 796 0DFA R1,5 02EC DAFA 796 797 R 799 798 798 799					1			
792     793     LDELAY:     MOV     R2,4030h       02E6 797F     794     LDELAY:     MOV     R1,407h       02EA 797F     795     DNZ     R.5       02EC DAFA     796     DNZ     R2,4DELAYI       02EC DAFA     796     DNZ     R2,4DELAYI       02EC DAFA     796     E       799     :     :       790     :     :       791     :     :       792     :     :       793     :     :       794     :     :       795     :     :       796     :     :       797     :     :       798     :     :       799     :     :       800     :     :       801     :     :       803     :     :       804     :     :       805     :     :       806     :     :       807     :     :       808     :     :       809     :     :       810     :     :       811     :     :       812     :     :       813     :					I			
02E6 7A30793LDELAY: MOVMOV R1,40fh02EA D9FE795DINZ DINZR1,502EC DAFA796DINZ PR2,LDELAY102EC 2279RET798798*********************************	0224 4105		AJMI	IIJIANI				
02EA DPFE794LDELAYI:MOVR1,40ffh02EA DPFE795DNZRLS02EC DAFA796DNZRLS02EC DAFA796DNZRLT02EF 22797RET799:	02E6 7A30		LDELAY.	MOV	R2 #0301	h		
02EA D9FE     795     D/NZ     R1.5       02EC DAFA     796     D/NZ     R2LF       798     797     RET       799     ************************************					,			
02EC DAFA     796     DINZ     R2.LDELAY1       02EE 22     797     RET       799     ::::::::::::::::::::::::::::::::::::					111,000			
02EE 22       797       RET         789       :					AY1			
798				R2,2022				
799       .************************************			iter i					
800       :       Slave and Master Event Routines.         801       :         803       :         803       :         803       :         803       :         804       :1nvoked upon completion of a message transaction.         805       :This is the part of the application program actually dealing         806       :with the data communicated on the 12C bus, by responding to         807       :new data received and/or preparing the next transaction.         808       :         809       :         810       : Slave Event Routines         811       :         812       : These routines are invoked by the 12C interrupt service routine when a         813       : message transaction as a slave has been completed. Our "application"         814       : recats to a message received as a slave with the routine SRCvdR.         815       : The calls that indicate reneous received as a Slave.         816       : erroneous data received as a Slave.         817       : SRcvdR         819       :Invoked when a new message has been received as a Slave.         820       : SRcvdR:       SRcv         02F0 ES2F       820       MOV       AsSRcvBuf         02F4 752801			•*********	*****	*******	*****	*****	*****
801       :************************************			,	Slave and	Master Fv	ent Routines		
802       803       ;         803       ;       Invoked upon completion of a message transaction.         805       :This is the part of the application program actually dealing         806       :with the data communicated on the 12C bus, by responding to         807       ;new data received and/or preparing the next transaction.         808       .         809       .         810       : Slave Event Routines         811       .         812       : These routines are invoked by the 12C interrupt service routine when a         813       : message transaction as a slave has been completed. Our "application"         814       : reacts to a message received as a slave with the routine SRCvdR.         815       : The calls that indicate erroneous reception are treated the same way as         816       : erroneous data receiption in the "ping pong" game.         817       .         818       :SRcvdR         819       :Invoked when a new message has been received as a Slave.         820       .         921F 052F       822       MOV         921F 052B       823       JNZ         9216       SR2       SMP         9217       825       SJMP         926       . <td< td=""><td></td><td></td><td>, .**********</td><td></td><td></td><td></td><td>*****</td><td>*****</td></td<>			, .**********				*****	*****
803       :         804       :Invoked upon completion of a message transaction.         805       :This is the part of the application program actually dealing         806       :with the data communicated on the 12C bus, by responding to         807       :new data received and/or preparing the next transaction.         808       :         809       :         810       : Slave Event Routines         811       :         812       : These routines are invoked by the 12C interrupt service routine when a         813       : message transaction as a slave has been completed. Our "application"         814       : reacts to a message received as a slave with the routine SRCvdR.         815       : The calls that indicate erroneous reception are treated the same way as         816       : erroneous data received in a s lave.         818       : RevolR         819       : Invoked when a new message has been received as a Slave.         817       : Invoked when a new message has been received as a Slave.         818       : RevolR         819       : Invoked when a new message has been received as a Slave.         817       : RevolR         818       : RevolR         819       : Invoked when a new message has been received as a Slave.			,					
804       :Invoked upon completion of a message transaction.         805       :This is the part of the application program actually dealing         806       :with the data communicated on the 12C bus, by responding to         807       :new data received and/or preparing the next transaction.         808       :         809       :         809       :         810       : Slave Event Routines         811       :         812       : These routines are invoked by the 12C interrupt service routine when a         813       : reacts to a message received as a slave bas been completed. Our "application"         814       : reacts to a message received as a slave with the routine SRCvdR.         815       : The calls that indicate erroneous reception are treated the same way as         816       : erroneous data reception in the "ping pong" game.         817       :Invoked when a new message has been received as a Slave.         818       :SRcvdR         819       :Invoked when a new message has been received as a Slave.         827       MOV       A.SRcvBuf         02F2 foose       823       MOV       A.SRcvBuf         02F4 752B01       824       MOV       MasBuf,#01h       : It was ping-pong reset value         02F7 800F       826								
<ul> <li>805 This is the part of the application program actually dealing</li> <li>806 with the data communicated on the I2C bus, by responding to</li> <li>807 ;new data received and/or preparing the next transaction.</li> <li>808</li> <li>809</li> <li>810 ; Slave Event Routines</li> <li>811 ;</li> <li>812 ; These routines are invoked by the I2C interrupt service routine when a</li> <li>813 ; message transaction as a slave has been completed. Our "application"</li> <li>814 ; reacts to a message received as a slave with the routine SRCvdR.</li> <li>815 ; etroneous data reception in the "ping pong" game.</li> <li>816 ; etroneous data reception in the "ping pong" game.</li> <li>817</li> <li>818 ; SRcvdR</li> <li>819 ;Invoked when a new message has been received as a Slave.</li> <li>820</li> <li>821 SRcvdR</li> <li>819 ;Invoked when a new message has been received as a Slave.</li> <li>820</li> <li>822 MOV A,SRcvBuf</li> <li>92FP 0052B 827 MOV A,SRcvBuf</li> <li>92F9 052B 827 SR2: INC MasBuf, #01h ; It was ping-pong reset value</li> <li>92F9 052B 827 SR2: INC MasBuf ; The expected data.</li> <li>92F9 052B 827 SR2: INC MasBuf ; The expected data.</li> <li>92F9 052B 827 SR2: INC MasBuf ; Data for next transmission – the data</li> <li>92F8 B52B0F 828 CJNE A,MasBuf, #01h ; Data for next transmission – the data</li> <li>933 ; received incremented by 1.</li> <li>831 ; and the submut pin driving a LED. We actually togglo only</li> <li>934 when a number of such exchanges is completed. on role to</li> <li>935 ; slow down the changes for a good visual indication.</li> </ul>			, Invoked upon c	ompletion of	f a messao	e transaction		
<ul> <li>with the data communicated on the I2C bus, by responding to rew data received and/or preparing the next transaction.         <ul> <li>(a)</li> <li>(b)</li> <li>(c)</li> <li>(c)</li></ul></li></ul>								
807       ;new data received and/or preparing the next transaction.         808       809         809       809         810       ;Slave Event Routines         811       ;         812       ;These routines are invoked by the I2C interrupt service routine when a         813       ; message transaction as a slave has been completed. Our "application"         814       ; reacts to a message received as a slave with the routine SRCvdR.         815       ; The calls that indicate erroneous reception are treated the same way as         816       ; erroneous data reception in the "ping pong" game.         817       818         818       ; SRcvdR         819       ; Invoked when a new message has been received as a Slave.         820       22EF 00         821       SRcvdR:         822       MOV         92EF 005       823         92F9 052B       823         827       SR2:         92F9 052B       828         92F       SR2         92F9 052B       829         92F       SR2         92F9 052B       829         92F       SR2         92F8 B52B0F       828         829       INC       Ma			-					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $								
809       809         810       : Slave Event Routines         811       :         812       : These routines is invoked by the I2C interrupt service routine when a         813       : message transstion as a slave has been completed. Our "application"         814       : reacts to a message received as a slave with the routine SRCvdR.         815       : The calls that indicate erroneous reception are treated the same way as         816       : erroneous data terroneous reception are treated the same way as         817       : arroneous data terroneous reception are treated the same way as         818       : SRcvdR         819       : Invoked when a new message has been received as a Slave.         820       : Invoked when a new message has been received as a Slave.         821       SRcvdR:         819       : SRcvdR         819       : SRcvdR         819       : SRcvdR:         820       MOV         921       SR2         9247 2805       823       JNZ         9259       SIM       SR2         9259       SIM       : Inc< MasBuf ;FI he expected data.			,ile w dulu leeel v	eu unu or pr	opuning ui	e next transaction.		
810       ; Slave Event Routines         811       ;         812       ; These routines invoked by the I2C interrupt service routine when a         813       ; message transistion as a slave has been completed. Our "application"         814       ; reacts to a message trace received as a slave with the routine SRCvdR.         815       ; The calls that indicate erroneous reception are treated the same way as         816       ; erroneous data reception in the "ping pong" game.         817       ;         818       ;SRcvdR         819       ;Invoked when received as a Slave.         820       ;         02EF 00       821       SRcvdR         819       ;Invoked when xew message has been received as a Slave.         02EF 005       823       MOV         02EF 005       823       MOV         02F0 525F       822       MOV         02F7 800F       825       SJMP         826       SIR       ;         02F9 52B       827       SR2:         02F8 b52B0F       828       CINE         02F8 b52B0F       828       CINE         820       INC       MasBuf, ErrsR         02F8 b52B0F       828       CINE       ; accesful tword know b								
811       ;         812       ; These routines are invoked by the I2C interrupt service routine when a         813       ; message transaction as a slave has been completed. Our "application"         814       ; reacts to a message received as a slave with the routine SRCvdR.         815       ; The calls that indicate erroneous reception are treated the same way as         816       ; erroneous data reception in the "ping pong" game.         817       818         818       ; SRevdR         819       ; Invoked when a new message has been received as a Slave.         820       820         02EF 00       821         92F0 E52F       822         92F1 7005       823         92F2 7005       823         92F4 752B01       824         92F9 052B       825         92F9 052B       826         92F9 052B       827         92F9 052B       828         92F9 052B       829         92F1 052B       829         92F2 052B       829         92F2 052B       829         92F2 052B       829         92F2 052B       829         92F3       829         92F4 052B       829         92F			: Slave Event Ro	outines				
812       : These routines are invoked by the I2C interrupt service routine when a         813       : message transaction as a slave has been completed. Our "application"         814       : reacts to a message received as a slave with the routine SRCvdR.         815       : The calls that indicate erroneous reception are treated the same way as         816       : erroneous data reception in the "ping pong" game.         817       818         818       :SRcvdR         819       :Invoked when a new message has been received as a Slave.         820       820         02EF 00       821       SRcvdR:         820       NOV         02EF 005       823       JNZ         02F0 F52F       823       JNZ         02F4 752B01       824       MOV         02F7 800F       825       SJMP         826       SR2:       INC         02F9 052B       827       SR2:         02F9 052B       829       INC       MasBuf, ErrSR         02FE 052B       829       INC       MasBuf       ; received data.         02FE 052B       829       INC       MasBuf       ; received incremented by 1.         831       : asuccessful tw way data exchange. Let the outside world know by				Junios				
<ul> <li>813 ; message transaction as a slave has been completed. Our "application"</li> <li>814 ; reacts to a message received as a slave with the routine SRCvdR.</li> <li>815 ; The calls that indicate erroneous reception are treated the same way as</li> <li>816 ; erroneous data reception in the "ping pong" game.</li> <li>817</li> <li>818 ;SRcvdR</li> <li>819 ;Invoked when a new message has been received as a Slave.</li> <li>820</li> <li>02EF 00</li> <li>821 SRcvdR: NOP</li> <li>02F0 E52F</li> <li>822 MOV A,SRcvBuf</li> <li>02F7 7005</li> <li>823 JNZ SR2</li> <li>02F4 752B01</li> <li>824 MOV MasBuf,#01h ; It was ping-pong reset value</li> <li>02F7 800F</li> <li>825</li> <li>02F9 052B</li> <li>827 SR2: INC MasBuf ; The expected data.</li> <li>02F8 052B</li> <li>828 CJNE A,MasBuf,ErrSR</li> <li>02FE 052B</li> <li>829 INC MasBuf ; Data for next transmission – the data</li> <li>330 ; received incremented by 1.</li> <li>831</li> <li>832 ; A successful two way data exchange. Let the outside world know by</li> <li>833 ; toggling an output pin driving a LED. We actually toggle only</li> <li>834 ; when a number of such exchanges is completed, in order to</li> <li>835 ; slow down the changes for a good visual indication.</li> </ul>			; These routines	are invoked	by the I20	c interrupt service routine who	en a	
<ul> <li>814 ; reacts to a message received as a slave with the routine SRCvdR.</li> <li>815 ; The calls that indicate erroneous reception are treated the same way as</li> <li>816 ; erroneous data reception in the "ping pong" game.</li> <li>817</li> <li>818 ;SRcvdR</li> <li>819 ;Invoke when a new message has been received as a Slave.</li> <li>820</li> <li>02EF 00</li> <li>821 SRcvdR: NOP</li> <li>02F0 E52F</li> <li>822 MOV A,SRcvBuf</li> <li>02F2 7005</li> <li>823 JNZ SR2</li> <li>02F4 752B01</li> <li>824 MOV MasBuf,#01h ; It was ping-pong reset value</li> <li>02F7 800F</li> <li>825 SJMP SR3</li> <li>02F9 052B</li> <li>827 SR2: INC MasBuf ; The expected data.</li> <li>02F8 052B</li> <li>828 CJNE A,MasBuf,ErrSR</li> <li>02FE 052B</li> <li>829 INC MasBuf ; Data for next transmission – the data</li> <li>; received incremented by 1.</li> <li>831</li> <li>; A successful two way data exchange. Let the outside world know by</li> <li>; doggling an output pin driving a LED. We actually toggle only</li> <li>833 ; toggling an output pin driving a LED. We actually toggle only</li> <li>834 ; when a number of such exchanges is completed, in order to</li> <li>835 ; slow down the changes for a good visual indication.</li> </ul>								
<ul> <li>815 ; The calls that indicate erroneous reception are treated the same way as</li> <li>816 ; erroneous data reception in the "ping pong" game.</li> <li>817</li> <li>818 ;SRcvdR</li> <li>819 ;Invoked when a new message has been received as a Slave.</li> <li>820</li> <li>02EF 00</li> <li>821 SRcvdR: NOP</li> <li>02F0 E52F 822 MOV A,SRcvBuf</li> <li>02F2 7005 823 JNZ SR2</li> <li>02F4 752B01 824 MOV MasBuf,#01h ; It was ping-pong reset value</li> <li>02F7 800F 825 SJMP SR3</li> <li>826</li> <li>02F9 052B 827 SR2: INC MasBuf ; The expected data.</li> <li>02F8 052B 828 CJNE A,MasBuf,ErrSR</li> <li>02FE 052B 829 INC MasBuf ; Data for next transmission - the data ; received incremented by 1.</li> <li>831</li> <li>832</li> <li>833</li> <li>834</li> <li>834</li> <li>834</li> <li>834</li> <li>944 when a number of such exchanges. Let the outside world know by</li> <li>834 ;when a number of such exchanges is completed, in order to</li> <li>835 ;slow down the changes for a good visual indication.</li> </ul>								
816; erroneous data reception in the "ping pong" game.817818;SRcvdR819;Invoked when a new message has been received as a Slave.82002EF 00821SRcvdR:02F0 E52F822MOVA,SRcvBuf02F2 7005823JNZ02F4 752B01824MOVMOVMasBuf,#01h; It was ping-pong reset value02F7 800F82582602F9 052B82782602F9 052B828CJNEA,MasBuf,ErrSR02FE 052B82982002FE 052B8298233313433443443443443443443453463463473483483443443453463463473483483443443443453463473483443443453453463463473483493493403413413423433443443453453463463473483483493							v as	
817818818;SRcvdR819;Invoked when a new message has been received as a Slave.82002EF 00821SRcvdR:02F0 E52F822MOV02F2 7005823JNZ02F4 752B01824MOVMOVMasBuf,#01h02F7 800F825826SIMP02F9 052B827826SR2:02F8 052B82802F0 052B827826SR2:02F8 052B828CINEA,MasBuf,ErrSR02FE 052B829820INC831; received incremented by 1.831; dasset exchange. Let the outside world know by833; toggling an output pin driving a LED. We actually toggle only834;when a number of such exchanges is completed, in order to835;slow down the changes for a good visual indication.								
818\$RcvdR819;Invoked when a row message has been received as a Slave.82082002EF 00821SRcvdR:02F0 E52F822MOV823JNZSR202F2 7005823JNZ02F4 752B01824MOV825SJMPSR3826SIMPSR302F9 052B827SR2:02F9 052B827SR2:02F8 052B0F828CJNE829INCMasBuf,ErrSR02FE 052B829INC830; received incremented by 1.831; received incremented by 1.833; toggling an orr print driving a LED.834; when a number print driving a LED.835; slow down the charange is completed, in order to835; slow down the charange is completed, in order to835; slow down the charange is completed.			,		10			
819 820;Invoked when a number we message has been received as a Slave.02EF 00821SRcvdR:NOP02F0 E52F822MOVA,SRcvBuf02F2 7005823JNZSR202F4 752B01824MOVMasBuf,#01h; It was ping-pong reset value02F7 800F825SJMPSR302F9 052B827SR2:INCMasBuf, #rrSR02F8 052B828CJNEA,MasBuf,ErrSR02FE 052B829INCMasBuf, #rrSR02FE 052B829INCMasBuf, #rrSR830:: received incremented by 1.831: received incremented by 1.833: (asuccessful two tway data exchange)Let the outside world know by834: (asuccessful two transmiss a LED)We actually toggle only834: when a number of such exchanges is completed, in order to835: slow down the -targes for a good visual indication.			;SRcvdR					
82002EF 00821SRcvdR:NOP02F0 E52F822MOVA,SRcvBuf02F2 7005823JNZSR202F4 752B01824MOVMasBuf,#01h; It was ping-pong reset value02F7 800F825SJMPSR3826826827SR2:INC02F9 052B828CJNEA,MasBuf,ErrSR02FE 052B829INCMasBuf; Data for next transmission - the data830				a new messas	ge has bee	n received as a Slave.		
02F0 E52F822MOVA,SRcvBuf02F2 7005823JNZSR202F4 752B01824MOVMasBuf,#01h; It was ping-pong reset value02F7 800F825SJMPSR3826827SR2:INCMasBuf ; The expected data.02F9 052B828CJNEA,MasBuf,ErrSR02FB 052B829INCMasBuf ; Data for next transmission - the data02FE 052B829INCMasBuf ; cecived incremented by 1.830					5			
02F0 E52F822MOVA,SRcvBuf02F2 7005823JNZSR202F4 752B01824MOVMasBuf,#01h; It was ping-pong reset value02F7 800F825SJMPSR3826827SR2:INCMasBuf02F9 052B827SR2:INCMasBuf,ErrSR02F8 B52B0F828CJNEA,MasBuf,ErrSR; Data for next transmission - the data02FE 052B829INCMasBuf; received incremented by 1.831832; A successful two way data exchange.Let the outside world know by833;toggling an output pin driving a LED.We actually toggle only834;when a number of such exchanges for a good visual indication	02EF 00	821	SRcvdR:	NOP				
02F2 7005823JNZSR202F4 752B01824MOVMasBuf,#01h; It was ping-pong reset value02F7 800F825SJMPSR3826826			MOV	A,SRcvBu	f			
02F7 800F825SJMPSR302F9 052B827SR2:INCMasBuf; The expected data.02FB B52B0F828CJNEA,MasBuf,ErrSR02FE 052B829INCMasBuf; Data for next transmission – the data02FE 052B829INCMasBuf; received incremented by 1.830831832;A successful two way data exchange. Let the outside world know by833; toggling an output pin driving a LED. We actually toggle only834;when a number of such exchanges is completed, in order to835;slow down the changes for a good visual indication.	02F2 7005	823	JNZ					
82602F9 052B827SR2:INCMasBuf; The expected data.02FB B52B0F828CJNEA,MasBuf,ErrSR; Data for next transmission – the data02FE 052B829INCMasBuf; Data for next transmission – the data830; received incremented by 1.831; received incremented by 1.833;toggling an output pin driving a LED.We actually toggle only834;when a number of such exchanges is completed, in order to835;slow down the changes for a good visual indication.	02F4 752B01	824	MOV	MasBuf,#0	)1h	; It was ping-pong reset valu	ie	
02F9 052B827SR2:INCMasBuf; The expected data.02FB B52B0F828CJNEA,MasBuf,ErrSR02FE 052B829INCMasBuf; Data for next transmission – the data830; received incremented by 1.831; received incremented by 1.833; A successful two way data exchange. Let the outside world know by833; toggling an output pin driving a LED. We actually toggle only834; when a number of such exchanges is completed, in order to835; slow down the changes for a good visual indication.	02F7 800F	825	SJMP	SR3				
02FB B52B0F       828       CJNE       A,MasBuf,ErrSR         02FE 052B       829       INC       MasBuf       ; Data for next transmission – the data         830       ; received incremented by 1.         831       ; received incremented by 1.         832       ; A successful two way data exchange. Let the outside world know by         833       ;toggling an output pin driving a LED. We actually toggle only         834       ;when a number of such exchanges is completed, in order to         835       ;slow down the changes for a good visual indication.		826						
02FE 052B829INCMasBuf; Data for next transmission – the data ; received incremented by 1.830; received incremented by 1.831832832;A successful two way data exchange. Let the outside world know by ;toggling an output pin driving a LED. We actually toggle only (when a number of such exchanges is completed, in order to (slow down the changes for a good visual indication.	02F9 052B	827	SR2:	INC	MasBuf	; The expected data.		
<ul> <li>830 ; received incremented by 1.</li> <li>831</li> <li>832 ;A successful two way data exchange. Let the outside world know by</li> <li>833 ;toggling an output pin driving a LED. We actually toggle only</li> <li>834 ;when a number of such exchanges is completed, in order to</li> <li>835 ;slow down the changes for a good visual indication.</li> </ul>	02FB B52B0F	828	CJNE	A,MasBuf,	,ErrSR			
<ul> <li>831</li> <li>832 ;A successful two way data exchange. Let the outside world know by</li> <li>833 ;toggling an output pin driving a LED. We actually toggle only</li> <li>834 ;when a number of such exchanges is completed, in order to</li> <li>835 ;slow down the changes for a good visual indication.</li> </ul>	02FE 052B	829	INC	MasBuf		; Data for next transmission	– the data	
<ul> <li>ka successful two way data exchange. Let the outside world know by</li> <li>itoggling an output pin driving a LED. We actually toggle only</li> <li>iwhen a number of such exchanges is completed, in order to</li> <li>islow down the changes for a good visual indication.</li> </ul>		830				; received incremented by 1.		
<ul> <li>stoggling an output pin driving a LED. We actually toggle only</li> <li>when a number of such exchanges is completed, in order to</li> <li>slow down the changes for a good visual indication.</li> </ul>		831						
<ul><li>334 ;when a number of such exchanges is completed, in order to</li><li>335 ;slow down the changes for a good visual indication.</li></ul>		832	;A successful tw	o way data e	exchange.	Let the outside world know	by	
slow down the changes for a good visual indication.		833	;toggling an output pin driving a LED. We actually toggle only					
		834	;when a number	of such excl	hanges is c	completed, in order to		
836		835	;slow down the	changes for a	a good vis	ual indication.		
		836						

PPCODE1	83C751	Multimaster I2C		4/14/1992	PAGE 17		
0300 D53805	837	DJNZ	TOGCNT	SR3			
0303 B290	838	CPL	TogLED	,5105	; Toggle output		
0305 753850	839	MOV	TOGCNT	#050h	:		
	840		1000111		,		
0308 C209	841	SR3:	CLR	SErrFLA	AG		
030A D208	842	SETB	TRQFLA		; Request main to transmit		
030C 22	843	RET		0	, 104000 11011 00 0000000		
	844						
030D D209	845	ErrSR:	SETB	SErrFLA	AG		
030F 22	846	RET					
	847						
	848						
	849	;SLnRcvdR					
	850		message re	ceived as	a Slave is too long		
	851	;for the receive b			C C		
	852						
	853	;STXedR					
	854	;Invoked when a	Slave com	pleted tran	smission of its buffer.		
	855				e do not plan to have		
	856	;in our system a	master that	will reque	est data from this node.		
	857	;					
	858						
	859	;SRErrR					
	860	;Slave error even	nt subroutin	e.			
	861	;In most applica	tions it will	not be use	ed.		
	862	;					
	863						
0310	864	SLnRcvdR:					
0310	865	STXedR:					
0310 80FB	866	SRErrR:	JMP	ErrSR			
	867						
	868						
	869	;					
	870	;MastNext – Ma	ster Event F	Routine.			
	871	;					
	872				completed, or terminated		
	873	;"willingly" due	to lack of a	cknowledg	ge by a slave.		
	874	;					
0212	875						
0312	876	MastNext:					
0312 E524	877	MOV	A,MSGST				
0314 B42206	878 870	CJNE	A,#MTXE				
0317 753750 031A C208	879 880	MOV CLR	FAILCNT				
031C 22	881	RET	TRQFLA	J			
031D	882	MN1:					
031D 22	882 883	RET					
031D 22	885 884	KE1					
	885	;I2CDONE					
	885		nuletion of	the I2C in	terrupt service routine.		
	887	-	-		s, and invokes the bus		
	888	;recovery routing		-			
	889	, <b></b>					

PPCODE1	83C751 Multimaster I2C Routines					4/14/1992	PAGE 18	
031E	890	I2CDONE:						
031E E524	891	MOV	A,MSGS	TAT				
0320 B43208	892	CJNE		STR,I2CD	[			
0323 D53705	893	DJNZ	FAILCN'	, ,				
0326 753701	894	MOV	FAILCN	,	; Too many "illegal" i2c in	terrupts		
0329 C2AC	895	CLR	EI2	1,	; – shut off.			
032B 22	896	I2CD1:	RET		, 51100 0111			
0010 11	897	120211	1121					
	898							
	899	*******	*****	*****	*****	*****	****	
	900	;	I2C Com	munication	is Table:			
	901	, .**********			****	****	****	
	902	,						
	903							
	904							
	905	: We used table	driven valu	ues for clari	ty. one may use immediate to	o load		
	906	; these values a						
	907	,						
	908	: Contents is use	ed in the be	ginning of	the main program to load			
	909	; RAM location MYADDR and the I2CFG register.						
	910	; The node address, in <b>R_MYADDR</b> , is application specific, and unique for						
	911	; each device in	· _			1		
	912	; R_CTVAL dep			ock frequency.			
	913	· _ ·		2	1 5			
032C 4E	914	R_MYADDR:	DB	4Eh	; This node's address			
	915							
032D 02	916	R_CTVAL:	DB	02h	; CT1, CT0 bit values			
	917							
	918	·*************************************	******	******	*****	*****	****	
	919	;	Applicati	ion Code D	efinitions			
	920	·*************************************	******	******	******	*****	*****	
	921							
032E 4A	922	PongADDR:	DB	4Ah	; The address of the "partn	er" in		
	923				; the ping-pong game.			
	924							
	925							
	926							
	927							
	928	END						
	929							
VERSION 1.2h A	SSEMBL	Y COMPLETE, 0	ERRORS	FOUND				

PPCODE1	83C751 Multimaster I2C	Routines		4/14/1992	PAGE 19
ACC	D ADDR	00E0H	PREDEFINED		
ACKRCV8	C ADDR	01EDH			
ADAR3	C ADDR	01A4H			
ADDRRCV .	C ADDR	0050H	NOT USED		
ADTXARL	C ADDR	0186H			
ADTXARL2.	C ADDR	0192H			
APPFLAGS .	D ADDR	0021H			
ARL	B ADDR	009CH	PREDEFINED		
ATN	B ADDR	009EH	PREDEFINED		
BCARL	NUMB	0010H			
BCDR	NUMB	0020H			
BCSTP	NUMB	0004H			
	NUMB	0008H			
	NUMB	0080H			
	NUMB	0040H			
	NUMB	0040H	NOT USED		
	NUMB	0010H	NOT USED		
	NUMB	0001H			
	NUMB	0002H			
		01F6H	DREDEENIED		
	B ADDR	00DDH	PREDEFINED		
	C ADDR	01E2H 0027H			
	D ADDR	0027H 0026H			
		01AEH			
	C ADDR	023DH			
	B ADDR	009DH	PREDEFINED		
	B ADDR	00AFH	PREDEFINED		
EI2	B ADDR	00ACH	PREDEFINED		
ERRLED	B ADDR	0091H			
ERRSR	C ADDR	030DH			
ETI	B ADDR	00ABH	PREDEFINED		
FAILCNT	D ADDR	0037H			
GM2	C ADDR	00CEH			
GM3	C ADDR	00D0H			
GM4	C ADDR	00E3H			
	C ADDR	00E5H			
	C ADDR	010BH			
	C ADDR	0113H			
	C ADDR	0115H			
	C ADDR	00BBH			
	C ADDR	00D8H			
	C ADDR	00BDH 004DH			
	C ADDR	004DH 032BH			
	C ADDR	032БН 031ЕН			
120001112		031211			

PPCODE1 83C751 Multimaster I2C	Routines		4/14/1992	PAGE 20
I2CFG D ADDR	00D8H	PREDEFINED		
I2CISR C ADDR	0023H	NOT USED		
I2CON D ADDR	0098H	PREDEFINED		
I2DAT D ADDR	0099H	PREDEFINED		
LDELAY C ADDR	02E6H			
LDELAY1 C ADDR	02E8H			
MARL C ADDR	017BH			
MARL2 C ADDR	0180H			
MARLEND C ADDR	0182H			
MASBUF D ADDR	002BH			
MASCMD D ADDR	0020H			
MASKTABLE C ADDR	01A6H			
MASTCNT D ADDR	0028H			
MASTER B ADDR	0099H	PREDEFINED		
MASTNEXT C ADDR	0312H			
MASTRQ B ADDR	00DEH	PREDEFINED		
MFAIL1 C ADDR	02C3H	NOT USED		
MGO NUMB	0020H			
MMSGEND C ADDR	0179H			
MN1 C ADDR	031DH			
MRCV C ADDR	0139H			
MRCV2 C ADDR	013FH			
MRCVED NUMB	0021H			
MRCVLOOP C ADDR	013DH			
MSGSTAT D ADDR	0024H			
MTX C ADDR	011AH			
MTXED NUMB	0022H			
MTXLOOP C ADDR	011BH			
MTXNAK NUMB	0023H			
MTXNOSLV NUMB	0024H			
MTXSTOP C ADDR	0154H			
MTXSTOP2 C ADDR	015CH			
MTXSTOP3 C ADDR	0163H			
MYADDR D ADDR	0025H			
NOACK C ADDR	0134H			
NOGO C ADDR NOSLAVE C ADDR	0047H			
	012FH			
NOTSTRNUMBONLEDB ADDR	0032H			
P1 D ADDR	0093H 0090H	PREDEFINED		
PONGADDR C ADDR	0090H 032EH	FREDEFINED		
PONGADDR C ADDR PP2 C ADDR	032EH 02B8H			
PP22 C ADDR	02B8H 02BEH			
PP3 C ADDR	02BEII 02CAH			
PP31 C ADDR	02CCH			
PP32 C ADDR	02CEH			
	020111			

PPCODE1

## Using the 8XC751/752 in multimaster I<sup>2</sup>C applications

83C751 Multimaster I2C Routines

224		
PP5 C ADDR	02DCH	
PPSTART C ADDR	02B5H	
PPTO C ADDR	02D8H	NOT USED
PSW D ADDR	00D0H	PREDEFINED
RBIT C ADDR	01FFH	
RBIT2 C ADDR	0201H	NOT USED
RBIT3 C ADDR	0208H	
RBUFLEN NUMB	0004H	
RC7 C ADDR	024CH	
RCV8 C ADDR	01FCH	
RCVERR C ADDR	020EH	
RCVEX C ADDR	020DH	
RDAT B ADDR	009FH	PREDEFINED
RECOVER C ADDR	0230H	
RESET C ADDR	0278H	
RESET2 C ADDR	0278H	
REX C ADDR	028BH 0272H	NOT USED
REA CADDR RPSTRT BADDR	0272H 0001H	NOT USED
R CTVAL C ADDR		
—	032DH	
R_MYADDR C ADDR	032CH	
SCL B ADDR	0080H	PREDEFINED
SDA B ADDR	0081H	PREDEFINED
SERRFLAG B ADDR	0009H	
SETMRQ B ADDR	0002H	
SGO NUMB	0010H	
SLAVEN B ADDR	00DFH	PREDEFINED
SLNRCVDR C ADDR	0310H	
SLVTX C ADDR	0084H	
SMSGEND C ADDR	00B3H	
SMSGEND2 C ADDR	00B9H	
SP D ADDR	0081H	PREDEFINED
SR2 C ADDR	02F9H	
SR3 C ADDR	0308H	
SRCV2 C ADDR	005DH	NOT USED
SRCV3 C ADDR	0068H	
SRCVBUFD ADDR	002FH	
SRCVD NUMB	002111 0011H	
SRCVDRCADDR	02EFH	
SRCVEND C ADDR	02EFH 0076H	
SRCVERR C ADDR	00A7H	
SRCVSTO C ADDR	0066H	
SRERR NUMB	0014H	
SRERRR C ADDR	0310H	
SRLNG NUMB	0012H	
STACKSAVE D ADDR	002AH	
STP B ADDR	009AH	PREDEFINED

## AN430

PAGE 21

4/14/1992

PPCODE1	83C751 Multimaster I2C I	Routines		4/14/1992
STR	B ADDR	009BH	PREDEFINED	
STSTRW	C ADDR	0055H		
STX2	C ADDR	0085H	NOT USED	
STXBUF	D ADDR	0033H		
STXED	NUMB	0013H		
STXEDR	C ADDR	0310H		
STXERR	C ADDR	00AEH	NOT USED	
STXLP	C ADDR	0093H		
SUBADD	B ADDR	0000H		
TI1	C ADDR	0219H	NOT USED	
TI2	C ADDR	021CH	NOT USED	
TI3	C ADDR	0223H		
TI4	C ADDR	0225H		
TIISR	C ADDR	0211H		
TIMERI	C ADDR	001BH	NOT USED	
TIRUN	B ADDR	00DCH	PREDEFINED	
TITOCNT	D ADDR	0029H		
TOGCNT	D ADDR	0038H		
TOGLED	B ADDR	0090H		
TRQFLAG	B ADDR	0008H		
XMADDR	C ADDR	01C5H		
XMBEX	C ADDR	01E1H		
XMBIT	C ADDR	01D0H		
	C ADDR	01D2H		
XMBYTE	C ADDR	01CEH		
XRETI	C ADDR	004CH		

#### Application note

PAGE 22