INTEGRATED CIRCUITS



1995 Mar 13

Philips Semiconductors





AN2021

INTRODUCTION

Thermal considerations by both supplier and user require more attention as package sizes shrink and operating frequencies increase. This is because an increase in junction temperature (T_j) can adversely affect the long term operating life of an IC. Some of the variables that affect T_j are controlled by the IC manufacturer while others are controlled by the system designer.

With increasingly frequent use of Surface Mount Device (SMD) technology, management of thermal characteristics becomes a growing concern. Not only are the SMD packages much smaller, but the thermal energy is concentrated more densely on the printed circuit board.

FAST PRODUCTS IN SSOP PACKAGE

The FAST product family is a high performance Bipolar Logic Family. In the SMD packages, such as SSOP, it is necessary to estimate operating junction temperatures of the FAST products in the system environment. The information provided herein should assist the system designer with thermal management considerations.

POWER DISSIPATION

The power dissipation equations, definition of terms and the assumptions made in estimating power dissipation are shown below.

The total power is the sum of the static power and dynamic power.

P_{total} = P_{static} + P_{dynamic}.

Table 1. FAST Products in SSOP Package

The equation for static power dissipation is,

 $P_{stat} = (V_{CC} \times I_{CC})$

where:

but since $I_{CCH},\,I_{CCL}$ and I_{CCZ} are different values, the equation becomes,

$P_{stat} = V_{CC}[DC_{en}(N_H \times I_{CCH}/N_T + N_L \times I_{CCL}/N_T) + (1-DC_{en})I_{CCZ}]$

DC _{en}	= % duty cycle enabled
N _H	= number of outputs in high state
NL	= number of outputs in low state
N _T	= total number of outputs.

The equation for the dynamic power dissipation is,

P _{dy}	$r_n = [DC_{en} x]$ + $[DC_{en} \times$	$ \begin{split} & N_{sw} \mathrel{x} V_{CC} \mathrel{x} f1 \mathrel{x} (V_{OH} - V_{OL}) \mathrel{x} C_{L}] \\ & N_{sw} \mathrel{\times} V_{CC} \mathrel{\times} f2 \mathrel{\times} (ma/MH_{Z}/bit)] \mathrel{\times} 10^{-3} \end{split} $
where:	DC _{en} N _{sw} f1	= % duty cycle enabled = total number of outputs switching = operating frequency (in Hz)
	f2 C _L	= operating frequency (in Hz) = operating frequency (in MHz) = external load capacitance (in F) bit = slope of the I _{CC} vs frequency curve.

Thermal Resistance (Θ_{ja})

The ability of a package to conduct heat from the IC chip inside the package to the environment is expressed in terms of "thermal resistance". It is measured in degrees Centigrade per watt of power dissipated by the chip. Table 1 lists some thermal resistance values for selected FAST products in SSOP packages. The values listed were measured in still air with no traces attached (worst case environment).

PRODUCT	PIN COUNT	Θ _{ja}	mA/MHz/bit (unloaded)
74F245	20	125	0.158
74F244	20	127	0.125
74F2244	20	127	0.045
74F373	20	125	0.158
74F374	20	125	0.102
74F543	24	118	0.512*
74F827	24	121	0.125
74F240	20	124	0.275
74F299	20	121	0.183
74F533	20	124	0.129
74F657	24	113	0.202

The 74F543 I_{CC} vs Frequency slope increases above 20 MHz. From 20 MHz to 30 MHz, slope = 1.64. From 30 MHz to 40 MHz, slope = 2.55.

AN2021

FACTORS AFFECTING Θ_{ja}

For a given package and lead frame, some factors which affect the thermal resistance (Θ_{ja}) in the application include (1) the die size of the IC chip, (2) the length of the printed circuit board traces attached to IC package on the system board and (3) the amount of airflow across the package.

Figure 1 through Figure 7 provide Θ_{ja} information for the 20 and 24 pin packages as a function of die size, airflow and trace length.

A SAMPLE CALCULATION

An example for the 74F244. Junction temperature is estimated from the equation:

 $\begin{array}{rcl} \mathsf{T}_{j} &= & (\Theta_{ja} \times \mathsf{P}_{total}) + \mathsf{T}_{amb} \\ \mathsf{P}_{total} &= & \mathsf{P}_{stat} + \mathsf{P}_{dyn} \end{array}$

Assuming the number of outputs High = 4, V_{CC} at 5.25V, the enable duty cycle (DC_{en}) = 50%, and worst case I_{CC}'s (I_{CCL} = 90 mA, I_{CCH} = 60 mA, I_{CCZ} = 90 mA) the static power calculation is:

 $\begin{aligned} \mathsf{P}_{\mathsf{stat}} &= (5.25)\{(0.50)[(4)(0.060)/8 + (4)(0.090)/8] + \\ & (1-0.50)(0.090)\} \\ &= (5.25)[(0.0150) + (0.0225) + (0.045)] \end{aligned}$

Assuming the following,

DCe	en=	50%	N _{SW}	=	4
f1	=	25 x 10 ⁶ Hz	V _{CC}	=	5.25V
f2	=	25 MHz	ma/MHz	/bit =	0.26
C_L	=	50 pf (50 x 10 ⁻¹² F)	VOH	=	3.4V
			V _{OL}	=	0.4V

the P_{dyn} becomes:

$$\begin{split} \mathsf{P}_{dyn} = & [(50\%)(4)(5.25)(25x10^6)(3.4-0.4)(50x10^{-12})] + \\ & [(50\%)(4)(5.25)(25)(0.26)](10^{-3}) \end{split}$$

= (0.0394) + (0.0682)

= 0.108 watts

 $P_{total} = 0.433 + 0.108 = 0.541$ watts

The junction temperature estimation then becomes:

$$\Gamma_j = (127)(0.541) + T_{amb}$$

= 69 + T_{amb}

If the system ambient temperature is 55°C, then

With the junction temperature of a device established for a given system environment the expected operating life of the IC can be determined from the graph in Figure 6.


SYSTEM CONSIDERATIONS

The manner in which an IC package is mounted and positioned in its surrounding environment will have significant effects on operating junction temperatures. These conditions are under the control of the system designer and are worthy of serious consideration in the PC board layout and system ventilation and airflow features.

Forced-air cooling will significantly reduce thermal resistance.

Package mounting can affect thermal resistance. Surface mount packages dissipate significant amounts of heat through the leads that attach to the traces. Trace length is another significant factor.

Thermally conductive adhesive under the surface mount packages can lower thermal resistance by providing a direct heat path from the package to the board.






Figure 1.

AN2021

SSOP20 Øja vs Airflow




Figure 2.

Application note

AN2021

SSOP24 @ja vs Die Size






Figure 3.

AN2021






Effect of Trace Length on Θ ja

Figure 5.

AN2021



FAST IN SSOP - ESTIMATED ONSET TO FAILURE (0.1% CUMULATIVE)

Figure 6.

Application note

AN2021

1995 Mar 13

9

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Document order number:

Date of release: 10-98 9397-750-05219

Let's make things better.



PHILIPS