INTEGRATED CIRCUITS



Product specification IC20 Data Handbook

1996 Aug 16



Philips Semiconductors

87C652

DESCRIPTION

The 87C652 Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 87C652 has the same instruction set as the 80C51.

This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The 87C652 contains a non-volatile $8k \times 8$ EPROM, a volatile 256×8 read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-priority-level, nested interrupt structure, an I²C interface, UART and on-chip oscillator and timing circuits. For systems that require extra capability, the 87C652 can be expanded using standard TTL compatible memories and logic.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 16MHz crystal, 58% of the instructions are executed in 0.75 μ s and 40% in 1.5 μ s. Multiply and divide instructions require 3 μ s.



FEATURES

- 80C51 central processing unit
- 8k × 8 EPROM expandable externally to 64k bytes (EPROM is not expandable)
- 256 × 8 RAM, expandable externally to 64k bytes
- Two standard 16-bit timer/counters
- Four 8-bit I/O ports
- I²C-bus serial I/O port with byte oriented master and slave functions
- Full-duplex UART facilities
- Power control modes
- Idle mode
- Power-down mode
- Five package styles
- Extended temperature range
- OTP package available
- Two speed ranges
 - 16MHz
- 20MHz

PIN CONFIGURATION



11

12

- 23

SU00259

22

87C652



LOGIC SYMBOL



NOTES:

1996 Aug 16

CMOS single-chip 8-bit microcontroller

NOTES:
80C652 and 83C652 frequency range is 1.2MHz–16MHz or 1.2 to 24MHz.
87C652 frequency range is 3.5MHz–16MHz or 3.5MHz–20MHz.
The 87C652 EPROM is not expandable.
xxx denotes the ROM code number.
SOT311 replaced by SOT307-2.

ORDER INFORMATION

PART OR	HILIPS DER NUMBER MARKING		TH AMERICA ER NUMBER		TEMPERATURE RANGE (°C)	FREQ
ROMIess	ROM	ROMIess	ROM	Drawing Number	AND PACKAGE	MHz
P80C652FBP	P83C652FBP/xxx	P80C652FBPN	P83C652FBPN	SOT129-1	0 to +70, Plastic Dual In-line Package	16
P80C652FBA	P83C652FBA/xxx	P80C652FBAA	P83C652FBAA	SOT187-2	0 to +70, Plastic Leaded Chip Carrier	16
P80C652FBB	P83C652FBB/xxx	P80C652FBBB	P83C652FBBA	SOT307-2 ⁵	0 to +70, Plastic Quad Flat Pack	16
P80C652FFP	P83C652FFP/xxx	P80C652FFPN	P83C652FFPN	SOT129-1	-40 to +85, Plastic Dual In-line Package	16
P80C652FFA	P83C652FFA/xxx	P80C652FFAA	P83C652FFAA	SOT187-2	-40 to +85, Plastic Leaded Chip Carrier	16
P80C652FFB	P83C652FFB/xxx	P80C652FFBB	P83C652FFBB	SOT307-2 ⁵	-40 to +85, Plastic Quad Flat Pack	16
P80C652FHP	P83C652FHP/xxx	P80C652FHPN	P83C652FHPN	SOT129-1	-40 to +125, Plastic Dual In-line Package	16
P80C652FHA	P83C652FHA/xxx	P80C652FHAA	P83C652FHAA	SOT187-2	-40 to +125, Plastic Leaded Chip Carrier	16
P80C652FHB	P83C652FHB/xxx	P80C652FHBB	P83C652FHBB	SOT307-2 ⁵	-40 to +125, Plastic Quad Flat Pack	16
P80C652IBP	P83C652IBP/xxx	P80C652IBPN	P83C652IBPN	SOT129-1	0 to +70, Plastic Dual In-line Package	24
P80C652IBA	P83C652IBA/xxx	P80C652IBAA	P83C652IBAA	SOT187-2	0 to +70, Plastic Leaded Chip Carrier	24
P80C652IBB	P83C652IBB/xxx	P80C652IBBB	P83C652IBBB	SOT307-2 ⁵	0 to +70, Plastic Quad Flat Pack	24
P80C652IFP	P83C652IFP/xxx	P80C652IFPN	P83C652IFPN	SOT129-1	-40 to +85, Plastic Dual In-line Package	24
P80C652IFA	P83C652IFA/xxx	P80C652IFAA	P83C652IFAA	SOT187-2	-40 to +85, Plastic Leaded Chip Carrier	24
P80C652IFB	P83C652IFB/xxx	P80C652IFBB	P83C652IFBB	SOT307-2 ⁵	-40 to +85, Plastic Quad Flat Pack	24

		TEMPERATURE RANGE (°C)	FREQ
EPROM	Drawing Number	AND PACKAGE	MHz
S87C652-4N40	SOT129-1	0 to +70, Plastic Dual In-line Package	16
S87C652-4F40	0590B	0 to +70, Ceramic Dual In-line Package w/Window	16
S87C652-4A44	SOT187-2	0 to +70, Plastic Leaded Chip Carrier	16
S87C652-4K44	1472A	0 to +70, Ceramic Leaded Chip Carrier w/Window	16
S87C652-4B44	SOT307-2	0 to +70, Plastic Quad Flat Pack	16
S87C652-5N40	SOT129-1	-40 to +85, Plastic Dual In-line Package	16
S87C652-5F40	0590B	-40 to +85, Ceramic Dual In-line Package w/Window	16
S87C652-5A44	SOT187-2	-40 to +85, Plastic Leaded Chip Carrier	16
S87C652-5B44	SOT307-2	–40 to +85, Plastic Quad Flat Pack	16
S87C652-7N40	SOT129-1	0 to +70, Plastic Dual In-line Package	20
S87C652-7F40	0590B	0 to +70, Ceramic Dual In-line Package w/Window	20
S87C652-7A44	SOT187-2	0 to +70, Plastic Leaded Chip Carrier	20
S87C652-7K44	1472A	0 to +70, Ceramic Leaded Chip Carrier w/Window	20
S87C652-8N40	SOT129-1	-40 to +85, Plastic Dual In-line Package	20
S87C652-8F40	0590B	–40 to +85, Ceramic Dual In-line Package w/Window	20
S87C652-8A44	SOT187-2	-40 to +85, Plastic Leaded Chip Carrier	20



BLOCK DIAGRAM

PIN DESCRIPTION

		PIN NO.			
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
V _{SS}	20	22	16	I	Ground: 0V reference.
V _{CC}	40	44	38	I	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0–0.7	39–32	43–36	37–30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the 87C652. External pull-ups are required during program verification.
P1.0-P1.7	1–8	2–9	40–44, 1–3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 also receives the low-order address byte during program memory verification. Alternate functions include:
P1.6 P1.7	7 8	8 9	2 3	I/O I/O	SCL: I ² C-bus serial port clock line. SDA: I ² C-bus serial port data line.
P2.0–P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: $I_{\rm IL}$). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0–P3.7	10–17	11, 13–19	5, 7–13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below:
	10	11	5	I	RxD (P3.0): Serial input port
	11	13	7	0	TxD (P3.1): Serial output port
	12 13	14 15	8 9		INT0 (P3.2): External interrupt INT1 (P3.3): External interrupt
	13	16	10		TO (P3.4): Timer 0 external input
	15	17	11	I	T1 (P3.5): Timer 1 external input
	16	18	12	0	WR (P3.6): External data memory write strobe
	17	19	13	0	RD (P3.7): External data memory read strobe
RST	9	10	4	I	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{CC} .
ALE/PROG	30	33	27	I/O	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the 87C652 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V _{PP}	31	35	29	I	External Access Enable/Programming Supply Voltage: \overline{EA} must be externally held low to enable the device to fetch code from external program memory locations 0000H and 1FFFH. If \overline{EA} is held high, the device executes from internal program memory unless the program counter contains an address greater than 3FFFH. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming.
XTAL1	19	21	15	I	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.
NOTE:				-	

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than V_{CC} + 0.5V or V_{SS} – 0.5V, respectively.

87C652

CMOS single-chip 8-bit microcontroller

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BI MSB	T ADDRE	SS, SYME	BOL, OR A	LTERNAT	IVE PORT	FUNCTIO	DN LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
В*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
DPTR:	Data pointer (2 bytes)										
DPH DPL	Data pointer high Data pointer low	83H 82H									00H 00H
			AF	AE	AD	AC	AB	AA	A9	A8	
IE*#	Interrupt enable	A8H	EA		ES1	ES0	ET1	EX1	ET0	EX0	0x000000B
			BF	BE	BD	BC	BB	BA	B9	B8]
IP*#	Interrupt priority	B8H	-		PS1	PS0	PT1	PX1	PT0	PX0	xx000000B
			87	86	85	84	83	82	81	80]
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	
P1*#	Port 1	90H	SDA	SCL							FFH
			A7	A6	A5	A4	A3	A2	A1	A0	1
P2*	Port 2	A0H	A15	A14	A13	A12	A11	A10	A9	A8	FFH
			B7	B6	B5	B4	B3	B2	B1	B0	1
P3*	Port 3	B0H	RD	WR	T1	Т0	INT1	INTO	TXD	RXD	FFH
PCON	Power control	87H	SMOD	-	-	_	GF1	GF0	PD	IDL	0xxx0000B
			9F	9E	9D	9C	9B	9A	99	98	1
S0CON*#	Serial 0 port control	98H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	00H
S0BUF#	Serial 0 data buffer	99H				-					xxxxxxxB
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	F1	Р	оон
S1DAT#	Serial 1 data	DAH									00H
SP	Stack pointer	81H									07H
S1ADR#	Serial 1 address	DBH			SL	AVE ADDI	RESS ——			GC	оон
S1STA#	Serial 1 status	D9H	SC4	SC3	SC2	SC1	SC0	0	0	0	F8H
		2011	DF	DE	DD	DC	DB	DA	 D9	D8	
S1CON*#	Serial 1 control	D8H	CR2	ENS1	STA	STO	SI	AA	CR1	CR0	00000000B
		2011	8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	ІТО	оон
TH1	Timer high 1	8DH									оон
TH0	Timer high 0	8CH									00H
TL1	Timer low 1	8BH									00H
TL0	Timer low 0	8AH									00H
TMOD	Timer mode	89H	GATE	C/T	M1	MO	GATE	C/T	M1	MO	оон

Table 1. 8XC652/654 Special Function Registers

* SFRs are bit addressable.

SFRs are modified from or added to the 80C51 SFRs.

87C652

CMOS single-chip 8-bit microcontroller

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol, page 3.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{CC} and RST must come up at the same time for a proper start-up.

IDLE MODE

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke

power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. the control bits for the reduced power modes are in the special function register PCON. Table 2 shows the state of the I/O ports during low current operating modes.

I²C SERIAL COMMUNICATION — SIO1

The l^2C serial port is identical to the l^2C serial port on the 8XC552. The operation of this subsystem is described in detail in the 8XC552 section of this manual.

Note that in both the 8XC652/4 and the 8XC552 the I^2C pins are alternate functions to port pins P1.6 and P1.7. Because of this, P1.6 and P1.7 on these parts do not have a pull-up structure as found on the 80C51. Therefore P1.6 and P1.7 have open drain outputs on the 8XC652/4.

Table 2.	External Pin S	Status During	Idle and Powe	r-Down Mode
		Status During		

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

Serial Control Register (S1CON) - See Table 3

S1CON (D8H)

CR2 ENS1 STA STO SI AA CR1 CR0

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

Table 3.Serial Clock Rates

			BIT FRE	QUENCY (kHz)	AT f _{OSC}		
CR2	CR1	CR0	6MHz	12MHz	16MHz	20MHz	f _{OSC} DIVIDED BY
0	0	0	23	47	62.5	78	256
0	0	1	27	54	71	89	224
0	1	0	31.25	62.5	83.3	104 ¹	192
0	1	1	37	75	100	125 ¹	160
1	0	0	6.25	12.5	17	21	960
1	0	1	50	100	133 ¹	166 ¹	120
1	1	0	100	200 ¹	267 ¹	334 ¹	60
1	1	1	> 0.25 < 62.5 0 to 255	> 0.5 < 62.5 0 to 254	> 0.65 < 55.6 0 to 253	> 0.81 < 69.4 0 to 253	$96 \times (256 - (reload value Timer 1))$ (Reload value range: 0 - 254 in mode 2)

9

NOTES:

1996 Aug 16

1. These frequencies exceed the upper limit of 100kHz of the I²C-bus specification and cannot be used in an I²C-bus application.

ABSOLUTE MAXIMUM RATINGS1, 2, 3

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage on \overline{EA}/V_{PP} to V_{SS}	–0.5 to + 13	V
Voltage on any other pin to V_{SS}	-0.5 to + 6.5	V
Input, output current on any single pin	±5	mA
Input, output current on any two pins	±10	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1	W

NOTES:

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima. Parameters are valid over operating temperature range unless otherwise specified. All

3. voltages are with respect to V_{SS} unless otherwise noted.

DEVICE SPECIFICATIONS

	SUPPLY \ (\	/OLTAGE /)	FREQU (Mł	-	TEMPERATURE
TYPE	MIN.	MAX.	MIN.	MAX.	(°C)
S87C652–4	4.5	5.5	3.5	16	0 to +70
S87C652–5	4.5	5.5	3.5	16	-40 to +85
S87C652–7	4.5	5.5	3.5	20	0 to +70
S87C652–8	4.5	5.5	3.5	20	-40 to +85

DC ELECTRICAL CHARACTERISTICS

 $V_{SS} = 0V$

		TEST	LIN	IITS		
SYMBOL	PARAMETER	PART TYPE	CONDITIONS	MIN.	MAX.	UNIT
V _{IL}	Input low voltage, except EA, P1.6/SCL, P1.7/SDA	0°C to +70°C –40°C to +85°C		0.5 0.5	$0.2V_{CC} - 0.1$ $0.2V_{CC} - 0.15$	V V
V_{IL1}	Input low voltage to \overline{EA}	0°C to +70°C –40°C to +85°C		0.5 0.5	$\begin{array}{c} 0.2V_{CC}-0.3\\ 0.2V_{CC}-0.35 \end{array}$	V V
V _{IL2}	Input low voltage to P1.6/SCL, P1.7/SDA ⁶			-0.5	1.5	V
V _{IH}	Input high voltage, except XTAL1, RST, P1.6/SCL, P1.7/SDA	0°C to +70°C –40°C to +85°C		0.2V _{CC} + 0.9 0.2V _{CC} + 1.0	V _{CC} + 0.5 V _{CC} + 0.5	V V
V _{IH1}	Input high voltage, XTAL1, RST	0°C to +70°C –40°C to +85°C		0.7V _{CC} 0.7V _{CC} + 0.1	V _{CC} + 0.5 V _{CC} + 0.5	V V
V _{IH2}	Input high voltage, P1.6/SCL, P1.7/SDA ⁶			3.0	6.0	V
V _{OL}	Output low voltage, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA		I _{OL} = 1.6mA ⁸		0.45	V
V _{OL1}	Output low voltage, port 0, ALE, PSEN		$I_{OL} = 3.2 \text{mA}^8$		0.45	V
V _{OL2}	Output low voltage, P1.6/SCL, P1.7/SDA		I _{OL} = 3.0mA		0.4	V
V _{OH}	Output high voltage, ports 1, 2, 3	0°C to +70°C –40°C to +85°C	I _{OH} = -60μA I _{OH} = -25μA	2.4 0.75V _{CC}		V V
V _{OH1}	Output high voltage, Port 0 in external bus mode, ALE, PSEN, RST ⁹	0°C to +70°C –40°C to +85°C	$I_{OH} = -400 \mu A$ $I_{OH} = -150 \mu A$	2.4 0.75V _{CC}		V V
IIL	Logical 0 input current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	0°C to +70°C –40°C to +85°C	V _{IN} = 0.45V		-50 -75	μΑ μΑ
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	0°C to +70°C –40°C to +85°C	See Note 7		-650 -750	μΑ μΑ
I _{L1}	Input leakage current, port 0		$0.45 < V_i < V_{CC}$		±10	μΑ
I _{L2}	Input leakage current, P1.6/SCL, P1.7/SDA		$\begin{array}{c} 0V < V_{\mathrm{i}} < 6.0V \\ 0V < V_{\mathrm{CC}} < 6.0V \end{array}$		±10	μA μA
I _{CC}	Power supply current:		See Note 1 V _{CC} = 6.0V			
	Active mode @ 16MHz ²				25	mA
	Idle mode @ 16MHz ³				6	mA
	Power down mode ^{4, 5}	0°C to +70°C			50	μA
	Power down mode ^{4, 5}	-40°C to +125°C			135	μA
R _{RST}	Internal reset pull-down resistor			50	150	kΩ
CIO	Pin Capacitance		Freq. = 1MHz		10	pF

NOTES:

1. See Figures 9 through 12 for I_{CC} test conditions.

2. The operating supply current is measured with all output pins disconnected; XTAL1 driven with t_r = t_f = 10ns; V_{IL} = V_{SS} + 0.5V; V_{IH} = V_{CC} -0.5V; XTAL2 not connected; EA = RST = Port 0 = P1.6 = P1.7 = V_{CC}; f_{CLK} = 16MHz. See Figure 9.

3. The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 10ns$; $V_{IL} = V_{SS} + 0.5V$; $V_{IH} = V_{CC}$ -0.5V; XTAL2 not connected; Port 0 = P1.6 = P1.7 = V_{CC} ; \overline{EA} = RST = V_{SS} ; f_{CLK} = 16MHz. See Figure 10. 4. The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port 0 = P1.6 = P1.7 = V_{CC} ; \overline{EA} = RST = V_{SS} .

See Figure 12.

5. $2V \leq V_{PD} \leq V_{CC}$ max.

6. The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I²C specification, so an input voltage below 1.5V will be recognized as a logic 0 while an input voltage above 3.0V will be recognized as a logic 1.

7. Pins of ports 1, 2, and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.

Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due 8. to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.

Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9VCC specification when the 9. address bits are stabilizing.

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to +70°C, or $T_{amb} = -40^{\circ}C$ to +85°C, $V_{SS} = 0V^{1, 2}$

			16MHz	CLOCK	VARIABL	E CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	1	Oscillator frequency			3.5	16	MHz
t _{LHLL}	1	ALE pulse width	85		2t _{CLCL} -40		ns
t _{AVLL}	1	Address valid to ALE low	8		t _{CLCL} -55		ns
t _{LLAX}	1	Address hold after ALE low	28		t _{CLCL} -35		ns
t _{LLIV}	1	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
t _{LLPL}	1	ALE low to PSEN low	23		t _{CLCL} -40		ns
t _{PLPH}	1	PSEN pulse width	143		3t _{CLCL} –45		ns
t _{PLIV}	1	PSEN low to valid instruction in		83		3t _{CLCL} -105	ns
t _{PXIX}	1	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	1	Input instruction float after PSEN		38		t _{CLCL} -25	ns
t _{AVIV}	1	Address to valid instruction in		208		5t _{CLCL} -105	ns
t _{PLAZ}	1	PSEN low to address float		10		10	ns
Data Memo	ory	•		•	-		
t _{AVLL}	2, 3	Address valid to ALE low	28		t _{CLCL} -35		ns
t _{RLRH}	2, 3	RD pulse width	275		6t _{CLCL} -100		ns
twlwh	2, 3	WR pulse width	275		6t _{CLCL} -100		ns
t _{RLDV}	2, 3	RD low to valid data in		148		5t _{CLCL} -165	ns
t _{RHDX}	2, 3	Data hold after RD	0		0		ns
t _{RHDZ}	2, 3	Data float after RD		55		2t _{CLCL} -70	ns
t _{LLDV}	2, 3	ALE low to valid data in		350		8t _{CLCL} -150	ns
t _{AVDV}	2, 3	Address to valid data in		398		9t _{CLCL} -165	ns
t _{LLWL}	2, 3	ALE low to RD or WR low	138	238	3t _{CLCL} –50	3t _{CLCL} +50	ns
t _{AVWL}	2, 3	Address valid to WR low or RD low	120		4t _{CLCL} -130		ns
t _{QVWX}	2, 3	Data valid to WR transition	3		t _{CLCL} -60		ns
t _{DW}	2, 3	Data setup time before WR	288		7t _{CLCL} -150		ns
twhqx	2, 3	Data hold after WR	13		t _{CLCL} –50		ns
t _{RLAZ}	2, 3	RD low to address float		0		0	ns
t _{WHLH}	2, 3	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
Shift Regis	ter	•					
t _{XLXL}	4	Serial port clock cycle time ⁴	0.75		12t _{CLCL}		μs
t _{QVXH}	4	Output data setup to clock rising edge ⁴	492		10t _{CLCL} -133		ns
t _{XHQX}	4	Output data hold after clock rising edge ⁴	8		2t _{CLCL} -117		ns
t _{XHDX}	4	Input data hold after clock rising edge4	0		0		ns
t _{XHDV}	4	Clock rising edge to input data valid ⁴		498		10t _{CLCL} -133	ns
External C	lock	•	-	-	-	-	-
t _{CHCX}	5	High time ⁴	20		20	$t_{CLCL} - t_{LOW}$	ns
t _{CLCX}	5	Low time ⁴	20	1	20	t _{CLCL} – t _{HIGH}	ns
t _{CLCH}	5	Rise time ⁴		20		20	ns
t _{CHCL}	5	Fall time ⁴		20		20	ns

87C652

CMOS single-chip 8-bit microcontroller

AC ELECTRICAL CHARACTERISTICS (Continued) $T_{amb} = 0^{\circ}C$ to +70°C, or $T_{amb} = -40^{\circ}C$ to +85°C, $V_{SS} = 0V^{1, 2}$

			20MHz	CLOCK	VARIABL	E CLOCK		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT	
1/t _{CLCL}	1	Oscillator frequency			3.5	20	MHz	
t _{LHLL}	1	ALE pulse width	60		2t _{CLCL} -40		ns	
t _{AVLL}	1	Address valid to ALE low	25		t _{CLCL} -25		ns	
t _{LLAX}	1	Address hold after ALE low	25		t _{CLCL} -25		ns	
t _{LLIV}	1	ALE low to valid instruction in		135		4t _{CLCL} -65	ns	
t _{LLPL}	1	ALE low to PSEN low	25		t _{CLCL} -25		ns	
t _{PLPH}	1	PSEN pulse width	105		3t _{CLCL} -45		ns	
^t PLIV	1	PSEN low to valid instruction in		90		3t _{CLCL} -60	ns	
t _{PXIX}	1	Input instruction hold after PSEN	0		0		ns	
^t PXIZ	1	Input instruction float after PSEN		25		t _{CLCL} -25	ns	
AVIV	1	Address to valid instruction in		170		5t _{CLCL} -80	ns	
^I PLAZ	1	PSEN low to address float		10		10	ns	
Data Memo	ory	•		•	•			
t _{AVLL}	2, 3	Address valid to ALE low	25		t _{CLCL} -25		ns	
t _{RLRH}	2, 3	RD pulse width	200		6t _{CLCL} -100		ns	
^t wlwh	2, 3	WR pulse width	200		6t _{CLCL} -100		ns	
RLDV	2, 3	RD low to valid data in		160		5t _{CLCL} -90	ns	
RHDX	2, 3	Data hold after RD	0		0		ns	
RHDZ	2, 3	Data float after RD		72		2t _{CLCL} -28	ns	
t _{LLDV}	2, 3	ALE low to valid data in		250		8t _{CLCL} -150	ns	
t _{AVDV}	2, 3	Address to valid data in		285		9t _{CLCL} -165	ns	
tLLWL	2, 3	ALE low to RD or WR low	100	200	3t _{CLCL} -50	3t _{CLCL} +50	ns	
t _{AVWL}	2, 3	Address valid to WR low or RD low	125		4t _{CLCL} -75		ns	
t _{QVWX}	2, 3	Data valid to WR transition	20		t _{CLCL} -30		ns	
t _{DW}	2, 3	Data setup time before WR	220		7t _{CLCL} -130		ns	
t _{WHQX}	2, 3	Data hold after WR	25		t _{CLCL} -25		ns	
t _{RLAZ}	2, 3	RD low to address float		0		0	ns	
twhlh	2, 3	RD or WR high to ALE high	25	75	t _{CLCL} -25	t _{CLCL} +25	ns	
Shift Regis	ter	•	•	•	•	•		
t _{XLXL}	4	Serial port clock cycle time ⁴	0.6		12t _{CLCL}		μs	
t _{QVXH}	4	Output data setup to clock rising edge ⁴	367		10t _{CLCL} -133		ns	
^t XHQX	4	Output data hold after clock rising edge ⁴	40		2t _{CLCL} -60		ns	
txhdx	4	Input data hold after clock rising edge4	0		0		ns	
t _{XHDV}	4	Clock rising edge to input data valid ⁴		367		10t _{CLCL} -133	ns	
External C	lock	•			•			
tснсх	5	High time ⁴	17		17	t _{CLCL} – t _{LOW}	ns	
tCLCX	5	Low time ⁴	17		17	t _{CLCL} - t _{HIGH}	ns	
tCLCH	5	Rise time ⁴		20	1	20	ns	
tCHCL	5	Fall time ⁴	1	20		20	ns	

1996 Aug 16

87C652

AC ELECTRICAL CHARACTERISTICS (Continued)

 $T_{amb} = 0^{\circ}C$ to +70°C, or $T_{amb} = -40^{\circ}C$ to +85°C, $V_{SS} = 0V^{1, 2}$

SYMBOL	PARAMETER	INPUT	OUTPUT					
I ² C Interface								
t _{HD;STA}	START condition hold time	\ge 14 t _{CLCL}	> 4.0µs ⁴					
t _{LOW}	SCL low time	≥ 16 t _{CLCL}	> 4.7µs ⁴					
t _{HIGH}	SCL high time	≥ 14 t _{CLCL}	> 4.0µs ⁴					
t _{RC}	SCL rise time	≤ 1μs	_ ⁵					
t _{FC}	SCL fall time	≤ 0.3μs	< 0.3µs ⁶					
tsu;dat1	Data set-up time	≥ 250ns	> 20 t _{CLCL} – t _{RD}					
t _{SU;DAT2}	SDA set-up time (before rep. START cond.)	≥ 250ns	> 1µs ⁴					
t _{SU;DAT3}	SDA set-up time (before STOP cond.)	≥ 250ns	> 8 t _{CLCL}					
t _{HD;DAT}	Data hold time	≥ 0ns	> 8 t _{CLCL} – t _{FC}					
t _{SU;STA}	Repeated START set-up time	\geq 14 t _{CLCL} ⁴	> 4.7µs ⁴					
t _{SU;STO}	STOP condition set-up time	\geq 14 t _{CLCL} ⁴	> 4.0µs ⁴					
t _{BUF}	Bus free time	\geq 14 t _{CLCL} ⁴	> 4.7µs ⁴					
t _{RD}	SDA rise time	≤ 1μs ⁷	_ 5					
t _{FD}	SDA fall time	≤ 300ns ⁷	< 0.3µs ⁶					

NOTES:

Parameters are valid over operating temperature range and voltage range unless otherwise specified.
Load capacitance for port 0, ALE, and <u>PSEN</u> = 100pF, load capacitance for all other outputs = 80pF.

3. These values are characterized but not 100% production tested.

4. At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.

Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be < 1µs. 5.

6. Spikes on the SDA and SCL lines with a duration of less than 3 t_{CLCL} will be filtered out. Maximum capacitance on bus-lines SDA and SCL = 400pF.

 $t_{CLCL} = 1/f_{OSC}$ = one oscillator clock period at pin XTAL1. For 63ns < t_{CLCL} < 285ns (16MHz > f_{OSC} > 3.5MHz) the l²C interface meets the l²C-bus specification for bit-rates up to 100 kbit/s. 7.

EXPLANATION OF THE AC SYMBOLS



P - PSEN



Figure 1. External Program Memory Read Cycle



Figure 2. External Data Memory Read Cycle

87C652

Product specification



Figure 3. External Data Memory Write Cycle



Figure 4. Shift Register Mode Timing



Figure 5. External Clock Drive

87C652



Figure 6. Timing SIO1 (I²C) Interface







Figure 8. Float Waveform



Figure 9. I_{CC} Test Condition, Active Mode All other pins are disconnected

NOTE:

Ports 1.6 and 1.7 should be connected to V_{CC} through resistors of sufficiently high value such that the sink current into these pins does not exceed the I_{OL1} specification.

87C652



Figure 10. I_{CC} Test Condition, Idle Mode All other pins are disconnected









NOTE:

Ports 1.6 and 1.7 should be connected to V_{CC} through resistors of sufficiently high value such that the sink current into these pins does not exceed the I_{OL1} specification.

87C652

CMOS single-chip 8-bit microcontroller

EPROM CHARACTERISTICS

The 87C652 is programmed by using a modified Quick-Pulse Programming[™] algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C652 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C652 manufactured by Philips Components.

Table 4 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 13 and 14. Figure 15 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 13. Note that the 87C652 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 13. The code byte to be programmed into that location is applied to port 0. RST, <u>PSEN</u> and pins of ports 2 and 3 specified in Table 4 are held at the 'Program Code Data' levels indicated in Table 4. The ALE/PROG is pulsed low 25 times as shown in Figure 14. To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the "Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the lock bits, repeat the 25 pulse programming sequence using the 'Pgm Lock Bit' levels. After one lock bit is programmed, further programming of the code memory and encryption table is disabled. However, the other lock bit can still be programmed.

Note that the $\overline{EA/V_{PP}}$ pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If lock bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 15. The other pins are held at the 'Verify Code Data' levels indicated in Table 4. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

- (030H) = 5H indicates manufactured by Philips
- (031H) = 99H indicates 87C652

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 4, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000uW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient. Erasure leaves the array in an all 1s state.

MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V _{PP}	1	0	1	0
Pgm lock bit 1	1	0	0*	V _{PP}	1	1	1	1
Pgm lock bit 2	1	0	0*	V _{PP}	1	1	0	0

NOTES:

2. $V_{PP} = 12.75V \pm 0.25V.$

V_{CC} = 5V±10% during programming and verification.

ALE/PROG receives 25 programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a minimum of 10μs.

^{1.} 0' = Valid low for that pin, 1' = valid high for that pin.

[™]Trademark phrase of Intel Corporation.



Figure 13. Programming Configuration



Figure 14. PROG Waveform



Figure 15. Program Verification

87C652

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 T_{amb} = 21°C to +27°C, V_{CC} = 5V±10%, V_{SS} = 0V (see Figure 16)

SYMBOL	PARAMETER	MIN	MAX	UNIT	
V _{PP}	Programming supply voltage	12.5	13.0	V	
I _{PP}	Programming supply current		50	mA	
1/t _{CLCL}	Oscillator frequency	4	6	MHz	
t _{AVGL}	Address setup to PROG low	48t _{CLCL}			
t _{GHAX}	Address hold after PROG	48t _{CLCL}			
t _{DVGL}	Data setup to PROG low	48t _{CLCL}			
t _{GHDX}	Data hold after PROG	48t _{CLCL}			
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}			
t _{SHGL}	V _{PP} setup to PROG low	10		μs	
t _{GHSL}	V _{PP} hold after PROG	10		μs	
t _{GLGH}	PROG width	90	110	μs	
t _{AVQV}	Address to data valid		48t _{CLCL}		
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}		
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}		
t _{GHGL}	PROG high to PROG low	10		μs	



FOR PROGRAMMING VERIFICATION SEE FIGURE 13. FOR VERIFICATION CONDITIONS SEE FIGURE 15.

Figure 16. EPROM Programming and Verification



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.



ŲN∎Ţ	А тох.	Δ ₁ men.	А ₂ max.	Þ	6 q	¢	יייס	E (1)	-	•1	L	Me	MH	w	2 ¹¹⁾ max.
B	4.7	051	40	1,70 1,14	050 038	0.06 0.20	62 57 31 59	14,1 10.7	л Х	15 24	3.00 2.65	15.00 15.24	5.42 9.80	0 254	2.25
nohet	a 1a	0.026	0 1 0	0.007 0.045	0 021 ••••15	-) (2.087 2.029	0.50 0.54	r) 10	0.60	0.14 0.12	-0.62 -0.60	0.09 0.69	aai	0.085

Note

1. Plastic or metal protosions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	BUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	IBBOE DATE
SOT179-1	05 (GOR	MD-015AJ			€∃⊕	92 14 95-01-14

Product specification 87C652

SOT129-1

1996 Aug 16

CMOS single-chip 8-bit microcontroller





UNIT	A .	A1 min.	A.3	A4 max.	Ьр	Þ,	D ⁽¹⁾	$\mathbf{E}^{(1)}$	0	*D	θE	но	HE	ĸ	k ₁ max.	Lp	4	w	У	Z D ⁽¹⁾ max.	ZE ⁽¹⁾ max.	в.
	4 57 4 19	051	0.25	305	03 03	0.61 0.66	16 56 16 51	16 65 16 51	1 27	16.00 14.39	16.00 14.93	17.65 17.40	17 65 17 40	1 22 1 07	0.51	· 44 · 02	6 ° 6	o ra	0.10	2.4	216	-5"
mothes	5 ∙ac 5 ∙65	0025	02.	012	0.621 0.018	0 032 0 026	0 350 0 350	2 638 2 632	: 03	0 530 0 550	2 632 2 502	0 593 0 563	ာကာ အော	0046 0042	0020	0 007 0 040	0 207	00:7	0 224	0.065	o oas	

Note

1. Plastic or metal brollrusions of 0.01 inches maximum per side are not included

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE		
SOT187-2	12E10	MC-047AC		¢ []	92-11-17 95-02-25		

QFP44: plastic quad flat package; 44 leads (lead length 1.3 mm); body 10 x 10 x 1.75 mm SOT307-2 ннннн 1 $\overline{U}(\mathbf{y})$ А ****8888888888888***** 34 ZF <u>ава</u>щава ি a н_ь Ε Ŧ @ • **@** $\mathbf{b}_{\boldsymbol{\rho}}$ pin Lindex Т 12 44 delai X П $= \sim \odot \land$ whi ল D ≡িথিচ нп 25 Saim stale DEMENSIONS (mm are the original dimensions) z _Em A max $z_0^{(n)}$ DIII E UNIT ۵ A Ag Ag Þ_E c 4 нь ΗE L ц ¥ w γ • • 160 () 1() 0.25 10.1 10.1 12.9 12.9 0.95 0.05 1.2 12 10° 0.25 2 10 08 01 0.25 1.3 0.15 0.13 0.05 166 0.20 0.14 0.55 0.75 09 a° \$\$ 88 12.5 12.0 ч **9** Note 1. Plasbo or metal protrusions of 0.20 mm maximum per side are not included REFERENCES OUTLINE EUROPEAN ISSUE DATE VERSION PROJECTION IEC JEDEC EIAJ 42-11-17

501207.2

87C652

۲

35-62-04





25

1996 Aug 16



1472A 44-PIN CERQUAD J-BEND (K) PACKAGE

87C652

	DEFINITIONS									
Data Sheet Identification	Product Status	Definition								
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.								
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.								
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.								

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act. © Copyright Philips Electronics North America Corporation 1996 All rights reserved. Printed in U.S.A.

Let's make things better.



