INTEGRATED CIRCUITS



Preliminary specification

1996 Aug 15

IC20 Data Handbook



83CE654

DESCRIPTION

The 83CE654 Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 83CE654 has the same instruction set as the 80C51. The 83CE654 has 16k bytes mask programmable ROM and 256 bytes RAM.

This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The 83CE654 contains a non-volatile $16k \times 8$ read-only program memory, a volatile 256×8 read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-priority-level, nested interrupt structure, an I²C interface, UART and on-chip oscillator and timing circuits. For systems that require extra capability, the 83CE654 can be expanded using standard TTL compatible memories and logic.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 16MHz crystal, 58% of the instructions are executed in 0.75 μ s and 40% in 1.5 μ s. Multiply and divide instructions require 3 μ s.



FEATURES

- 80C51 central processing unit
- 16k × 8 ROM expandable externally to 64k bytes
- 256 × 8 RAM, expandable externally to 64k bytes
- Two standard 16-bit timer/counters
- Four 8-bit I/O ports
- I²C-bus serial I/O port with byte oriented
- Full-duplex UART facilities

master and slave functions

- ROM code protection
- XTAL frequency range: 1.2MHz to 16MHz
- Software enable/disable of ALE output pulse
- Electromagnetic compatibility (EMC) improvements
- Operating ambient temperature range:
 P83CE654 FBB T_{amb} 0°C to +70°C
 - P83CE654 FFB T_{amb} -40°C to +85°C

PIN CONFIGURATION







83CE654

ORDERING INFORMATION

| ROM | TEMPERATURE RANGE °C AND PACKAGE | FREQUENCY MHz | DRAWING NUMBER |
|-------------|-------------------------------------|------------------|-----------------------|
| P83CE654FBB | 0 to +70, Plastic Quad Flat Pack | 1.2 to 16 | SOT307-2 ¹ |
| P83CE654FFB | -40 to +85, Plastic Quad Flat Pack | 1.2 to 16 | SOT307-2 ¹ |

NOTE:

1. SOT311 replaced by SOT307-2.

ELECTROMAGNETIC COMPATIBILITY (EMC) IMPROVEMENTS

Primary attention is paid on the reduction of electromagnetic emission of the microcontroller P83CE654.

The following features effect in reducing the electromagnetic emission and additionally improve the electromagnetic susceptibility:

- Two supply voltage pins (V_{DD1}, V_{DD2}) and four ground pins (V_{SS1} to V_{SS4})
- Separate V_{DD} pins for the internal logic and the port buffers



 Internal decoupling capacitance improves the EMC radiation behavior and the EMC immunity

- External capacitors are to be located as close as possible between pins V_{DD2} and V_{SS3} as well as V_{DD1} and V_{SS1}; ceramic chip capacitors are recommended (100nF).
- The ALE output signal (pulses at a frequency of f_{OSC}/6) can be disabled under software control (bit 5 in the SFR PCON: "RFI"); if disabled, no ALE pulse will occur.

ALE pin will be pulled down internally, switching an external address latch to a quiet state. The MOVX instruction will still toggle ALE as a normal MOVX. ALE will retain its normal high value during ldle mode and a low value during Power-down mode while in the "RFI" reduction mode. Additionally during internal access (EA = 1) ALE will toggle normally when the address exceeds the internal program memory size. During external access (EA = 0) ALE will always toggle normally, whether the flag "RFI" is set or not.

BLOCK DIAGRAM

83CE654

CMOS single-chip 8-bit microcontroller with Electromagnetic Compatibility improvements

PIN DESCRIPTIONS

| | | 1 | |
|--|------------------|------------|--|
| MNEMONIC | PIN NUMBER | TYPE | NAME AND FUNCTION |
| V _{SS1} , V _{SS2} , V _{SS3} , V _{SS4} | 16, 28, 39, 6 | I | Ground: 0V reference. All pins must be connected. |
| V_{DD1}, V_{DD2} | 17, 38 | 1 | Power Supply: This is the power supply voltage for normal, idle, and power-down operation. Both pins must be connected. |
| P0.0–0.7 | 37–30 | I/O | Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 can sink/source 8 LSTTL inputs. |
| P1.0-P1.7 | 40–44, 1–3 | 1/0 | Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I_{L}). Port 1 also receives the low-order address byte during program memory verification. Alternate functions include: |
| P1.6 P1.7 | 2 3 | 1/O 1/O | SCL: I ² C-bus serial port clock line. SDA: I ² C-bus serial port data line. |
| P2.0–P2.7 | 18–25 | I/O | Port 2 : Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. |
| P3.0–P3.7 | 5, 7–13 | I/O | Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: $I_{\rm IL}$). Port 3 also serves the special features of the 80C51 family, as listed below: |
| | 5 | 1 | RxD (P3.0): Serial input port |
| | 7 | 0 | TxD (P3.1): Serial output port |
| | 8 | | INTO (P3.2): External interrupt 0 or gate control input for timer/event counter 0 |
| | 9 10 | | INT1 (P3.3): External interrupt 1 or gate control input for timer/event counter 1 T0 (P3.4): Timer 0 external input |
| | 10 | | T1 (P3.5): Timer 1 external input |
| | 12 | Ó | WR (P3.6): External data memory write strobe |
| | 13 | 0 | RD (P3.7): External data memory read strobe |
| RST | 4 | I | Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal pull-down resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{DD} . |
| ALE | 27 | I/O | Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. ALE can sink/source 8 LSTTL inputs. It can drive CMOS inputs without an external pull-up. To prohibit the toggling of ALE pin (RFI noise reduction) the bit RFI in the PCON Register (PCON.5) must be set by software. This bit is cleared on RESET and can be cleared by software. When set, ALE pin will be pulled down internally, switching an external address latch to a quiet state. The MOVX instruction will still toggle ALE as a normal MOVX. ALE will retain its normal high value during Idle mode and a low value during Power-down mode while in the "RFI" mode. Additionally during internal access ($\overline{EA} = 1$) ALE will toggle normally, whether the flag "RFI" is set or not. |
| PSEN | 26 | 0 | Program Store Enable: The read strobe to external program memory. When the 83CE654 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory. PSEN can sink/source 8 LSTTL inputs. |
| EA | 29 | 1 | External Access Enable: when, during RESET, EA is held at a TTL HIGH level the CPU executes out of the internal program ROM, provided the program counter is less than 16384. When EA is held at a TTL LOW level during RESET, the CPU executes out of external program memory via Port 0 and Port 2. EA is not allowed to float. |
| XTAL1 | 15 | 1 | Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits. |
| XTAL2 | 14 | 0 | Crystal 2: Output from the inverting oscillator amplifier. |
| NOTE: | - | - | |

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher or lower than V_{DD} + 0.5V or V_{SS} – 0.5V, respectively.

83CE654

| Table 1. | 83CE654 Special Function Registers |
|----------|------------------------------------|
|----------|------------------------------------|

| SYMBOL | DESCRIPTION | DIRECT ADDRESS | BI MSB | | SS, SYME | BOL, OR A | LTERNAT | IVE PORT | FUNCTIO | ON LSB | RESET VALUE |
|------------|---------------------------------------|-------------------|-----------|------|----------|-----------|---------|-------------|---------|-----------|----------------|
| ACC* | Accumulator | E0H | E7 | E6 | E5 | E4 | E3 | E2 | E1 | E0 | 00H |
| В* | B register | F0H | F7 | F6 | F5 | F4 | F3 | F2 | F1 | F0 | 00H |
| DPTR: | Data pointer (2 bytes) | | | | | | | | | | |
| DPH DPL | Data pointer high Data pointer low | 83H 82H | | | | | | | | | 00H 00H |
| | | | AF | AE | AD | AC | AB | AA | A9 | A8 | |
| IE*# | Interrupt enable | A8H | EA | | ES1 | ES0 | ET1 | EX1 | ET0 | EX0 | 0x000000B |
| | | | BF | BE | BD | BC | BB | BA | B9 | B8 | |
| IP*# | Interrupt priority | B8H | - | | PS1 | PS0 | PT1 | PX1 | PT0 | PX0 | xx000000B |
| | | | 87 | 86 | 85 | 84 | 83 | 82 | 81 | 80 | |
| P0* | Port 0 | 80H | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 | FFH |
| | | | 97 | 96 | 95 | 94 | 93 | 92 | 91 | 90 | |
| P1*# | Port 1 | 90H | SDA | SCL | | | | | | | FFH |
| | | | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | 1 |
| P2* | Port 2 | A0H | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | FFH |
| | | | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | 1 |
| P3* | Port 3 | B0H | RD | WR | T1 | T0 | INT1 | INTO | TXD | RXD | FFH |
| PCON# | Power control | 87H | SMOD | - | RFI | - | GF1 | GF0 | PD | IDL | 0xxx0000B |
| | | | 9F | 9E | 9D | 9C | 9B | 9A | 99 | 98 | 1 |
| S0CON*# | Serial 0 port control | 98H | SM0 | SM1 | SM2 | REN | TB8 | RB8 | TI | RI | 00H |
| S0BUF# | Serial 0 data buffer | 99H | | | | - | | | | | xxxxxxxB |
| | | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| PSW* | Program status word | D0H | CY | AC | F0 | RS1 | RS0 | OV | F1 | Р | 00Н |
| S1DAT# | Serial 1 data | DAH | | | | | | | | | 00H |
| SP | Stack pointer | 81H | | | | | | | | | 07H |
| S1ADR# | Serial 1 address | DBH | | | SL | AVE ADDF | RESS —— | | | GC | 00H |
| S1STA# | Serial 1 status | D9H | SC4 | SC3 | SC2 | SC1 | SC0 | 0 | 0 | 0 | F8H |
| | | | DF | DE | DD | DC | DB | DA | D9 | D8 | 1 |
| S1CON*# | Serial 1 control | D8H | CR2 | ENS1 | STA | STO | SI | AA | CR1 | CR0 | 00000000B |
| | | | 8F | 8E | 8D | 8C | 8B | 8A | 89 | 88 | 1 |
| TCON* | Timer control | 88H | TF1 | TR1 | TF0 | TR0 | IE1 | IT1 | IE0 | ITO | оон |
| TH1 | Timer high 1 | 8DH | | | - | - | | | - | - | 00H |
| TH0 | Timer high 0 | 8CH | | | | | | | | | 00H |
| TL1 | Timer low 1 | 8BH | | | | | | | | | 00H |
| TL0 | Timer low 0 | 8AH | | | | | | | | | 00H |
| TMOD | Timer mode | 89H | GATE | C/T | M1 | M0 | GATE | C/T | M1 | MO | 00H |

* SFRs are bit addressable.

SFRs are modified from or added to the 80C51 SFRs.

83CE654

CMOS single-chip 8-bit microcontroller with Electromagnetic Compatibility improvements

ROM CODE PROTECTION

The 83CE654 has an additional security feature. ROM code protection may be selected by setting a mask-programmable security bit (i.e., user dependent). This feature may be requested during ROM code submission. When selected, the ROM code is protected and cannot be read out at any time by any test mode or by any instruction in the external program memory space.

The MOVC instructions are the only instructions that have access to program code in the internal or external program memory. The \overline{EA} input is latched during RESET and is "don't care" after RESET (also if the security bit is not set). This implementation prevents reading internal program code by switching from external program memory to internal program memory during a MOVC instruction or any other instruction that uses immediate data.

Table 2 lists the access to the internal and external program memory by the MOVC instructions when the security bit has been set to a logical "1":

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Logic Symbol, page 2.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{DD} and RST must come up at the same time for a proper start-up. Power-on Reset (See Figure 1.)

When V_{DD} is turned on, and provided its rise-time does not exceed 10ms, an automatic reset can be obtained by connecting the RST pin to V_{DD} via a $2.2\mu F$ capacitor. When the power is switched on, the voltage on the RST pin is equal to V_{DD} minus the capacitor voltage, and decreases from V_{DD} as the capacitor charges through the internal resistor (R_{RST}) to ground. The larger the capacitor, the more slowly V_{RST} decreases. V_{RST} must remain above the lower threshold of the Schmitt trigger long enough to effect a complete reset. The time required is the oscillator start-up time, plus 2 machine cycles.



Idle Mode

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. the control bits for the reduced power modes are in the special function register PCON. Table 3 shows the state of the I/O ports during low current operating modes.

Power Control Register PCON

These special modes are activated by software via the Special Function Register PCON. Its hardware address is 87H. PCON is not bit addressable. The reset value of PCON is (0x0x0000).

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------------|------|---|-----|---|-----|-----|----|-----|
| PCON (87H) | SMOD | - | RFI | - | GF1 | GF0 | PD | IDL |

| Bit | Symbol | Function |
|--------|--------|-----------------------------|
| PCON.7 | SMOD | Double Baud rate bit. |
| | | When set to logic 1 the |
| | | baud rate is doubled when |
| | | Timer 1 is used to |
| | | generate baud rate, and |
| | | the Serial Port is used in |
| | | modes 1, 2 or 3. |
| PCON.6 | - | (reserved for future use*) |
| PCON.5 | RFI | When set to logic 1 the |
| | | toggling of ALE pin is |
| | | prohibited. This bit is |
| | | cleared on RESET. |
| PCON.4 | _ | (reserved for future use*) |
| PCON.3 | GF1 | General purpose flag bit. |
| PCON.2 | GF0 | General purpose flag bit. |
| PCON.1 | PD | Power-down bit. Setting |
| | | this bit activates |
| | | Power-down mode. |
| PCON.0 | IDL | Idle mode bit. Setting this |
| | | bit activates the Idle |
| | | mode. If 1s are written to |
| | | PD and IDL at the same |
| | | time, PD takes |
| | | precedence. |
| NOTE | | |

NOTE:

User software should not write 1s to reserved bits. These bits may be used in future 80C51 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

I²C Serial Communication—SIO1

The l^2C serial port is identical to the l^2C serial port on the 8XC552. The operation of this subsystem is described in detail in the 8XC552 section of this manual.

Note that in both the 83CE654 and the 8XC552 the I^2 C pins are alternate functions to port pins P1.6 and P1.7. Because of this, P1.6 and P1.7 on these parts do not have a pull-up structure as found on the 80C51. Therefore P1.6 and P1.7 have open drain outputs on the 83CE654.

Table 2.

| | ACCESS TO INTERNAL PROGRAM MEMORY | ACCESS TO EXTERNAL PROGRAM MEMORY |
|---------------------------------|--------------------------------------|--------------------------------------|
| MOVC in internal program memory | YES | YES |
| MOVC in external program memory | NO | YES |

NOTE:

If the security bit has been set to a logical 0, there are no restrictions for the MOVC instructions.

Table 3. External Pin Status During Idle and Power-Down Mode

| MODE | PROGRAM MEMORY | ALE | PSEN | PORT 0 | PORT 1 | PORT 2 | PORT 3 |
|------------|-------------------|-----|------|--------|--------|---------|--------|
| Idle | Internal | 1 | 1 | Data | Data | Data | Data |
| Idle | External | 1 | 1 | Float | Data | Address | Data |
| Power-down | Internal | 0 | 0 | Data | Data | Data | Data |
| Power-down | External | 0 | 0 | Float | Data | Data | Data |

Serial Control Register (S1CON) – See Table 4

S1CON (D8H) CR2 ENS1 STA STO SI AA CR1 CR0

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

Table 4. Serial Clock Rates

| | | | BIT FRE | BIT FREQUENCY (kHz) AT f _{OSC} | | | | | |
|-----|-----|-----|-------------|---|------------------|---|--|--|--|
| CR2 | CR1 | CR0 | 6MHz | 12MHz | 16MHz | f _{OSC} DIVIDED BY | | | |
| 0 | 0 | 0 | 23 | 47 | 63 | 256 | | | |
| 0 | 0 | 1 | 27 | 54 | 71 | 224 | | | |
| 0 | 1 | 0 | 31 | 63 | 83 | 192 | | | |
| 0 | 1 | 1 | 37 | 75 | 100 | 160 | | | |
| 1 | 0 | 0 | 6.25 | 12.5 | 17 | 960 | | | |
| 1 | 0 | 1 | 50 | 100 | 133 ¹ | 120 | | | |
| 1 | 1 | 0 | 100 | 200 ¹ | 267 ¹ | 60 | | | |
| 1 | 1 | 1 | 0.24 < 62.5 | 0.49 < 62.5 | 0.65 < 55.6 | 96 	imes (256 – (reload value Timer 1)) | | | |
| | | | 0 < 255 | 0 < 254 | 0 < 253 | reload value range Timer 1 (in mode 2) | | | |

NOTES:

1. These frequencies exceed the upper limit of 100kHz of the I^2 C-bus specification and cannot be used in an I^2 C-bus application.

83CE654

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|---|------------------------------|--------|
| Voltage on V_{DD} to V_{SS} | -0.5 to +6.5 | V |
| Voltage on any pin to V_{SS} | –0.5 to V _{DD} +0.5 | V |
| Storage temperature range | -65 to +150 | °C |
| Power dissipation (based on package heat transfer limitations, not device power consumption) ¹ | 1 | W |
| Operating ambient temperature range FBB FFB | 0 to +70 -40 to +85 | ℃ ℃ |

NOTE:

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

DEVICE SPECIFICATIONS

| ТҮРЕ | SUPPLY VOLTAGE (V) | | FREQUEN | ICY (MHz) | TEMPERATURE RANGE | |
|-------------|--------------------|------|---------|-----------|-------------------|--|
| ITFE | MIN. | MAX. | MIN. | MAX. | (° C) | |
| P83CE654FBB | 4.5 | 5.5 | 1.2 | 16 | 0 to +70 | |
| P83CE654FFB | 4.5 | 5.5 | 1.2 | 16 | -40 to +85 | |

83CE654

DC ELECTRICAL CHARACTERISTICS

 V_{DD} = 5V (±10%), V_{SS} = 0V, T_{amb} = 0°C to +70°C or -40°C to +85°C

| | | | TEST | LIN | IITS | |
|------------------|---|----------------------------|--|--|---|----------------|
| SYMBOL | PARAMETER | PART TYPE | CONDITIONS | MIN. | MAX. | UNIT |
| V _{IL} | Input low voltage, except EA, P1.6/SCL, P1.7/SDA | 0 to +70°C −40 to +85°C | | -0.5 -0.5 | 0.2V _{DD} -0.1 0.2V _{DD} -0.15 | V V |
| V_{IL1} | Input low voltage to EA | 0 to +70°C −40 to +85°C | | -0.5 -0.5 | 0.2V _{DD} -0.3 0.2V _{DD} -0.35 | V V |
| V _{IL2} | Input low voltage to P1.6/SCL, P1.7/SDA ⁶ | | | -0.5 | 0.3V _{DD} | V |
| V _{IH} | Input high voltage, except XTAL1, RST, P1.6/SCL, P1.7/SDA | 0 to +70°C −40 to +85°C | | 0.2V _{DD} +0.9 0.2V _{DD} +1.0 | V _{DD} +0.5 V _{DD} +0.5 | V V |
| V _{IH1} | Input high voltage, XTAL1, RST | 0 to +70°C −40 to +85°C | | 0.7V _{DD} 0.7V _{DD} +0.1 | V _{DD} +0.5 V _{DD} +0.5 | V V |
| V _{IH2} | Input high voltage, P1.6/SCL, P1.7/SDA ⁶ | | | 0.7V _{DD} | 6.0 | V |
| V _{OL} | Output low voltage, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA ^{4,} ALE, PSEN | | I _{OL} = 1.6mA ⁷ | | 0.45 | V |
| V _{OL1} | Output low voltage, port 0, ALE, PSEN ⁴ | | $I_{OL} = 3.2 \text{mA}^7$ | | 0.45 | V |
| V _{OL2} | Output low voltage, P1.6/SCL, P1.7/SDA ⁴ | | I _{OL} = 3.0mA ⁷ | | 0.4 | V |
| V _{OH} | Output high voltage, ports 1, 2, 3, except P1.6, P1.7, ALE, PSEN | | I _{OH} = -60μA; V _{DD} = 5V (± 10%) I _{OH} = -25μA I _{OH} = -10μA | 2.4 0.75V _{DD} 0.9V _{DD} | | V V V |
| V _{OH1} | Output high voltage; port 0 in external bus mode ⁵ | | I _{OH} = -800μA; V _{DD} = 5V (± 10%) I _{OH} = -300μA I _{OH} = -80μA | 2.4 0.75V _{DD} 0.9V _{DD} | | V V V |
| IIL | Logical 0 input current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA | 0 to +70°C −40 to +85°C | $\begin{array}{l} V_i = 0.45V \\ V_i = 0.45V \end{array}$ | | -50 -75 | μΑ μΑ |
| I _{TL} | Logical 1-to-0 transition current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA | 0 to +70°C −40 to +85°C | $V_i = 2.0V$ $V_i = 2.0V$ | | -650 -750 | μΑ μΑ |
| I _{LI1} | Input leakage current, port 0, \overline{EA} | | 0.45V < V _i < V _{DD} | | ±10 | μA |
| I _{LI2} | Input leakage current, P1.6/SCL, P1.7/SDA | | 0V < V _i < 5.5V 0V < V _{DD} < 5.5V | | ±10 | μA |
| I _{DD} | Power supply current: Active mode @ 16MHz ^{1, 8} Idle mode @ 16MHz ^{2, 8} Power down mode ³ | | $V_{DD} = 5.5V$ $V_{DD} = 5V \pm 10\%$ $@2V < V_{PD} < V_{DDMAX}$ | | 22 6 50 | mA mA μA |
| R _{RST} | Internal reset pull-down resistor | | | 50 | 150 | kΩ |
| C _{IO} | Pin capacitance of I/O buffer | | Freq.=1MHz; T _{amb} = 25°C | | 10 | pF |

NOTES: See Next Page.

83CE654

NOTES FOR DC ELECTRICAL CHARACTERISTICS:

- The operating supply current is measured with all output pins disconnected; XTAL1 driven with t_r = t_f = 5ns; V_{IL} = V_{SS} + 0.5V; V_{IH} = V_{DD} -0.5V; XTAL2 not connected; EA = RST = Port 0 = P1.6 = P1.7 = V_{DD}.
 The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with t_r = t_f = 5ns; V_{IL} = V_{SS} + 0.5V;
- The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with t_r = t_f = 5ns; V_{IL} = V_{SS} + 0.5V;
 V_{IH} = V_{DD} –0.5V; XTAL2 not connected; Port 0 = P1.6 = P1.7 = V_{DD}; EA = RST = V_{SS}.
- The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port 0 = P1.6 = P1.7 = V_{DD}; EA = XTAL1 = RST = V_{SS}.
- 4. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V_{OL}s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger. or use an address latch with a Schmitt Trigger STROBE input.
- ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
 Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the 0.9V_{DD} specification when the address bits are stabilizing.
- The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I²C specification, so an input voltage below 0.3V_{DD} will be recognized as a logic 0 while an input voltage above 0.7V_{DD} will be recognized as a logic 1.
- 7. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum I_{OL} = 10mA per port pin; Maximum I_{OL} = 26mA total for Port 0; Maximum I_{OL} = 15mA total for Ports 1, 2, and 3; Maximum I_{OL} = 71mA total for all output pins. If I_{OL} exceeds the test conditions, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- 8. I_{DDMAX} for the 80/83CE654 at the other frequencies can be derived from Figure 2, where FREQ is the external oscillator frequency in MHz. I_{DDMAX} is given in mA.



83CE654

AC ELECTRICAL CHARACTERISTICS^{1, 2}

| SYMBOL | FIGURE | PARAMETER | 16MHz CLOCK | | VARIABLE CLOCK | | |
|---------------------|------------------|---|-------------|-----|--------------------------|---------------------------------------|----------|
| | | | MIN | MAX | MIN | MAX | |
| 1/t _{CLCL} | 3 | Oscillator frequency | | | 1.2 | 16 | MHz |
| t _{LHLL} | 3 | ALE pulse width | 85 | | 2t _{CLCL} -40 | | ns |
| t _{AVLL} | 3 | Address valid to ALE low | 8 | | t _{CLCL} –55 | | ns |
| t _{LLAX} | 3 | Address hold after ALE low | 28 | | t _{CLCL} -35 | | ns |
| t _{LLIV} | 3 | ALE low to valid instruction in | | 150 | | 4t _{CLCL} -100 | ns |
| t _{LLPL} | 3 | ALE low to PSEN low | 23 | | t _{CLCL} –40 | | ns |
| t _{PLPH} | 3 | PSEN pulse width | 143 | | 3t _{CLCL} -45 | | ns |
| t _{PLIV} | 3 | PSEN low to valid instruction in | | 83 | | 3t _{CLCL} -105 | ns |
| t _{PXIX} | 3 | Input instruction hold after PSEN | 0 | | 0 | | ns |
| t _{PXIZ} | 3 | Input instruction float after PSEN | | 38 | | t _{CLCL} -25 | ns |
| t _{AVIV} | 3 | Address to valid instruction in | | 208 | | 5t _{CLCL} -105 | ns |
| t _{PLAZ} | 3 | PSEN low to address float | | 10 | | 10 | ns |
| Data Memo | ry | | I | • | | | <u> </u> |
| t _{AVLL} | 4, 5 | Address valid to ALE low | 8 | | t _{CLCL} -55 | | ns |
| t _{RLRH} | 4, 5 | RD pulse width | 275 | | 6t _{CLCL} -100 | | ns |
| t _{WLWH} | 4, 5 | WR pulse width | 275 | | 6t _{CLCL} -100 | | ns |
| t _{RLDV} | 4, 5 | RD low to valid data in | | 148 | 0101 | 5t _{CLCL} -165 | ns |
| t _{RHDX} | 4, 5 | Data hold after RD | 0 | | 0 | | ns |
| t _{RHDZ} | 4, 5 | Data float after RD | | 55 | | 2t _{CLCL} -70 | ns |
| t _{LLDV} | 4, 5 | ALE low to valid data in | | 350 | | 8t _{CLCL} -150 | ns |
| t _{AVDV} | 4, 5 | Address to valid data in | | 398 | | 9t _{CLCL} -165 | ns |
| t _{LLWL} | 4, 5 | ALE low to RD or WR low | 138 | 238 | 3t _{CLCL} –50 | 3t _{CLCL} +50 | ns |
| t _{AVWL} | 4, 5 | Address valid to \overline{WR} low or \overline{RD} low | 120 | | 4t _{CLCL} -130 | 0101 | ns |
| t _{QVWX} | 4, 5 | Data valid to WR transition | 3 | | t _{CLCL} -60 | | ns |
| t _{DW} | 4, 5 | Data setup time before WR | 288 | | 7t _{CLCL} -150 | | ns |
| t _{WHQX} | 4, 5 | Data hold after WR | 13 | | t _{CLCL} -50 | | ns |
| t _{RLAZ} | 4, 5 | RD low to address float | | 0 | 0101 | 0 | ns |
| t _{WHLH} | 4, 5 | RD or WR high to ALE high | 23 | 103 | t _{CLCL} -40 | t _{CLCL} +40 | ns |
| Shift Regist | ter ³ | | I | • | | | <u> </u> |
| t _{XLXL} | 6 | Serial port clock cycle time | 0.75 | | 12t _{CLCL} | | μs |
| t _{QVXH} | 6 | Output data setup to clock rising edge | 492 | | 10t _{CLCL} -133 | | ns |
| t _{XHQX} | 6 | Output data hold after clock rising edge | 80 | | 2t _{CLCL} -117 | | ns |
| t _{XHDX} | 6 | Input data hold after clock rising edge | 0 | 1 | 0 | | ns |
| t _{XHDV} | 6 | Clock rising edge to input data valid | | 492 | | 10t _{CLCL} -133 | ns |
| External Cl | | | 1 | 1 | 1 | | <u> </u> |
| tснсх | 7 | High time | 20 | | 20 | t _{CLCL} - t _{LOW} | ns |
| t _{CLCX} | 7 | Low time | 20 | | 20 | t _{CLCL} – t _{HIGH} | ns |
| t _{CLCH} | 7 | Rise time | | 20 | - | 20 | ns |
| tCHCL | 7 | Fall time | | 20 | | 20 | ns |

NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified. 2. Load capacitance for port 0, ALE, and $\overrightarrow{\text{PSEN}}$ = 100pF, load capacitance for all other outputs = 80pF. 3. Test condition: T_{amb} = 0°C to +70C; V_{DD} = 5V + 10%; V_{SS} = 0V; load capacitance = 80pF.

AC ELECTRICAL CHARACTERISTICS – I²C INTERFACE

| SYMBOL | PARAMETER | INPUT | OUTPUT | | | | |
|----------------------------|---|-----------------------------|--|--|--|--|--|
| SCL TIMING CHARACTERISTICS | | | | | | | |
| t _{HD;STA} | START condition hold time | \geq 14 t _{CLCL} | > 4.0µs ¹ | | | | |
| t _{LOW} | SCL LOW time | ≥ 16 t _{CLCL} | > 4.7µs ¹ | | | | |
| t _{HIGH} | SCL HIGH time | ≥ 14 t _{CLCL} | > 4.0µs ¹ | | | | |
| t _{RC} | SCL rise time | ≤ 1μs | _ 2 | | | | |
| t _{FC} | SCL fall time | ≤ 0.3μs | < 0.3μs ³ | | | | |
| | NG CHARACTERISTICS | • | • | | | | |
| t _{SU;DAT1} | Data set-up time | ≥ 250ns | > 20 t _{CLCL} – t _{RD} | | | | |
| t _{SU;DAT2} | SDA set-up time (before rep. START cond.) | ≥ 250ns | > 1µs ¹ | | | | |
| t _{SU;DAT3} | SDA set-up time (before STOP cond.) | ≥ 250ns | > 8 t _{CLCL} | | | | |
| t _{HD;DAT} | Data hold time | ≥ 0ns | > 8 t _{CLCL} – t _{FC} | | | | |
| t _{SU;STA} | Repeated START set-up time | ≥ 14 t _{CLCL} | > 4.7µs ¹ | | | | |
| t _{SU;STO} | STOP condition set-up time | ≥ 14 t _{CLCL} | > 4.0µs ¹ | | | | |
| t _{BUF} | Bus free time | ≥ 14 t _{CLCL} | > 4.7µs ¹ | | | | |
| t _{RD} | SDA rise time | ≤ 1μs | _ 2 | | | | |
| t _{FD} | SDA fall time | ≤ 0.3μs | < 0.3μs ³ | | | | |

NOTES:

1. At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.

2. Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be $< 1\mu$ s.

 Spikes on the SDA and SCL lines with a duration of less than 3 t_{CLCL} will be filtered out. Maximum capacitance on bus-lines SDA and SCL = 400pF.

 t_{CLCL} = 1/f_{OSC} = one oscillator clock period at pin XTAL1. For 62ns < t_{CLCL} < 285ns (16MHz > f_{OSC} > 3.5MHz) the SIO1 interface meets the I²C-bus specification for bit-rates up to 100 kbit/s.



TIMING SIO1 (I²C) INTERFACE

Oscillator Circuitry

The capacitors connected to the crystal should be: C1 = C2 = 20pF.

1996 Aug 15

CMOS single-chip 8-bit microcontroller with Electromagnetic Compatibility improvements

EXPLANATION OF THE AC SYMBOLS



P - PSEN







83CE654

83CE654







Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

83CE654



83CE654

| DEFINITIONS | | | | | | |
|---------------------------|------------------------|---|--|--|--|--|
| Data Sheet Identification | Product Status | Definition | | | | |
| Objective Specification | Formative or in Design | This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice. | | | | |
| Preliminary Specification | Preproduction Product | This data sheet contains preliminary data, and supplementary data will be published at a later date. Phi Semiconductors reserves the right to make changes at any time without notice in order to improve des and supply the best possible product. | | | | |
| Product Specification | Full Production | This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product. | | | | |

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act. © Copyright Philips Electronics North America Corporation 1996 All rights reserved. Printed in U.S.A.

Let's make things better.



