83C748/87C748

DESCRIPTION

The Philips 83C748/87C748 offers the advantages of the 80C51 architecture in a small package and at low cost.

The 8XC748 Microcontroller is fabricated with Philips high-density CMOS technology. Philips epitaxial substrate minimizes CMOS latch-up sensitivity.

The 8XC748 contains a $2k \times 8$ ROM (83C748) EPROM (87C748), a 64×8 RAM, 19 I/O lines, a 16-bit auto-reload counter/timer, a four-source, fixed-priority level interrupt structure, and an on-chip oscillator.

FEATURES

- 80C51 based architecture
- Small package sizes
 - 24-pin DIP (300 mil "skinny DIP")
- 24-pin Shrink Small Outline Package (SSOP)
- 28-pin PLCC
- 87C748 available in erasable quartz lid or one-time programmable plastic packages
- Wide oscillator frequency range: -3.5 to 16MHz
- Low power consumption:
 - Normal operation: less than 11mA @ 5V, 12MHz
 - Idle mode
 - Power-down mode
- 2k × 8 ROM (83C748)
 2k × 8 EPROM (87C748)
- 64 × 8 RAM
- 16-bit auto reloadable counter/timer
- 10-bit fixed-rate timer
- Boolean processor
- CMOS and TTL compatible
- Well suited for logic replacement, consumer and industrial applications
- LED drive outputs

ORDERING INFORMATION

ROM	EPROM ¹		EPROM ¹ TEMPERATURE RANGE [°] C AND PACKAGE		DRAWING NUMBER
	P87C748EBF FA UV		0 to +70, Ceramic Dual In-line Package	3.5 to 16	0586B
	P87C748EFF FA	UV	-40 to +85, Ceramic Dual In-line Package	3.5 to 16	0586B
P83C748EBP N	P87C748EBP N	OTP	0 to +70, Plastic Dual In-line Package	3.5 to 16	SOT222-1
P83C748EFP N	P87C748EFP N	OTP	–40 to +85, Plastic Dual In-line Package	3.5 to 16	SOT222-1
P83C748EBA A	P87C748EBA A	OTP	0 to +70, Plastic Leaded Chip Carrier	3.5 to 16	SOT261-3
P83C748EFA A	P87C748EFA A	OTP	-40 to +85, Plastic Leaded Chip Carrier	3.5 to 16	SOT261-3
P83C748EBD DB	P87C748EBD DB	OTP	0 to +70, Shrink Small Outline Package	3.5 to 16	SOT340-1

NOTE:

1. OTP = One Time Programmable EPROM. UV = UV Erasable EPROM.

PIN CONFIGURATIONS						
P3.4/	A4 1		24 V _{CC}			
P3.3/	A3 2		23 P3.5/A5			
P3.2/A2/A	10 3		22 P3.6/A6			
P3.1/A1/	A94 CER	AMIC	21 P3.7/A7			
P3.0/A0/	A8 5 AI	ND STIC	20 P1.7/T0/D7			
P0.2/V _F	DL DL	JAL LINE	19 P1.6/INT1/D6			
P0.1/OE-PG		ND RINK	18 P1.5/INT0/D5			
P0.0/ASE	EL 8 OUT	IALL TLINE	17 P1.4/D4			
RS		KAGE	16 P1.3/D3			
,	K2 10		15 P1.2/D2			
)	x1 11		14 P1.1/D1			
Ve	_{SS} 12		13 P1.0/D0			
	4 1 5 PLAS LEAL CARF 11 12	STIC DED IIP RIER] 25] 19			
Pin F	unction	Pin	Function			
	3.4/A4	15	P1.0/D0			
	3.3/A3	16	P1.1/D1			
	3.2/A2/A10	17	P1.2/D2			
	3.1/A1/A9 C*	18 19	P1.3/D3 P1.4/D4			
-	3.0/A0/A8	19 20	P1.4/D4 P1.5/INT0/D5			
	0.2/V _{PP}	20	NC*			
	0.1/OE-PGM	22	NC*			
	0.0/ASEL	23	P1.6/INT1/D6			
	C*	24	P1.7/T0/D7			
11 R 12 X	ST 2	25 26	P3.7/A7 P3.6/A6			
12 A 13 X		20	P3.5/A5			
	SS	28	V _{CC}			
* DO NOT CONNECT				SU00295A		

83C748/87C748

BLOCK DIAGRAM



83C748/87C748

CMOS single-chip 8-bit microcontrollers

PIN DESCRIPTIONS

	PIN	NO.		
MNEMONIC	DIP/ SSOP	LCC	TYPE	NAME AND FUNCTION
V _{SS}	12	14	I	Circuit Ground Potential
V _{CC}	24	28	I	Supply voltage during normal, idle, and power-down operation.
P0.0-P0.2	8–6	9–7	I/O	Port 0: Port 0 is a 3-bit open-drain, bidirectional port. Port 0 pins that have 1s written to them float, and in that state can be used as high-impedance inputs. These pins are driven low if the port register bit is written with a 0. The state of the pin can always be read from the port register by the program.
				P0.0 and P0.1 are open drain bidirectional I/O pins. While these differ from "standard TTL" characteristics, they are close enough for the pins to still be used as general-purpose I/O. Port 0 also provides alternate functions for programming the EPROM memory as follows:
	6	7	N/A	V _{PP} (P0.2) – Programming voltage input.
	7	8	I	OE/PGM (P0.1) – Input which specifies verify mode (output enable) or the program mode. OE/PGM = 1 output enabled (verify mode). OE/PGM = 0 program mode.
	8	9	I	ASEL (P0.0) – Input which indicates which bits of the EPROM address are applied to port 3. ASEL = 0 low address byte available on port 3. ASEL = 1 high address byte available on port 3 (only the three least significant bits are used).
P1.0–P1.7	13–20	15–20, 23, 24	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I_{IL}). Port 1 serves to output the addressed EPROM contents in the verify mode and accepts as inputs the value to program into the selected address during the program mode. Port 1 also serves the special function features of the 80C51 family as listed below:
	18	20	I.	INTO (P1.5): External interrupt.
	19	23	I	INT1 (P1.6): External interrupt.
	20	24	I	T0 (P1.7): Timer 0 external input.
P3.0-P3.7	5–1, 23–21	6, 4–1, 27–25	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I_{IL}). Port 3 also functions as the address input for the EPROM memory location to be programmed (or verified). The 11-bit address is multiplexed into this port as specified by P0.0/ASEL.
RST	9	11	I	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power-on RESET using only an external capacitor to V_{CC} . After the device is reset, a 10-bit serial sequence, sent LSB first, applied to RESET, places the device in the programming state allowing programming address, data and V_{PP} to be applied for programming or verification purposes. The RESET serial sequence must be synchronized with the X1 input.
X1	11	13	I	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits. X1 also serves as the clock to strobe in a serial bit stream into RESET to place the device in the programming state.
X2	10	12	0	Crystal 2: Output from the inverting oscillator amplifier.

ABSOLUTE MAXIMUM RATINGS^{1, 2}

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage from V_{CC} to V_{SS}	-0.5 to +6.5	V
Voltage from any pin to V_{SS} (except V_{PP})	–0.5 to V _{CC} + 0.5	V
Power dissipation	1.0	W
Voltage on V_{PP} pin to V_{SS}	0 to +13.0	V
Maximum I _{OL} per I/O pin	10	mA

NOTES:

 Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

Preliminary specification

CMOS single-chip 8-bit microcontrollers

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V^{1}$

SYMBOL	PARAMETER	TEST CONDITIONS	LIN	UNIT	
STMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{IL}	Input low voltage		-0.5	0.2V _{DD} -0.1	V
VIH	Input high voltage, except X1, RST		0.2V _{CC} +0.9	V _{CC} +0.5	V
V _{IH1}	Input high voltage, X1, RST		0.7V _{CC}	V _{CC} +0.5	V
	P0.2				
V _{IL1}	Input low voltage		-0.5	0.3V _{CC}	V
V _{IH2}	Input high voltage		0.7V _{CC}	V _{CC} +0.5	V
V _{OL}	Output low voltage, ports 1 and 3	$I_{OL} = 1.6 m A^2$		0.45	V
V _{OL1}	Output low voltage, port 0.2	$I_{OL} = 3.2 \text{mA}^2$		0.45	V
V _{OH}	Output high voltage, ports 1 and 3	I _{OH} = –60μA	2.4		V
		I _{OH} = -25μA	$0.75V_{CC}$		V
		I _{OH} = −10μA	0.9V _{CC}		V
	Port 0.0 and 0.1 – Drivers				
V _{OL2}	Output low voltage	I _{OL} = 3mA		0.4	V
	Driver, receiver combined:	(over V _{CC} range)			
С	Capacitance			10	pF
IIL	Logical 0 input current, ports 1 and 3	V _{IN} = 0.45V		-50	μΑ
I _{TL}	Logical 1 to 0 transition current, ports 1 and 3 ³	$V_{IN} = 2V (0 \text{ to } 70^{\circ}\text{C})$		-650	μA
	Input leakage current, port 0	$V_{IN} = 2V (-40 \text{ to } +85^{\circ}C)$ 0.45 < $V_{IN} < V_{CC}$		-750 ±10	μA A
		0.45 < V _{IN} < V _{CC}			μA
R _{RST}	Internal pull-down resistor		25	175	kΩ
C _{IO}	Pin capacitance	Test freq = 1MHz, $T_{amb} = 25^{\circ}C$		10	pF
I _{PD}	Power-down current ⁴	$V_{CC} = 2$ to V_{CC} max		50	μΑ
V _{PP}	V _{PP} program voltage (for 87C748 only)	V _{SS} = 0V V _{CC} = 5V±10% T _{amb} = 21°C to 27°C	12.5	13.0	V
I _{PP}	Program current (for 87C748 only)	V _{PP} = 13.0V		50	mA
I _{CC}	Supply current (see Figure 2)				

NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

2. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I_{OL} per port pin: 10mA (NOTÉ: This is 85°C spec.) 26mA

Maximum IOL per 8-bit port:

Maximum total IOL for all outputs: 67mA

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

3. Pins of ports 1 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when $V_{\mbox{IN}}$ is approximately 2V.

4. Power-down I_{CC} is measured with all output pins disconnected; port $0 = V_{CC}$; X2, X1 n.c.; RST = V_{SS} . 5. Active I_{CC} is measured with all output pins disconnected; X1 driven with t_{CLCH} , $t_{CHCL} = 5$ ns, $V_{IL} = V_{SS} + 0.5$ V, $V_{IH} = V_{CC} - 0.5$ V; X2 n.c.; RST = port $0 = V_{CC}$. I_{CC} will be slightly higher if a crystal oscillator is used.

Idle I_{CC} is measured with all output pins disconnected; X1 driven with t_{CLCH}, t_{CHCL} = 5ns, V_{IL} = V_{SS} + 0.5V, V_{IH} = V_{CC} - 0.5V; X2 n.c.; port 0 = V_{CC}; RST = V_{SS}.

83C748/87C748

83C748/87C748

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V^{1, 2}$

		16MHz CLOCK		VARIABL		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	Oscillator frequency:			3.5 3.5	12 16	MHz MHz
External Cl	ock (Figure 1)					
t _{CHCX}	High time	20		20		ns
t _{CLCX}	Low time	20		20		ns
t _{CLCH}	Rise time		20		20	ns
t _{CHCL}	Fall time		20		20	ns

NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

2. Load capacitance for ports = 80pF.

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

- C Clock
- D Input data
- H Logic level high

- L Logic level low
- Q Output data
- T Time
- V Valid
- X No longer a valid logic level
- Z Float





ROM CODE SUBMISSION

When submitting ROM code for the 83C748, the following must be specified:

1. 2k byte user ROM data

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 07FFH	DATA	7:0	User ROM Data

83C748/87C748





OSCILLATOR CHARACTERISTICS

X1 and X2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, X1 should be driven while X2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-up, the voltage on V_{CC} and RST must come up at the same time for a proper start-up.

IDLE MODE

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. the control bits for the reduced power modes are in the special function register PCON.

Table 1.External Pin Status During Idle and
Power-Down Modes

MODE	Port 0	Port 1	Port 2
Idle	Data	Data	Data
Power-down	Data	Data	Data

83C748/87C748

DIFFERENCES BETWEEN THE 8XC748 AND THE 80C51

Memory Organization

The central processing unit (CPU) manipulates operands in two address spaces as shown in Figure 3. The part's internal memory space consists of 2k bytes of program memory, and 64 bytes of data RAM overlapped with the 128-byte special function register area. The differences from the 80C51 are in RAM size (64 bytes vs. 128 bytes), in external RAM access (not available on the 83C748), in internal ROM size (2k bytes vs. 4k bytes), and in external program memory expansion (not available on the 83C748). The 128-byte special function register (SFR) space is accessed as on the 80C51 with some of the registers having been changed to reflect changes in the 83C748 peripheral functions. The stack may be located anywhere in internal RAM by loading the 8-bit stack pointer (SP). It should be noted that stack depth is limited to 64 bytes, the amount of available RAM. A reset loads the stack pointer with 07 (which is pre-incremented on a PUSH instruction).

Program Memory

On the 8XC748, program memory is 2048 bytes long and is not externally expandable, so the 80C51 instructions MOVX, LJMP, and LCALL are not implemented. The only fixed locations in program memory are the addresses at which execution is taken up in response to reset and interrupts, which are as follows:

	Program Memory
Event	Address
Reset	000
External INT0	003
Counter/timer 0	00B
External INT1	013
Timer I	01B

Counter/Timer Subsystem

The 8XC748 has one counter/timer called timer/counter 0. Its operation is similar to mode 2 operation on the 80C51, but is extended to 16 bits with 16 bits of autoload. The controls for this counter are centralized in a single register called TCON.

Timer I is available for use as a fixed 10-bit time-base, or as a watchdog.

Counter Timer – Special Function Register

The counter/timer has only one mode of operation, so the TMOD SFR is not used. There is also only one counter/timer, so there is no need for the TL1 and TH1 SFRs found on the 80C51. These have been replaced on the 8XC748 by RTL and RTH, the counter/timer reload registers. Table 2 shows the special function registers, their locations, and reset values.

Interrupt Subsystem – Fixed Priority

The IP register and the 2-level interrupt system of the 80C51 are eliminated. Simultaneous interrupt conditions are resolved by a single-level, fixed priority as follows:

Highest priority:	Pin INT0
	Counter/timer flag
	Pin INT1
Lowest priority:	Timer I

Special Function Register – Interrupt Subsystem

0

Because the interrupt structure is single level on the 83C748, there is no need for the IP SFR, so it is not used.

Special Function Register – Serial Communications

The 8XC748 contains many of the special function registers (SFR) that are found on the 80C51. Due to the different peripheral features on the 8XC748, there are several additional SFRs. Since the UART found on 80C51 has been removed, the UART SFRs SCON and SBUF have also been removed.

I/O Port Latches (P0, P1, P3)

The port latches function the same as those on the 80C51. Since there is no port 2 on the 83C748, the P2 latch is not used. Port 0 on the 83C748 has only 3 bits, so only 3 bits of the P0 SFR have a useful function.

Data Pointer (DPTR)

The data pointer (DPTR) consists of a high byte (DPH) and a low byte (DPL). In the 80C51 this register allows the access of external data memory using the MOVX instruction. Since the 83C748 does not support MOVX or external memory accesses, this register is generally used as a 16-bit offset pointer of the accumulator in a MOVC instruction. DPTR may also be manipulated as two independent 8-bit registers.



Figure 3. Memory Map

83C748/87C748

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BI MSB	FADDRE	SS, SYME	OL, OR A	LTERNAT	IVE PORT	FUNCTIO	N LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
DPTR: DPH DPL	Data pointer (2 bytes) High byte Low byte	83H 82H									00H 00H
			AF	AE	AD	AC	AB	AA	A9	A8	
IE*#	Interrupt enable	A8H	EA	-	-	-	ETI	EX1	ET0	EX0	00H
								82	81	80	
P0*#	Port 0	80H	-	-	-	-	-	-	-	-	xxxxx111B
			97	96	95	94	93	92	91	90	
P1*	Port 1	90H	Т0	INT1	<u>INTO</u>	-	-	-	-	-	FFH
P3*	Port 3	B0H	B7	B6	B5	B4	B3	B2	B1	B0	FFH
PCON#	Power control	87H	_	_	-	-	-	_	PD	IDL	xxxxxx00B
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	-	Р	00H
SP	Stack pointer	81H	8F	8E	8D	8C	8B	8A	89	88	07H
TCON*#	Timer/counter control	88H	GATE	C/T	TF	TR	IE0	IT0	IE1	IT1	00H
TL# TH#	Timer low byte Timer high byte	8AH 8CH	DF	DE	DD	DC	DB	DA	D9	D8	00H 00H
TICON*#	Timer I control	D8H/RD			0	TIRUN	-	- DA	-	-	0000xx00B
1000 #		WR	_	_	CLRTI	TIRUN	_	_	_	_	UUUUAUUB
RTL#	Timer low reload	8BH							I		00Н
RTH#	Timer high reload	8DH									00H

Table 2. 8XC748 Special Function Registers

* SFRs are bit addressable.

SFRs are modified from or added to the 80C51 SFRs.

I/O Port Structure

The 8XC748 has two 8-bit ports (ports 1 and 3) and one 3-bit port (port 0). All three ports on the 8XC748 are bidirectional. Each consists of a latch (special function register P0, P1, P3), an output driver, and an input buffer. Three port 1 pins and two port 0 pins are multifunctional. In addition to being port pins, these pins serve the function of special features as follows:

Port Pin Alternate Function

- P1.5 INT0 (external interrupt 0 input)
- P1.6 INT1 (external interrupt 1 input)
- P1.7 T0 (timer 0 external input)

Ports 1 and 3 are identical in structure to the same ports on the 80C51. The structure of port 0 on the 8XC748 is similar to that of the 80C51 but does not include address/data input and output circuitry. As on the 80C51, ports 1 and 3 are quasi-bidirectional while port 0 is bidirectional with no internal pullups.

Timer/Counter

The 8XC748 has two timers: a 16-bit timer/counter and a 10-bit fixed-rate timer. The 16-bit timer/counter's operation is similar to mode 2 operation on the 80C51, but is extended to 16 bits. The timer/counter is clocked by either 1/12 the oscillator frequency or by transitions on the T0 pin. The C/T pin in special function register TCON selects between these two modes. When the TCON TR bit is set, the timer/counter is enabled. Register pair TH and TL are incremented by the clock source. When the register pair overflows, the register pair is reloaded with the values in registers RTH and RTL. The value in the reload registers is left unchanged. See the 83C748 counter/timer block diagram in Figure 4. The TF bit in special function register TCON is set on counter overflow and, if the interrupt is enabled, will generate an interrupt.

83C748/87C748

TCON Register

MSB					-			LSB			
GATE	C/	т	TF	TR	IE0	IT0	IE1	IT1			
GATE		 Timer/counter is enabled only when INT0 pin is high, and TR is 1. Timer/counter is enabled when TR is 1. 									
C/T	1 0	– C	Counter/ti	mer oper	ation fror	n T0 pin.					
TF	1 0	– S – C	 Timer operation from internal clock. Set on overflow of TH. Cleared when processor vectors to interrupt routine and by reset. 								
TR		-	ïmer/cou ïmer/cou								
IE0	1	– E	dge dete	cted in II	NTO.						
IT0	1	– П	NTO is ed	ge trigge	ered.						
	0	– 11	NTO is lev	el sensit	tive.						
IE1	1	– E	 Edge detected on INT1. 								
IT1	1	- 11	NT1 is ed	ge trigge	ered.						
	0	- 11	NT1 is lev	el sensit	tive.						

These flags are functionally identical to the corresponding 80C51 flags, except that there is only one timer on the 83C748 and the flags are therefore combined into one register.

Note that the positions of the IE0/IT0 and IE1/IT1 bits are transposed from the positions used in the standard 80C51 TCON register.

Timer I Implementation

Timer I is clocked once per machine cycle, which is the oscillator frequency divided by 12. The timer operation is enabled by setting the TIRUN bit (bit 4) in the I2CFG register. Writing a 0 into the TIRUN bit will stop and clear the timer. The timer is 10 bits wide, and when it reaches the terminal count of 1024, it carries out and sets the Timer I interrupt flag. An interrupt will occur if the Timer I interrupt is enabled by bit ETI (bit 4) of the Interrupt Enable (IE) register, and global interrupts are enabled by bit EA (bit 7) of the same IE register.

The vector address for the Timer I interrupt is 1Bhex, and the interrupt service routine must start at this address. As with all 8051 family microcontrollers, only the Program Counter is pushed onto the stack upon interrupt (other registers that are used both by the interrupt service routine and elsewhere must be explicitly saved). The Timer I interrupt flag is cleared by setting the CKRTI bit (bit 5 of the I1CFG register. For more information, see application note AN427.

Interrupts

The interrupt structure is a four-source, one-level interrupt system. Interrupt sources common to the 80C51 are the external interrupts ($\overline{\text{INT0}}$, $\overline{\text{INT1}}$) and the timer/counter interrupt (ET0). Timer I interrupt (ETI) is the other interrupt source. The interrupt sources are listed below in their order of polling sequence priority.

Upon interrupt or reset the program counter is loaded with specific values for the appropriate interrupt service routine in program memory. These values are:

F	Program Memory	
Event	Address	Priority
Reset	000	Highest
INT0	003	
Counter/Timer 0	00B	
INT1	013	
Timer I	01B	Lowest

The interrupt enable register (IE) is used to individually enable or disable the four sources. Bit $\overline{\mathsf{EA}}$ in the interrupt enable register can be used to globally enable or disable all interrupt sources. The interrupt enable register is described below. All other interrupt details are based on the 80C51 interrupt architecture.

Interrupt Enable Register

	ĒĀ	х	х		ETI	EX1	ET0	EX0
S	Symbol Position Function							
	ĒĀ	IE.7	will inte	Disables all interrupts. If EA = 0, no interrupt will be acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit				

-	IE.6	Reserved
-	IE.5	Reserved
-	IE.4	Reserved
ETI	IE.3	Enables or disables the Timer I overflow interrupt. If ET1 = 0, the Timer I interrupt is disabled.
EX1	IE.2	Enables or disables external interrupt 1. If EX1 = 0, external interrupt 1 is disabled.
ET0	IE.1	Enables or disables the Timer 0 overflow interrupt. If $ET0 = 0$, the Timer 0 interrupt is disabled.
EX0	IE.0	Enables or disables external interrupt 0. If EX0 = 0, external interrupt 0 is disabled.



Figure 4. 83C748 Counter/Timer Block Diagram

83C748/87C748

87C748 PROGRAMMING CONSIDERATIONS

EPROM Characteristics

The 87C748 is programmed by using a modified Quick-Pulse Programming algorithm similar to that used for devices such as the 87C451 and 87C51. It differs from these devices in that a serial data stream is used to place the 87C748 in the programming mode.

Figure 5 shows a block diagram of the programming configuration for the 87C748. Port pin P0.2 is used as the programming voltage supply input (V_{PP} signal). Port pin P0.1 is used as the program (PGM/) signal. This pin is used for the 25 programming pulses.

Port 3 is used as the address input for the byte to be programmed and accepts both the high and low components of the eleven bit address. Multiplexing of these address components is performed using the ASEL input. The user should drive the ASEL input high and then drive port 3 with the high order bits of the address. ASEL should remain high for at least 13 clock cycles. ASEL may then be driven low which latches the high order bits of the address internally. the high address should remain on port 3 for at least two clock cycles after ASEL is driven low. Port 3 may then be driven with the low byte of the address. The low address will be internally stable 13 clock cycles later. The address will remain stable provided that the low byte placed on port 3 is held stable and ASEL is kept low. **Note:** ASEL needs to be pulsed high only to change the high byte of the address.

Port 1 is used as a bidirectional data bus during programming and verify operations. During programming mode, it accepts the byte to be programmed. During verify mode, it provides the contents of the EPROM location specified by the address which has been supplied to Port 3.

The XTAL1 pin is the oscillator input and receives the master system clock. This clock should be between 1.2 and 6MHz.

The RESET pin is used to accept the serial data stream that places the 87C748 into various programming modes. This pattern consists of a 10-bit code with the LSB sent first. Each bit is synchronized to the clock input, X1.

Programming Operation

Figures 6 and 7 show the timing diagrams for the program/verify cycle. RESET should initially be held high for at least two machine cycles. P0.1 (PGM/) and P0.2 (V_{PP}) will be at V_{OH} as a result of the RESET operation. At this point, these pins function as normal quasi-bidirectional I/O ports and the programming equipment may pull these lines low. However, prior to sending the 10-bit code on the RESET pin, the programming equipment should drive these pins high (V_{IH}). The RESET pin may now be used as the serial data input for the data stream which places the 87C748 in the programming mode. Data bits are sampled during the clock high time and thus should only change during the time that the clock is low. Following transmission of the last data bit, the RESET pin should be held low.

Next the address information for the location to be programmed is placed on port 3 and ASEL is used to perform the address multiplexing, as previously described. At this time, port 1 functions as an output.

A high voltage V_{PP} level is then applied to the V_{PP} input (P0.2). (This sets Port 1 as an input port). The data to be programmed into the EPROM array is then placed on Port 1. This is followed by a series of programming pulses applied to the PGM/ pin (P0.1). These pulses are created by driving P0.1 low and then high. This pulse is repeated until a total of 25 programming pulses have occurred. At the conclusion of the last pulse, the PGM/ signal should remain high.

The V_{PP} signal may now be driven to the V_{OH} level, placing the 87C748 in the verify mode. (Port 1 is now used as an output port). After four machine cycles (48 clock periods), the contents of the addressed location in the EPROM array will appear on Port 1.

The next programming cycle may now be initiated by placing the address information at the inputs of the multiplexed buffers, driving the V_{PP} pin to the V_{PP} voltage level, providing the byte to be programmed to Port1 and issuing the 26 programming pulses on the PGM/ pin, bringing V_{PP} back down to the V_C level and verifying the byte.

Programming Modes

The 87C748 has four programming features incorporated within its EPROM array. These include the USER EPROM for storage of the application's code, a 16-byte encryption key array and two security bits. Programming and verification of these four elements are selected by a combination of the serial data stream applied to the RESET pin and the voltage levels applied to port pins P0.1 and P0.2. The various combinations are shown in Table 3.

Table 3. Implementing Program/Verify Modes

OPERATION	SERIAL CODE	P0.1 (PGM/)	P0.2 (V _{PP})
Program user EPROM	296H	-*	V _{PP}
Verify user EPROM	296H	VIH	VIH
Program key EPROM	292H	-*	V _{PP}
Verify key EPROM	292H	VIH	VIH
Program security bit 1	29AH	-*	V _{PP}
Program security bit 2	298H	-*	V _{PP}
Verify security bits	29AH	VIH	V _{IH}

NOTE:

* Pulsed from V_{IH} to V_{IL} and returned to V_{IH}.

Encryption Key Table

The 87C748 includes a 16-byte EPROM array that is programmable by the end user. The contents of this array can then be used to encrypt the program memory contents during a program memory verify operation. When a program memory verify operation is performed, the contents of the program memory location is XNOR'ed with one of the bytes in the 16-byte encryption table. The resulting data pattern is then provided to port 1 as the verify data. The encryption mechanism can be disable, in essence, by leaving the bytes in the encryption table in their erased state (FFH) since the XNOR product of a bit with a logical one will result in the original bit. The encryption bytes are mapped with the code memory in 16-byte groups. the first byte in code memory will be encrypted with the first byte in the encryption table; the second byte in code memory will be encrypted with the second byte in the encryption table and so forth up to and including the 16the byte. The encryption repeats in 16-byte groups; the 17th byte in the code memory will be encrypted with the first byte in the encryption table, and so forth.

83C748/87C748

Security Bits

Two security bits, security bit 1 and security bit 2, are provided to limit access to the USER EPROM and encryption key arrays. Security bit 1 is the program inhibit bit, and once programmed performs the following functions:

- 1. Additional programming of the USER EPROM is inhibited.
- 2. Additional programming of the encryption key is inhibited.
- 3. Verification of the encryption key is inhibited.
- 4. Verification of the USER EPROM and the security bit levels may still be performed.

(If the encryption key array is being used, this security bit should be programmed by the user to prevent unauthorized parties from reprogramming the encryption key to all logical zero bits. Such programming would provide data during a verify cycle that is the logical complement of the USER EPROM contents).

Security bit 2, the verify inhibit bit, prevents verification of both the USER EPROM array and the encryption key arrays. The security bit levels may still be verified.

Programming and Verifying Security Bits

Security bits are programmed employing the same techniques used to program the USER EPROM and KEY arrays using serial data streams and logic levels on port pins indicated in Table 3. When programming either security bit, it is not necessary to provide address or data information to the 87C748 on ports 1 and 3. Verification occurs in a similar manner using the RESET serial stream shown in Table 3. Port 3 is not required to be driven and the results of the verify operation will appear on ports 1.6 and 1.7.

Ports 1.7 contains the security bit 1 data and is a logical one if programmed and a logical zero if erased. Likewise, P1.6 contains the security bit 2 data and is a logical one if programmed and a logical zero if erased.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Flourless part number 2345–5 or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000 μ W/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

EPROM PROGRAMMING AND VERIFICATION

 $T_{amb} = 21^{\circ}C$ to +27°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$

SYMBOL	PARAMETER	MIN	MAX	UNIT	
1/t _{CLCL}	Oscillator/clock frequency	1.2	6	MHz	
t _{AVGL} 1	Address setup to P0.1 (PROG–) low	10μs + 24t _{CLCL}			
t _{GHAX}	Address hold after P0.1 (PROG–) high	48t _{CLCL}			
t _{DVGL}	Data setup to P0.1 (PROG–) low	38t _{CLCL}			
t _{GHDX}	Data hold after P0.1 (PROG–) high	36t _{CLCL}			
t _{SHGL}	V _{PP} setup to P0.1 (PROG–) low	10		μs	
t _{GHSL}	V _{PP} hold after P0.1 (PROG–)	10		μs	
t _{GLGH}	P0.1 (PROG–) width	90	110	μs	
t _{AVQV} ²	V _{PP} low (V _{CC}) to data valid		48t _{CLCL}		
t _{GHGL}	P0.1 (PROG–) high to P0.1 (PROG–) low	10		μs	
t _{MASEL}	ASEL high time	13t _{CLCL}			
t _{HAHLD}	Address hold time	2t _{CLCL}			
t _{HASET}	Address setup to ASEL	13t _{CLCL}			
t _{ADSTA}	Low address to valid data		48t _{CLCL}		

NOTES:

1. Address should be valid at least $24t_{CLCL}$ before the rising edge of P0.2 (V_{PP}).

2. For a pure verify mode, i.e., no program mode in between, tAVQV is 14t_{CLCL} maximum.

83C748/87C748



Figure 5. Programming Configuration



Figure 6. Entry into Program/Verify Modes



Figure 7. Program/Verify Cycle