### **CMOS** single-chip 8-bit microcontrollers

### 80C528/83C528

#### DESCRIPTION

The 8XC528 single-chip 8-bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 8XC528 has the same instruction set as the 80C51. Three versions of the derivative exist:

- 83C528 32k bytes mask programmable ROM
- 80C528 ROMless version of the 83C528
- 87C528 32k bytes EPROM (described in a separate data sheet)

This device provides architectural enhancements that make it applicable in a variety of applications in consumer, telecom and general control systems, especially in those systems which need large ROM and RAM capacity on-chip.

The 8XC528 contains a  $32k \times 8$  ROM (83C528), a  $512 \times 8$  RAM, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a 16-bit timer (identical to the timer 2 of the 80C52), a watchdog timer with a separate oscillator, a

multi-source, two-priority-level, nested interrupt structure, two serial interfaces (UART and I<sup>2</sup>C-bus), and on-chip oscillator and timing circuits.


In addition, the 8XC528 has two software selectable modes of power reduction — idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.



#### **FEATURES**

- 80C51 instruction set
  - 32k × 8 ROM (83C528)
  - ROMIess (80C528)
  - 512 × 8 RAM
  - Memory addressing capability
     64k ROM and 64k RAM
  - Three 16-bit counter/timers
  - On-chip watchdog timer with oscillator
  - Full duplex UART
  - I2C serial interface
  - Four 8-bit I/O ports
- Power control modes:
  - Idle mode
  - Power-down mode
- Warm start from power-down
- CMOS and TTL compatible
- Extended temperature ranges
- ROM code protection
- 7-source and 7-vector interrupt structure with 2 priority levels
- Up to 3 external interrupt request inputs
- Two programmable power reduction modes (Idle and Power-down)
- Termination of Idle mode by any interrupt, external or WDT (watchdog) reset
- XTAL frequency range: 1.2 MHz to 16 MHz


### **PIN CONFIGURATIONS**




## CMOS single-chip 8-bit microcontrollers

### 80C528/83C528


# CERAMIC AND PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



# PLASTIC QUAD FLAT PACK PIN FUNCTIONS



### LOGIC SYMBOL



# CMOS single-chip 8-bit microcontrollers

80C528/83C528

### **ORDERING INFORMATION**

PART OR	PHILIPS PART ORDER NUMBER PART MARKING		TH AMERICA ORDER IBER			
ROMIess	ROM	ROMIess	ROM	Drawing Number	TEMPERATURE °C RANGE AND PACKAGE	FREQ MHz
P80C528FBP	P83C528FBP/xxx	P80C528FBP N	P83C528FBP N	SOT129-1	0 to +70, Plastic Dual In-line Package	16
P80C528FBA	P83C528FBA/xxx	P80C528FBA A	P83C528FBA A	SOT187-2	0 to +70, Plastic Leaded Chip Carrier	16
P80C528FBB P80C528FFP	P83C528FBB/xxx P83C528FFP/xxx	P80C528FBB B P80C528FFP N	P83C528FBB B P83C528FFP N	SOT307-2 SOT129-1	0 to +70, Plastic Quad Flat Pack  -40 to +85, Plastic Dual In-line Package	16 16
1 00 00 20111	1 00002011177000	7 00 00 201 1 1 1	7 000020111 11	3311231	10 to 100, 1 ladio 2 da III lino 1 donago	
P80C528FFA	P83C528FFA/xxx	P80C528FFA A	P83C528FFA A	SOT187-2	-40 to +85, Plastic Leaded Chip Carrier	16
P80C528FFB	P83C528FFB/xxx	P80C528FFB B	P83C528FFB B	SOT307-2	–40 to +85, Plastic Quad Flat Pack	16
P80C528FHP	P83C528FHP/xxx	P80C528FHP N	P83C528FHP N	SOT129-1	-40 to +125, Plastic Dual In-line Package	16
P80C528FHA	P83C528FHA/xxx	P80C528FHA A	P83C528FHA A	SOT187-2	-40 to +125, Plastic Leaded Chip Carrier	16
P80C528FHB	P83C528FHB/xxx	P80C528FHB B	P83C528FHB B	SOT307-2	–40 to +125, Plastic Quad Flat Pack	16
	P83C528FBR/xxx			SOT270-1	0 to +70, Plastic Shrink Dual In-Linr Package	16

### NOTE:


<sup>1.</sup> xxx denotes the ROM code number.

EPROM	Drawing Number	TEMPERATURE °C RANGE AND PACKAGE	FREQ MHz
P87C528EBP N	SOT129-1	0 to +70, Plastic Dual In-line Package	16
P87C528EBF FA	0590B	0 to +70, Ceramic Dual In-line Package w/Window	16
P87C528EBA AA	SOT187-2	0 to +70, Plastic Leaded Chip Carrier	16
P87C528EBL KA	1472A	0 to +70, Ceramic Leaded Chip Carrier w/Window	16
P87C528EBB B	SOT307-2	0 to +70, Plastic Quad Flat Pack	16
P87C528EFP N	SOT129-1	–40 to +85, Plastic Dual In-line Package	16
P87C528EFF FA	0590B	–40 to +85, Ceramic Dual In-line Package w/Window	16
P87C528EFF FA	SOT187-2	-40 to +85, Plastic Leaded Chip Carrier	16
P87C528EFL KA	1472A	–40 to +85, Ceramic Leaded Chip Carrier w/Window	16
P87C528EFB B	SOT307-2	-40 to +85, Plastic Quad Flat Pack	16
P87C528GBP N	SOT129-1	0 to +70, Plastic Dual In-line Package	20
P87C528GBF FA	0590B	0 to +70, Ceramic Dual In-line Package w/Window	20
P87C528GBA A	SOT187-2	0 to +70, Plastic Leaded Chip Carrier	20
P87C528GBL KA	1472A	0 to +70, Ceramic Leaded Chip Carrier w/Window	20
P87C528GFP N	SOT129-1	–40 to +85, Plastic Dual In-line Package	20
P87C528GFF FA	0590B	–40 to +85, Ceramic Dual In-line Package w/Window	20
P87C528GFA A	SOT187-2	-40 to +85, Plastic Leaded Chip Carrier	20
P87C528GFL KA	1472A	–40 to +85, Ceramic Leaded Chip Carrier w/Window	20

## CMOS single-chip 8-bit microcontrollers

### 80C528/83C528

### **BLOCK DIAGRAM**



## 80C528/83C528

### **PIN DESCRIPTION**

	PIN NO.							
MNEMONIC	DIP	SDIL	LCC	QFP	TYPE	NAME AND FUNCTION		
V <sub>SS</sub> V <sub>DD</sub>	20 40	21 42	22 44	16 38	 	Ground: circuit ground potential.  Power Supply: +5V power supply pin during normal operation, Idle mode and Power-down mode.		
P0.0-0.7	39–32	41–34	43–36	37–30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.		
P1.0-P1.7	1–8	1–8	2–9	40–44 1–3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which have open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 1 can sink/source one TTL (4 LSTTL) inputs.		
	1	1	2	40	1	T2 (P1.0): Timer/counter 2 external count input (following edge triggered).		
	2 7	2 7	3 8	41 2	  /O	T2EX (P1.1): Timer/counter 2 trigger input. SCL (P1.6): I <sup>2</sup> C serial port clock line.		
	8	8	9	3	1/0	SDA (P1.7): 1 <sup>2</sup> C serial port data line.		
D2 0 D2 7		· -			1/0	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that		
P2.0-P2.7	21–28	22–29	24–31	18–25	1/0	have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.		
P3.0-P3.7	10–17	10–18 (11=NC)	11, 13–19	5, 7–13	I/O	<b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 3 also serves the special features of the SC80C51 family, as listed below:		
	10	10	11	5	1	RxD (P3.0): Serial input port		
	11 12	12 13	13 14	7 8	0	TxD (P3.1): Serial output port  NTO (P3.2): External interrupt		
	13	14	15	9	li	INT1 (P3.3): External interrupt		
	14	15	16	10	i	T0 (P3.4): Timer 0 external input		
	15	16	17	11	- 1	T1 (P3.5): Timer 1 external input		
	16	17	18	12	0	WR (P3.6): External data memory write strobe		
	17	18	19	13	0	RD (P3.7): External data memory read strobe		
RST	9	9	10	4	I/O	<b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V <sub>SS</sub> permits a power-on reset using only an external capacitor to V <sub>DD</sub> . After a watchdog timer overflow, this pin is pulled high while the internal reset signal is active.		
ALE	30	31	33	27	I/O	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory.		
PSEN	29	30	32	26	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.		
ĒΑ	31	33	35	29	I	External Access Enable: EA must be externally held low during RESET to enable the device to fetch code from external program memory locations 0000H to 7FFFH. If EA is held high during RESET, the device executes from internal program memory unless the program counter contains an address greater than 7FFFH. EA is don't care after RESET.		
XTAL1	19	20	21	15	I	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.		
XTAL2	18	19	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.		

80C528/83C528

Table 1. 8XC524/8XC528 Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT MSB	Γ ADDRE	SS, SYME	BOL, OR A	LTERNAT	IVE PORT	FUNCTIO	DN LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
В*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
DPTR: DPH DPL	Data pointer (2 bytes): Data pointer high Data pointer low	83H 82H									00H 00H
			AF	AE	AD	AC	AB	AA	A9	A8	
IE*#	Interrupt enable	A8H	EA	ES1	ET2	ES0	ET1	EX1	ET0	EX0	00H
			BF	BE	BD	ВС	BB	BA	B9	B8	
IP*#	Interrupt priority	B8H	_	PS1	PT2	PS0	PT1	PX1	PT0	PX0	x0000000B
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	
P1*	Port 1	90H	SDA	SEL	_	_	-	-	T2EX	T2	FFH
			A7	A6	A5	A4	А3	A2	A1	A0	
P2*	Port 2	A0H	A15	A14	A13	A12	A11	A10	A9	A8	FFH
			B7	В6	B5	B4	В3	B2	B1	В0	
P3*	Port 3	вон	RD	WR	T1	T0	INT1	INT0	TxD	RxD	FFH
PCON	Power control	87H	SMOD	_	-	_	GF1	GF0	PD	IDL	0xxx0000B
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	F1	Р	00H
RCAP2H# RCAP2L# SBUF	Capture high Capture low Serial data buffer	CBH CAH 99H									00H 00H xxxxxxxxB
			9F	9E	9D	9C	9B	9A	99	98	
SCON*	Serial controller	98H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	00H
S1BIT#	Serial I <sup>2</sup> C data	D9H/RD	SDI	0	0	0	0	0	0	0	x0000000B
		WR	SD0	Х	Х	Х	Х	Х	Х	Х	0xxxxxxxB
S1INT#	Serial I <sup>2</sup> C interrupt	DAH	INT	Х	Х	Х	Х	Х	Х	Х	0xxxxxxxB
			DF	DE	DD	DC	DB	DA	D9	D8	
S1SCS*#	Serial I <sup>2</sup> C control	D8H/RD	SDI	SCI	CLH	BB	RBF	WBF	STR	ENS	xxxx0000B
		WR	SD0	SC0	CLH	Х	Х	X	STR	ENS	00xxxx00B
SP	Stack pointer	81H									07H
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
			CF	CE	CD	CC	СВ	CA	C9	C8	
T2CON*#	Timer 2 control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00H
TH0 TH1 TH2# TL0 TL1 TL2# T3#	Timer high 0 Timer high 1 Timer high 2 Timer low 0 Timer low 1 Timer low 2 Watchdog timer	8CH 8DH CDH 8AH 8BH CCH FFH									00H 00H 00H 00H 00H 00H 00H
TMOD	Timer mode	89H	GATE	C/T	M1	M0	GATE	C/T	M1	M0	00H
WDCON#	Watchdog control	A5H									A5H

<sup>\*</sup> SFRs are bit addressable.

<sup>#</sup> SFRs are modified from or added to the 80C51 SFRs.

### CMOS single-chip 8-bit microcontrollers

80C528/83C528

Table 2. Internal and External Program Memory Access with Security Bit Set

INSTRUCTION	ACCESS TO INTERNAL PROGRAM MEMORY	ACCESS TO EXTERNAL PROGRAM MEMORY
MOVC in internal program memory	YES	YES
MOVC in external program memory	NO	YES

#### ROM CODE PROTECTION

By setting a mask programmable security bit, the ROM content in the 83C528 is protected, i.e., it cannot be read out by any test mode or by any instruction in the external program memory space. The MOVC instructions are the only ones which have access to program code in the internal or external program memory. The EA input is latched during RESET and is 'don't care' after RESET (also if security bit is not set). This implementation prevents reading from internal program code by switching from external program memory to internal program memory during MOVC instruction or an instruction that handles immediate data. Table 2 lists the access to the internal and external program memory by the MOVC instructions when the security bit has been set to logical one. If the security bit has been set to a logical 0 there are no restrictions for the MOVC instructions.

#### INTERNAL DATA MEMORY

The internal data memory is divided into three physically separated segments: 256 bytes of RAM, 256 bytes of AUX-RAM, and a 128 bytes special function area. These can be addressed each in a different way.

- RAM 0 to 127 can be addressed directly and indirectly as in the 80C51. Address pointers are R0 and R1 of the selected register bank.
- RAM 128 to 255 can only be addressed indirectly as in the 80C51. Address pointers are R0 and R1 of the selected register bank.
- AUX-RAM 0 to 255 is indirectly addressed in the same way as external data memory with the MOVX instructions. Address pointers are R0, R1 of the selected register bank and DPTR. An access to AUX-RAM 0 to 255 will not affect ports P0, P2, P3.6 and P3.7.

An access to external data memory locations higher than 255 will be performed with the MOVX DPTR instructions in the same way as in the 8051 structure, so with P0 and P2 as data/address bus and P3.6 and P3.7 as write and read timing signals. Note that these external data memory cannot be accessed with R0 and R1 as address pointer.

#### TIMER 2

Timer 2 is functionally equal to the Timer 2 of the 8052AH. Timer 2 is a 16-bit timer/counter. These 16 bits are formed by two special function registers TL2 and TH2. Another pair of special function register RCAP2L and RCAP2H form a 16-bit capture register or a 16-bit reload register. Like Timer 0 and 1, it can operate either as a timer or as an event counter. This is selected by bit C/T2N in the special function register T2CON. It has three operating modes: capture, autoload, and baud rate generator mode which are selected by bits in T2CON.

#### WATCHDOG TIMER T3

The watchdog timer consists of an 11-bit prescaler and an 8-bit timer formed by special function register T3. The prescaler is incremented by an on-chip oscillator with a fixed frequency of 1MHz. The maximum tolerance on this frequency is -50% and +100%. The 8-bit timer increments every 2048 cycles of the on-chip oscillator. When a timer overflow occurs, the microcontroller is reset and a reset output pulse of  $16 \times 2048$ cycles of the on-chip oscillator is generated at pin RST. The internal RESET signal is not inhibited when the external RST pin is kept low by, for example, an external reset circuit. The RESET signal drives port 1, 2, 3 into the high state and port 0 into the high impedance state.

The watchdog timer is controlled by one special function register WDCON with the direct address location A5H. WDCON can be read and written by software. A value of A5H in WDCON halts the on-chip oscillator and clears both the prescaler and timer T3. After the RESET signal, WDCON contains A5H. Every value other than A5H in WDCON enables the watchdog timer. When the watchdog timer is enabled, it runs independently of the XTAL-clock.

Timer T3 can be read on the fly. Timer T3 can only be written if WDCON contains the value 5AH. A successful write operation to T3 will clear the prescaler and WDCON, leaving the watchdog enabled and preventing inadvertent changes of T3. To prevent an overflow of the watchdog timer, the user

program has to reload the watchdog timer within periods that are shorter than the programmed watchdog timer internal. This time interval is determined by an 8-bit value that has to be loaded in register T3 while at the same time the prescaler is cleared by hardware.

Watchdog timer interval =

$$\frac{[256 - (T3)] \times 2048}{\text{on - chip oscillator frequency}}$$

### BIT-LEVEL I<sup>2</sup>C INTERFACE

This bit-level serial I/O interface supports the I<sup>2</sup>C-bus. P1.6/SCL and P1.7/SDA are the serial I/O pins. These two pins meet the I<sup>2</sup>C specification concerning the input levels and output drive capability. Consequently, these pins have an open drain output configuration. All the four modes of the I<sup>2</sup>C-bus are supported:

- master transmitter
- master receiver
- slave transmitter
- slave receiver

The advantages of the bit-level I<sup>2</sup>C hardware compared with a full software I<sup>2</sup>C implementation are:

- the hardware can generate the SCL pulse
- Testing a single bit (RBF respectively, WBF) is sufficient as a check for error free transmission.

The bit-level I<sup>2</sup>C hardware operates on serial bit level and performs the following functions:

- filtering the incoming serial data and clock signals
- recognizing the START condition
- generating a serial interrupt request SI after reception of a START condition and the first falling edge of the serial clock
- recognizing the STOP condition
- recognizing a serial clock pulse on the SCL line
- latching a serial bit on the SDA line (SDI)
- stretching the SCL LOW period of the serial clock to suspend the transfer of the next serial data bit

### CMOS single-chip 8-bit microcontrollers

### 80C528/83C528

- setting Read Bit Finished (RBF) when the SCL clock pulse has finished and Write Bit Finished (WBF) if there is no arbitration loss detected (i.e., SDA = 0 while SDO = 1)
- setting a serial clock Low-to-High detected (CLH) flag
- setting a Bus Busy (BB) flag on a START condition and clearing this flag on a STOP condition
- releasing the SCL line and clearing the CLH, RBF and WBF flags to resume transfer of the next serial data bit
- generating an automatic clock if the single bit data register S1BIT is used in master mode.

The following functions must be done in software:

- handling the I<sup>2</sup>C START interrupts
- converting serial to parallel data when receiving
- converting parallel to serial data when transmitting
- comparing the received slave address with its own
- interpreting the acknowledge information

- guarding the  $I^2C$  status if RBF or WBF = 0.

Additionally, if acting as master:

- generating START and STOP conditions
- handling bus arbitration
- generating serial clock pulses if S1BIT is not used.

Three SFRs control the bit-level I<sup>2</sup>C interface: S1INT, S1BIT and S1SCS.

### **INTERRUPT SYSTEM**

The interrupt structure of the 8XC528 is the same as that used in the 80C51, but includes two additional interrupt sources: one for the third timer/counter, T2, and one for the I<sup>2</sup>C interface. The interrupt enable and interrupt priority registers are IE and IP.

#### IE: Interrupt Enable Register

This register is located at address A8H. Refer to Table 3.


#### IE SFR (A8H)

7	6				2		
EA	ES1	ET2	ES	ET1	EX1	ET0	EX0

#### IP: Interrupt Priority Register

This register is located at address B8H. Refer to Table 4.

#### IP SFR (B8H)



The interrupt vector locations and the interrupt priorities are:

Source		Priority within Level
Vector	Address	
0003H	IE0	Highest
002BH	TF2+EXF2	
0053H	SI (I <sup>2</sup> C)	
000BH	TF0	
0013H	IE1	
001BH	TF1	
0023H	R1+T1	Lowest

### Table 3. Description of IE Bits

MNEMONIC	BIT	FUNCTION
EA	IE.7	General enable/disable control:  0 = <b>NO</b> interrupt is enabled.  1 = <b>ANY</b> individually enabled interrupt will be accepted.
ES1	IE.6	Enable bit-level I <sub>2</sub> C I/O interrupt
ET2	IE.5	Enable <b>Timer 2</b> interrupt
ES	IE.4	Enable Serial Port interrupt
ET1	IE.3	Enable <b>Timer 1</b> interrupt
EX1	IE.2	Enable External interrupt 1
ET0	IE.1	Enable <b>Timer 0</b> interrupt
EX0	IE.0	Enable External interrupt 0

### Table 4. Description of IP Bits

MNEMONIC	BIT	FUNCTION
_	IP.7	Reserved.
PS1	IP.6	Bit-level I <sup>2</sup> C interrupt priority level
PT2	IP.5	Timer 2 interrupt priority level
PS	IP.4	Serial Port interrupt priority level
PT1	IP.3	Timer 1 interrupt priority level
PX1	IP.2	External Interrupt 1 priority level
PT0	IP.1	Timer 0 interrupt priority level
PX0	IP.0	External Interrupt 0 priority level

### CMOS single-chip 8-bit microcontrollers

### 80C528/83C528

# OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Logic Symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

#### RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-up, the voltage on V<sub>DD</sub> and RST must come up at the same time for a proper start-up.

#### **IDLE MODE**

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

#### **POWER-DOWN MODE**

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. The power-down mode can be terminated by a RESET in the same way as in the 80C51 or in addition by one of two external interrupts, INTO or INT1. A termination with an external interrupt does not affect the internal data memory and does not affect the special function registers. This makes it possible to exit power-down without changing the port output levels. To terminate the power-down mode with an external interrupt INTO or INT1 must be switched to level-sensitive and must be enabled. The external interrupt input

signal INTO and INT1 must be kept low until the oscillator has restarted and stabilized. An instruction following the instruction that puts the device in the power-down mode will be executed. A reset generated by the watchdog timer terminates the power-down mode in the same way as an external RESET, and only the contents of the on-chip RAM are preserved. The control bits for the reduced power modes are in the special function register PCON.

#### **DESIGN CONSIDERATIONS**

At power-on, the voltage on  $V_{DD}$  and RST must come up at the same time for a proper start-up.

When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when idle is terminated by reset, the instruction following the one that invokes idle should not be one that writes to a port pin or to external memory.

Table 5 shows the state of I/O ports during low current operating modes.

Table 5. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

### CMOS single-chip 8-bit microcontrollers

80C528/83C528

### **ABSOLUTE MAXIMUM RATINGS**1, 2, 3

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70, or -40 to +85, or -40 to +125	°C
Storage temperature range	-65 to +150	°C
Voltage on any other pin to V <sub>SS</sub>	–0.5 to V <sub>DD</sub> +0.5	V
Input, output current on any two pins	±10	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.0	W

### NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- 2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

### DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}\text{C to } + 70^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 20\%), \\ -40^{\circ}\text{C to } + 85^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 20\%), \\ \text{or } -40^{\circ}\text{C to } + 125^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V } \pm 10^{\circ}\text{C (V}_{DD} = 5\text{V } \pm 10\%), \\ \text{V}_{SS} = 0\text{V }$ 

			TEST	LIN	IITS	
SYMBOL	PARAMETER	PART TYPE	CONDITIONS	MIN	MAX	UNIT
V <sub>IL</sub>	Input low voltage, except EA, P1.6/SCL, P1.7/SDA	0°C to 70°C -40°C to +85°C -40°C to +125°C		-0.5 -0.5 -0.5	0.2V <sub>DD</sub> -0.1 0.2V <sub>DD</sub> -0.15 0.2V <sub>DD</sub> -0.25	V V V
V <sub>IL1</sub>	Input low voltage to EA	0°C to 70°C -40°C to +85°C -40°C to +125°C		-0.5 -0.5 -0.5	0.2V <sub>DD</sub> -0.3 0.2V <sub>DD</sub> -0.35 0.2V <sub>DD</sub> -0.45	V V V
$V_{IL2}$	Input low voltage to P1.6/SCL, P1.7/SDA <sup>3</sup>			-0.5	0.3V <sub>DD</sub>	V
V <sub>IH</sub>	Input high voltage, except XTAL1, RST, P1.6/SCL, P1.7/SDA	0°C to 70°C -40°C to +85°C -40°C to +125°C		0.2V <sub>DD</sub> +0.9 0.2V <sub>DD</sub> +1.0 0.2V <sub>DD</sub> +1.0	V <sub>DD</sub> +0.5 V <sub>DD</sub> +0.5 V <sub>DD</sub> +0.5	V V V
V <sub>IH1</sub>	Input high voltage, XTAL1, RST	0°C to 70°C -40°C to +85°C -40°C to +125°C		0.7V <sub>DD</sub> 0.7V <sub>DD</sub> +0.1 0.7V <sub>DD</sub> +0.1	V <sub>DD</sub> +0.5 V <sub>DD</sub> +0.5 V <sub>DD</sub> +0.5	V V
$V_{\text{IH2}}$	Input high voltage, P1.6/SCL, P1.7/SDA <sup>3</sup>			0.7V <sub>DD</sub>	6.0	V
V <sub>OL</sub>	Output low voltage, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA <sup>1</sup>		$I_{OL} = 1.6 \text{mA}^4$		0.45	V
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN1		$I_{OL} = 3.2 \text{mA}^4$		0.45	V
$V_{OL2}$	Output low voltage, P1.6/SCL, P1.7/SDA		$I_{OL} = 3.0 \text{mA}^4$		0.4	V
V <sub>OH</sub>	Output high voltage, ports 1, 2, 3		$V_{DD} = 5V \pm 10\%,$ $I_{OH} = -60\mu A$ $I_{OH} = -25\mu A$ $I_{OH} = -10\mu A$	2.4 0.75V <sub>DD</sub> 0.9V <sub>DD</sub>		> > >
V <sub>OH1</sub>	Output high voltage, Port 0 in external bus mode, ALE, PSEN, RST <sup>2</sup>		$V_{DD} = 5V \pm 10\%,$ $I_{OH} = -800\mu A$ $I_{OH} = -300\mu A$ $I_{OH} = -80\mu A$	2.4 0.75V <sub>DD</sub> 0.9V <sub>DD</sub>		V V V
I <sub>IL</sub>	Logical 0 input current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	0°C to 70°C -40°C to +85°C -40°C to +125°C	V <sub>IN</sub> = 0.45V		-50 -75 -75	μΑ μΑ μΑ
I <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	0°C to 70°C -40°C to +85°C -40°C to +125°C	See note 5		-650 -750 -750	μΑ μΑ μΑ

### CMOS single-chip 8-bit microcontrollers

80C528/83C528

#### DC ELECTRICAL CHARACTERISTICS (Continued)

 $T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C \text{ } (V_{DD} = 5V \pm 20\%), -40^{\circ}C \text{ to } +85^{\circ}C \text{ } (V_{DD} = 5V \pm 20\%), \text{ or } -40^{\circ}C \text{ to } +125^{\circ}C \text{ } (V_{DD} = 5V \pm 10\%), V_{SS} = 0V \text{ } (V_{DD} = 5V \pm 20\%), \text{ or } -40^{\circ}C \text{ to } +125^{\circ}C \text{ } (V_{DD} = 5V \pm 10\%), V_{SS} = 0V \text{ } (V_{DD} = 5V \pm 20\%), \text{ or } -40^{\circ}C \text{ to } +125^{\circ}C \text{ } (V_{DD} = 5V \pm 10\%), V_{SS} = 0V \text{ } (V_{DD} = 5V \pm 20\%), \text{ or } -40^{\circ}C \text{ to } +125^{\circ}C \text{ } (V_{DD} = 5V \pm 10\%), V_{SS} = 0V \text{ } (V_{DD} = 5V \pm 20\%), \text{ or } -40^{\circ}C \text{ to } +125^{\circ}C \text{ } (V_{DD} = 5V \pm 10\%), V_{SS} = 0V \text{ } (V_{DD} = 5V \pm 20\%), V_{SS} = 0V \text{ } (V_{DD} = 5V \pm$ 

			TEST	LIMITS		
SYMBOL	PARAMETER	PART TYPE	CONDITIONS	MIN	MAX	UNIT
I <sub>IL1</sub>	Input leakage current, port 0, EA		0.45 <vi<v<sub>DD</vi<v<sub>		±10	μА
I <sub>IL2</sub>	Input leakage current, P1.6/SCL, P1.7/SDA		0V <vi<6.0v 0V<v<sub>DD&lt;6.0V</v<sub></vi<6.0v 		±10	μA μA
I <sub>DD</sub>	Power supply current: Active mode Idle mode Power down mode Power down mode	-40°C to +125°C	See notes 6, 7		35 6 100 150	mA mA μA μA
R <sub>RST</sub>	Internal reset pull-down resistor			50	150	kΩ
C <sub>IO</sub>	Capacitance of I/O buffer		Freq.=1MHz T <sub>amb</sub> = 25°C		10	pF

#### NOTES:

1. Capacitive loading on Port 0 and Port 2 may cause spurious noise pulses to be superimposed on the LOW level output voltage of ALE, Port 1 and Port 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make a 1-to-0 transition during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE line may exceed 0.8V. In such cases it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.

2. Capacitive loading on Port 0 and Port 2 may cause the HIGH level output voltage on ALE and PSEN to momentarily fall below the 0.9V<sub>DD</sub> specification when the address bits are stabilizing.

3. The input threshold voltage of P1.6 and P1.7 (SlO1) meets the I<sup>2</sup>C specification, so a voltage below 0.3V<sub>DD</sub> will be recognized as a logic 0 while an input above 0.7V<sub>DD</sub> will be recognized as a logic 1.

4. Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows:

Maximum I<sub>OL</sub> per port pin: 10mA


Maximum I<sub>OL</sub> per 8-bit port: Port 0: 26mA

Ports 1, 2, & 3: 15mA

Maximum total I<sub>OL</sub> for all output pins: 71mA

If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 5. Pins of ports 1, 2, and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V<sub>IN</sub> is approximately 2V.
- 6. See Figures 9 through 12 for I<sub>DD</sub> test conditions.
- I<sub>DDMAX</sub> at other frequencies can be derived from the figure below, where FREQ is the external oscillator frequency in MHz.
   I<sub>DDMAX</sub> is given in mA.



## 80C528/83C528

### AC ELECTRICAL CHARACTERISTICS<sup>1, 2</sup>

SYMBOL	FIGURE	PARAMETER	16MHz	16MHz CLOCK		VARIABLE CLOCK	
			MIN	MAX	MIN	MAX	UNIT
1/t <sub>CLCL</sub>	1	Oscillator frequency			1.2	16	MHz
t <sub>LHLL</sub>	1	ALE pulse width	85		2t <sub>CLCL</sub> -40		ns
t <sub>AVLL</sub>	1	Address valid to ALE low	8		t <sub>CLCL</sub> -55		ns
t <sub>LLAX</sub>	1	Address hold after ALE low	28		t <sub>CLCL</sub> -35		ns
t <sub>LLIV</sub>	1	ALE low to valid instruction in		150		4t <sub>CLCL</sub> -100	ns
t <sub>LLPL</sub>	1	ALE low to PSEN low	23		t <sub>CLCL</sub> -40		ns
t <sub>PLPH</sub>	1	PSEN pulse width	143		3t <sub>CLCL</sub> -45		ns
t <sub>PLIV</sub>	1	PSEN low to valid instruction in		83		3t <sub>CLCL</sub> -105	ns
t <sub>PXIX</sub>	1	Input instruction hold after PSEN	0		0		ns
t <sub>PXIZ</sub>	1	Input instruction float after PSEN		38		t <sub>CLCL</sub> -25	ns
t <sub>AVIV</sub>	1	Address to valid instruction in		208		5t <sub>CLCL</sub> -105	ns
t <sub>PLAZ</sub>	1	PSEN low to address float		10		10	ns
Data Memo	ry		•	•	•		
t <sub>RLRH</sub>	2, 3	RD pulse width	275		6t <sub>CLCL</sub> -100		ns
t <sub>WLWH</sub>	2, 3	WR pulse width	275		6t <sub>CLCL</sub> -100		ns
t <sub>RLDV</sub>	2, 3	RD low to valid data in		148		5t <sub>CLCL</sub> -165	ns
t <sub>RHDX</sub>	2, 3	Data hold after RD	0		0		ns
t <sub>RHDZ</sub>	2, 3	Data float after RD		55		2t <sub>CLCL</sub> -70	ns
t <sub>LLDV</sub>	2, 3	ALE low to valid data in		350		8t <sub>CLCL</sub> -150	ns
t <sub>AVDV</sub>	2, 3	Address to valid data in		398		9t <sub>CLCL</sub> -165	ns
t <sub>LLWL</sub>	2, 3	ALE low to RD or WR low	138	238	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	ns
t <sub>AVWL</sub>	2, 3	Address valid to WR low or RD low	120		4t <sub>CLCL</sub> -130		ns
t <sub>QVWX</sub>	2, 3	Data valid to WR transition	3		t <sub>CLCL</sub> -60		ns
t <sub>WHQX</sub>	2, 3	Data hold after WR	13		t <sub>CLCL</sub> -50		ns
t <sub>RLAZ</sub>	2, 3	RD low to address float		0		0	ns
t <sub>WHLH</sub>	2, 3	RD or WR high to ALE high	23	103	t <sub>CLCL</sub> -40	t <sub>CLCL</sub> +40	ns
External Cl	ock	-			-		
t <sub>CHCX</sub>	6	High time	20		20		ns
t <sub>CLCX</sub>	6	Low time	20		20		ns
t <sub>CLCH</sub>	6	Rise time		20		20	ns
t <sub>CHCL</sub>	6	Fall time		20		20	ns
Shift Regist	ter						
t <sub>XLXL</sub>	4	Serial port clock cycle time	750		12t <sub>CLCL</sub>		ns
t <sub>QVXH</sub>	4	Output data setup to clock rising edge	492		10t <sub>CLCL</sub> -133		ns
t <sub>XHQX</sub>	4	Output data hold after clock rising edge	8		2t <sub>CLCL</sub> -117		ns
t <sub>XHDX</sub>	4	Input data hold after clock rising edge	0		0		ns
t <sub>XHDV</sub>	4	Clock rising edge to input data valid		492		10t <sub>CLCL</sub> -133	ns

NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified.

2. Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

## CMOS single-chip 8-bit microcontrollers

80C528/83C528

### AC ELECTRICAL CHARACTERISTICS - I2C INTERFACE

SYMBOL	PARAMETER	INPUT	OUTPUT	I <sup>2</sup> C SPECIFICATION			
SCL TIMING CHARACTERISTICS							
t <sub>HD;STA</sub>	START condition hold time	≥ 14 t <sub>CLCL</sub> 1	Note 2	≥ 4.0µs			
t <sub>LOW</sub>	SCL LOW time	≥ 16 t <sub>CLCL</sub>	Note 2	≥ 4.7µs			
t <sub>HIGH</sub>	SCL HIGH time	≥ 14 t <sub>CLCL</sub> 1	≥ 80 t <sub>CLCL</sub> <sup>3</sup>	≥ 4.0µs			
t <sub>RC</sub>	SCL rise time	≤ 1μs <sup>4</sup>	Note 5	≤ 1.0μs			
t <sub>FC</sub>	SCL fall time	≤ 0.3μs <sup>4</sup>	≤ 0.3μs <sup>6</sup>	≤ 0.3μs			
SDA TIMING CHARACTERISTICS							
t <sub>SU;DAT1</sub>	Data set-up time	≥ 250ns	Note 2	≥ 250ns			
t <sub>HD;DAT</sub>	Data hold time	≥ Ons	Note 2	≥ 0ns			
t <sub>SU;STA</sub>	Repeated START set-up time	≥ 14 t <sub>CLCL</sub> <sup>1</sup>	Note 2	≥ 4.7µs			
t <sub>SU;STO</sub>	STOP condition set-up time	≥ 14 t <sub>CLCL</sub> <sup>1</sup>	Note 2	≥ 4.0µs			
t <sub>BUF</sub>	Bus free time	≥ 14 t <sub>CLCL</sub> <sup>1</sup>	Note 2	≥ 4.7µs			
t <sub>RD</sub>	SDA rise time	≤ 1μs <sup>4</sup>	Note 5	≤ 1.0μs			
t <sub>FD</sub>	SDA fall time	≤ 0.3μs <sup>4</sup>	≤ 0.3μs <sup>6</sup>	≤ 0.3μs			

### NOTES:

- At f<sub>CLK</sub> = 3.5MHz, this evaluates to 14 × 286ns = 4μs, i.e., the bit-level I<sup>2</sup>C interface can respond to the I<sup>2</sup>C protocol for f<sub>CLK</sub> ≥ 3.5MHz.
   This parameter is determined by the user software, it has to comply with the I<sup>2</sup>C.
   This value gives the autoclock pulse length which meets the I<sup>2</sup>C specification for the specified XTAL clock frequency range. Alternatively, the SCL pulse may be timed by software.
  Spikes on SDA and SCL lines with a duration of less than 4 × f<sub>CLK</sub> will be filtered out.
  The rise time is determined by the external bus line capacitance and pull-up resistor, it must be ≤ 1μs.
  The maximum capacitance on bus lines SDA and SCL is 400pF.

### 80C528/83C528

#### **EXPLANATION OF THE AC SYMBOLS**

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address
C - Clock
D - Input data
H - Logic level high

I – Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN


 $\begin{array}{ll} Q - & \text{Output data} \\ R - & \overline{RD} \text{ signal} \\ t - & \text{Time} \\ V - & \text{Valid} \\ W - & \overline{WR} \text{ signal} \end{array}$ 


X-No longer a valid logic level

Z - Float


Examples:  $t_{AVLL} = Time$  for address valid to ALE low.  $t_{LLPL} = Time$  for ALE low to


PSEN low.






### 80C528/83C528










## CMOS single-chip 8-bit microcontrollers

### 80C528/83C528











### CMOS single-chip 8-bit microcontrollers

### 80C528/83C528









### NOTE:

\* Ports 1.6 and 1.6 should be connected to V<sub>DD</sub> through resistors of sufficiently high value such that the sink current into these pins does not exceed the I<sub>OL1</sub> specifications.



Purchase of Philips  $I^2C$  components conveys a license under the Philips'  $I^2C$  patent to use the components in the  $I^2C$  system provided the system conforms to the  $I^2C$  specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.