

## DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR

- HIGH SPEED:  
 $f_{MAX} = 250$  MHz (TYP.) at  $V_{CC} = 3.3V$
- COMPATIBLE WITH TTL OUTPUTS
- LOW POWER DISSIPATION:  
 $I_{CC} = 2 \mu A$  (MAX.) at  $T_A = 25^\circ C$
- LOW NOISE:  
 $V_{OLP} = 0.2 V$  (TYP.) at  $V_{CC} = 3.3V$
- $75\Omega$  TRANSMISSION LINE DRIVING CAPABILITY
- SYMMETRICAL OUTPUT IMPEDANCE:  
 $|I_{OH}| = I_{OL} = 12 mA$  (MIN)
- PCI BUS LEVELS GUARANTEED AT 24mA
- BALANCED PROPAGATION DELAYS:  
 $t_{PLH} \approx t_{PHL}$
- OPERATING VOLTAGE RANGE:  
 $V_{CC}$  (OPR) = 2V to 3.6V (1.2V Data Retention)
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 74
- IMPROVED LATCH-UP IMMUNITY

### DESCRIPTION

The LVQ74 is a low voltage CMOS OCTAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C<sup>2</sup>MOS technology. It is ideal for low power and low noise



3.3V applications.


A signal on the D INPUT is transferred to the Q OUTPUT during the positive going transition of the clock pulse.

CLEAR and PRESET are independent of the clock and accomplished by a low setting on the appropriate input.

It has better speed performance at 3.3V than 5V LSTTL family combined with the true CMOS low power consumption.


All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

### PIN CONNECTION AND IEC LOGIC SYMBOLS



## 74LVQ74

### INPUT AND OUTPUT EQUIVALENT CIRCUIT



### PIN DESCRIPTION


PIN No	SYMBOL	NAME AND FUNCTION
1, 13	$\overline{1CLR}, \overline{2CLR}$	Asynchronous Reset - Direct Input
2, 12	1D, 2D	Data Inputs
3, 11	1CK, 2CK	Clock Input (LOW-to-HIGH, Edge-Triggered)
4, 10	$\overline{1PR}, \overline{2PR}$	Asynchronous Set - Direct Input
5, 9	1Q, 2Q	True Flip-Flop Outputs
6, 8	$\overline{1Q}, \overline{2Q}$	Complement Flip-Flop Outputs
7	GND	Ground (0V)
14	Vcc	Positive Supply Voltage

### TRUTH TABLE

INPUTS				OUTPUTS		FUNCTION
CLR	PR	D	CK	Q	$\overline{Q}$	
L	H	X	X	L	H	CLEAR
H	L	X	X	H	L	PRESET
L	L	X	X	H	H	
H	H	L	$\overline{L}$	L	H	
H	H	H	$\overline{L}$	H	L	
H	H	X	$\overline{L}$	$Q_n$	$\overline{Q}_n$	NO CHANGE

X: Don't Care

### LOGIC DIAGRAMS



This logic diagram has not been used to estimate propagation delays

**ABSOLUTE MAXIMUM RATINGS**

<b>Symbol</b>	<b>Parameter</b>	<b>Value</b>	<b>Unit</b>
$V_{CC}$	Supply Voltage	-0.5 to +7	V
$V_I$	DC Input Voltage	-0.5 to $V_{CC} + 0.5$	V
$V_O$	DC Output Voltage	-0.5 to $V_{CC} + 0.5$	V
$I_{IK}$	DC Input Diode Current	$\pm 20$	mA
$I_{OK}$	DC Output Diode Current	$\pm 20$	mA
$I_O$	DC Output Current	$\pm 50$	mA
$I_{CC}$ or $I_{GND}$	DC $V_{CC}$ or Ground Current	$\pm 400$	mA
$T_{STG}$	Storage Temperature	-65 to +150	°C
$T_L$	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

**RECOMMENDED OPERATING CONDITIONS**

<b>Symbol</b>	<b>Parameter</b>	<b>Value</b>	<b>Unit</b>
$V_{CC}$	Supply Voltage (note 1)	2 to 3.6	V
$V_I$	Input Voltage	0 to $V_{CC}$	V
$V_O$	Output Voltage	0 to $V_{CC}$	V
$T_{OP}$	Operating Temperature:	-40 to +85	°C
$dV/dt$	Input Rise and Fall Time ( $V_{CC} = 3V$ ) (note 2)	0 to 10	ns/V

1) Truth Table guaranteed: 1.2V to 3.6V

2)  $V_{IN}$  from 0.8V to 2V

## DC SPECIFICATIONS

Symbol	Parameter	Test Conditions		Value					Unit	
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25 °C			-40 to 85 °C			
				Min.	Typ.	Max.	Min.	Max.		
V <sub>IH</sub>	High Level Input Voltage	3.0 to 3.6		2.0			2.0		V	
V <sub>IL</sub>	Low Level Input Voltage					0.8		0.8	V	
V <sub>OH</sub>	High Level Output Voltage	3.0	V <sub>I</sub> <sup>(*)</sup> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> =-50 μA	2.9	2.99		2.9	V	
V <sub>OL</sub>	Low Level Output Voltage			I <sub>O</sub> =-12 mA	2.58			2.48		
				I <sub>O</sub> =-24 mA				2.2		
I <sub>I</sub>	Input Leakage Current	3.6	V <sub>I</sub> = V <sub>CC</sub> or GND		0.002	0.1		0.1	μA	
I <sub>CC</sub>	Quiescent Supply Current	3.6	V <sub>I</sub> = V <sub>CC</sub> or GND			2		20		
I <sub>OLD</sub>	Dynamic Output Current (note 1, 2)	3.6	V <sub>OLD</sub> = 0.8 V max				36			
I <sub>OHD</sub>			V <sub>OH</sub> = 2 V min				-25		mA	

1) Maximum test duration 2ms, one output loaded at time

2) Incident wave switching is guaranteed on transmission lines with impedances as low as 50 Ω.

(\*) All outputs loaded.

## DYNAMIC SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Conditions		Value					Unit	
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25 °C			-40 to 85 °C			
				Min.	Typ.	Max.	Min.	Max.		
V <sub>OLP</sub>	Dynamic Low Voltage Quiet Output (note 1, 2)	3.3	C <sub>L</sub> = 50 pF		0.2	0.8			V	
V <sub>OLV</sub>				-0.8	-0.2					
V <sub>IHD</sub>						2				
V <sub>ILD</sub>				0.8						

1) Worstcase package

2) Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V, (n-1) outputs switching and one output at GND

3) max number of data inputs (n) switching. (n-1) switching 0V to 3.3V. Inputs under test switching: 3.3V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>IHD</sub>). f=1MHz

**AC ELECTRICAL CHARACTERISTICS** ( $C_L = 50 \text{ pF}$ ,  $R_L = 500 \Omega$ , Input  $t_r = t_f = 3 \text{ ns}$ )

Symbol	Parameter	Test Condition		Value					Unit	
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25 °C			-40 to 85 °C			
				Min.	Typ.	Max.	Min.	Max.		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time CK to Q	2.7			8.0	19.0		21.0	ns	
		3.3 <sup>(*)</sup>			6.5	13.0		14.0		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time PR or CLR to Q	2.7			7.0	16.0		19.0	ns	
		3.3 <sup>(*)</sup>			6.0	12.0		13.0		
t <sub>w</sub>	Pulse Width CK or PR or CLR, HIGH or LOW	2.7			1.5	7.0		10.0	ns	
		3.3 <sup>(*)</sup>			1.5	5.0		7.0		
t <sub>s</sub>	Setup Time D to CK HIGH or LOW	2.7			-0.2	5.0		6.0	ns	
		3.3 <sup>(*)</sup>			-0.2	4.0		5.0		
t <sub>h</sub>	Hold Time Q to CK HIGH or LOW	2.7			0.2	2.0		2.0	ns	
		3.3 <sup>(*)</sup>			0.2	2.0		2.0		
t <sub>REM</sub>	Recovery Time PR or CLR to Q	2.7			-1.0	1.0		1.0	ns	
		3.3 <sup>(*)</sup>			-1.0	1.0		1.0		
f <sub>MAX</sub>	Maximum Clock Frequency	2.7		60	200		40		MHz	
		3.3 <sup>(*)</sup>		100	250		100			
t <sub>OSLZ</sub> t <sub>OSHL</sub>	Output to Output Skew Time (note 1, 2)	2.7			0.5	1.0		1.5	ns	
		3.3 <sup>(*)</sup>			0.5	1.0		1.5		

1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW

2) Parameter guaranteed by design


(\*) Voltage range is 3.3V ± 0.3V

**CAPACITIVE CHARACTERISTICS**

Symbol	Parameter	Test Conditions		Value					Unit	
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25 °C			-40 to 85 °C			
				Min.	Typ.	Max.	Min.	Max.		
C <sub>IN</sub>	Input Capacitance	3.3			4				pF	
C <sub>PD</sub>	Power Dissipation Capacitance (note 1)	3.3	f <sub>IN</sub> = 10 MHz		33				pF	

1) C<sub>PD</sub> is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I<sub>C</sub>(opr) = C<sub>PD</sub> • V<sub>CC</sub> • f<sub>IN</sub> + I<sub>CC</sub>/n (per circuit)

**TEST CIRCUIT**




$C_L = 50 \text{ pF}$  or equivalent (includes jig and probe capacitance)


$R_L = R_1 = 500\Omega$  or equivalent

$R_T = Z_{\text{out}}$  of pulse generator (typically  $50\Omega$ )

**WAVEFORM 1: PROPAGATION DELAYS, SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle)**




## WAVEFORM 2: PROPAGATION DELAYS (f=1MHz; 50% duty cycle)



## SO14 MECHANICAL DATA


DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.75			0.068
a1	0.1		0.2	0.003		0.007
a2			1.65			0.064
b	0.35		0.46	0.013		0.018
b1	0.19		0.25	0.007		0.010
C		0.5			0.019	
c1		45 (typ.)				
D	8.55		8.75	0.336		0.344
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		7.62			0.300	
F	3.8		4.0	0.149		0.157
G	4.6		5.3	0.181		0.208
L	0.5		1.27	0.019		0.050
M			0.68			0.026
S		8 (max.)				



P013G

## TSSOP14 MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.1			0.433
A1	0.05	0.10	0.15	0.002	0.004	0.006
A2	0.85	0.9	0.95	0.335	0.354	0.374
b	0.19		0.30	0.0075		0.0118
c	0.09		0.20	0.0035		0.0079
D	4.9	5	5.1	0.193	0.197	0.201
E	6.25	6.4	6.5	0.246	0.252	0.256
E1	4.3	4.4	4.48	0.169	0.173	0.176
e		0.65 BSC			0.0256 BSC	
K	0°	4°	8°	0°	4°	8°
L	0.50	0.60	0.70	0.020	0.024	0.028



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1997 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A