INTEGRATED CIRCUITS

DATA SHEET

74LVC138A

3-to-8 line decoder/demultiplexer; inverting

Product specification





3-to-8 line decoder/demultiplexer; inverting

74LVC138A

FEATURES

- Wide supply voltage range of 1.2 to 3.6 V
- In accordance with JEDEC standard no. 8-1A
- Inputs accept voltages up to 5.5 V
- CMOS lower power consumption
- Direct interface with TTL levels
- Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- Active LOW mutually exclusive outputs
- Output drive capability 50 Ω transmission lines at 85°C

DESCRIPTION

The 74LVC138A is a low-voltage, low-power, high-performance Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

The 74LVC138A accepts three binary weighted address inputs (A_0 , A₁, A₂) and when enabled, provides 8 mutually exclusive active LOW outputs $(\overline{Y}_0 \text{ to } \overline{Y}_7)$.

The 74LVC138A features three enable inputs: two active LOW (E₁ and \overline{E}_2) and one active HIGH (E₃). Every output will be HIGH unless $\overline{\mathsf{E}}_1$ and E_2 are LOW and E_3 is HIGH.

This multiple enable function allows easy parallel expansion of the 74LV138A to a 1-of-32 (5 lines to 32 lines) decoder with just four 74LV138A ICs and one inverter. The 74LV138A can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Unused enable inputs must be permanently tied to their appropriate active HIGH or LOW state.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^{\circ}C$; $t_r = t_f \le 2.5 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay An to Ÿn, E ₃ to Ÿn, En to Ÿn	C _L = 50 pF; V _{CC} = 3.3 V	3.5 3.5	ns
C _I	Input capacitance		5.0	pF
C _{PD}	Power dissipation capacitance per package	V _{CC} = 3.3 V Notes 1 and 2	44	pF

NOTES:


- 1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 - $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 - f_i = input frequency in MHz; C_L = output load capacity in pF; f_o = output frequency in MHz; V_{CC} = supply voltage in V;

 - $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$
- 2. The condition is $V_I = GND$ to V_{CC}


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
16-Pin Plastic SO	-40°C to +85°C	74LVC138A D	74LVC138A D	SOT109-1
16-Pin Plastic SSOP Type II	-40°C to +85°C	74LVC138A DB	74LVC138A DB	SOT338-1
16-Pin Plastic TSSOP Type I	-40°C to +85°C	74LVC138A PW	74LVC138APW DH	SOT403-1

PIN CONFIGURATION



LOGIC DIAGRAM




3-to-8 line decoder/demultiplexer; inverting

74LVC138A


PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1, 2, 3	A ₀ to A ₂	Address inputs
4, 5	$\overline{E}_1, \overline{E}_2$	Enable inputs (active LOW)
6	E ₃	Enable inputs (active HIGH)
15, 14, 13, 12, 11, 10, 9, 7	\overline{Y}_0 to \overline{Y}_7	Outputs
8	GND	Ground (0 V)
16	V _{CC}	Positive supply voltage

LOGIC SYMBOL (IEEE/IEC)



FUNCTIONAL DIAGRAM



FUNCTION TABLE

		INP	UTS						OUTI	PUTS			
Ē ₁	E ₂	E ₃	A ₀	A ₁	A ₂	\overline{Y}_0	<u>Y</u> 1	Y ₂	Y ₃	Y ₄	Y ₅	∀ ₆	Y ₇
Н	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	Н	Х	Х	Х	Х	Н	н	Н	Н	Н	н	Н	Н
X	Х	L	Х	Х	Х	Н	н	Н	Н	Н	н	н	Н
L	L	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
L	L	Н	Н	L	L	Н	L	Н	Н	Н	н	н	Н
L	L	Н	L	Н	L	Н	н	L	Н	Н	н	н	Н
L	L	Н	Н	Н	L	Н	н	Н	L	Н	н	н	Н
L	L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н
L	L	Н	Н	L	Н	Н	н	Н	Н	Н	L	н	Н
L	L	Н	L	Н	Н	Н	н	Н	Н	Н	Н	L	Н
L	L	Н	Н	Н	Н	Н	н	Н	Н	Н	н	Н	L

NOTES:

H = HIGH voltage level L = LOW voltage level

X = don't care

3-to-8 line decoder/demultiplexer; inverting

74LVC138A

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIM	ITS	UNIT
STIMBUL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V	DC supply voltage (for max. speed performance)		2.7	3.6	V
V _{CC}	DC supply voltage (for low-voltage applications)		1.2	3.6	V
VI	DC input voltage range		0	5.5	V
V	DC output voltage range; output HIGH or LOW state		0	V _{CC}	V
V _{I/O}	DC input voltage range; output 3-State		0	5.5	V
T _{amb}	Operating free-air temperature range		-40	+85	°C
t _r , t _f	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7 \text{V}$ $V_{CC} = 2.7 \text{ to } 3.6 \text{V}$	0	20 10	ns/V

ABSOLUTE MAXIMUM RATINGS¹

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +6.5	V
I _{IK}	DC input diode current	V _I < 0	-50	mA
VI	DC input voltage	Note 2	-0.5 to +6.5	V
I _{OK}	DC output diode current	$V_O > V_{CC}$ or $V_O < 0$	±50	mA
\/	DC output voltage; output HIGH or LOW	Note 2	-0.5 to V _{CC} +0.5	V
V _{I/O}	DC input voltage; output 3-State	Note 2	-0.5 to 6.5	V
ΙO	DC output source or sink current	$V_O = 0$ to V_{CC}	±50	mA
I _{GND} , I _{CC}	DC V _{CC} or GND current		±100	mA
T _{stg}	Storage temperature range		–65 to +150	°C
P _{TOT}	Power dissipation per package – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

NOTES

^{1.} Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

3-to-8 line decoder/demultiplexer; inverting

74LVC138A

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0V).

			L	LIMITS						
SYMBOL	PARAMETER	TEST CONDITIONS	Temp = -	UNIT						
			MIN	TYP ¹	MAX					
W	LUCI level input voltege	V _{CC} = 1.2V	V _{CC}							
V _{IH}	HIGH level input voltage	V _{CC} = 2.7 to 3.6V	2.0]				
	LOW level input voltage	V _{CC} = 1.2V			GND					
V_{IL}	LOW level input voltage	V _{CC} = 2.7 to 3.6V			0.8	1 °				
		$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -12mA$	V _{CC} -0.5							
	LUCI Lloyal output valtoga	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -100 \mu A$	V _{CC} -0.2	V _{CC}						
V _{OH}	HIGH level output voltage	$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -12mA$	V _{CC} -0.6]				
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -24$ mA	V _{CC} - 1.0							
		$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 12mA$			0.40					
V _{OL}	LOW level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		GND	0.20	V				
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 24mA$			0.55	1				
I _I	Input leakage current	V _{CC} = 3.6V; V _I = 5.5V or GND		±0.1	±5	μА				
I _{CC}	Quiescent supply current	$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND; $I_O = 0$		0.1	10	μА				
Δl _{CC}	Additional quiescent supply current per input pin	$V_{CC} = 2.7V$ to 3.6V; $V_I = V_{CC} - 0.6V$; $I_O = 0$		5	500	μΑ				

NOTE:

AC CHARACTERISTICS

GND = 0 V; t_r = $t_f \leq$ 2.5 ns; C_L = 50 pF; R_L = 500 Ω ; T_{amb} = $-40^{\circ}C$ to +85 $^{\circ}C$

SYMBOL	PARAMETER	WAVEFORM	V _C	$_{\rm C}$ = 3.3V ± 0	.3V	V _{CC} =	UNIT	
			MIN	TYP ¹	MAX	MIN	MAX	
t _{PHL} /t _{PLH}	Propagation delay A_n to \overline{Y}_n	Figure 1, 3	1.5	3.5	5.8	1.5	6.8	ns
t _{PHL} /t _{PLH}	Propagation delay E_3 to \overline{Y}_n	Figure 1, 3	1.5	3.6	5.8	1.5	6.8	ns
t _{PHL} /t _{PLH}	Propagation delay E_n to \overline{Y}_n	Figure 2, 3	1.5	3.5	5.8	1.5	6.8	ns

5

NOTE:

^{1.} All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

^{1.} These typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

3-to-8 line decoder/demultiplexer; inverting

74LVC138A

AC WAVEFORMS

 V_M = 1.5 V at $V_{CC} \ge 2.7$ V V_M = 0.5 • V_{CC} at $V_{CC} < 2.7$ V

 V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.




Figure 1. Input (nA) to output (nY) propagation delays.




Figure 2. 3-State enable and disable times.

TEST CIRCUIT




Figure 3. Load circuitry for switching times.


1998 Apr 28 6

3-to-8 line decoder/demultiplexer; inverting

74LVC138A

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	c	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER		EUROPEAN	ISSUE DATE		
VERSION	IEC JEDEC EIAJ				PROJECTION	1990E DATE	
SOT109-1	076E07S	MS-012AC				95-01-23 97-05-22	


1998 Apr 28 7

3-to-8 line decoder/demultiplexer; inverting

74LVC138A

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



DIMENSIONS (mm are the original dimensions)

UN	IIT	A max.	A ₁	A ₂	A ₃	рb	c	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
m	m	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT338-1		MO-150AC			94-01-14 95-02-04


3-to-8 line decoder/demultiplexer; inverting


74LVC138A


TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1









DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	рb	c	D ⁽¹⁾	E ⁽²⁾	Φ	HE	٦	Lp	Ø	ν	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT403-1		MO-153				-94-07-12 95-04-04

3-to-8 line decoder/demultiplexer; inverting

74LVC138A

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 07-98

Document order number: 9397-750-04493

Let's make things better.

Philips Semiconductors



