#### INTEGRATED CIRCUITS

## DATA SHEET

# **74LV157**Quad 2-input multiplexer

Product specification Supersedes data of 1997 May 15 IC24 Data Handbook





#### **Quad 2-input multiplexer**

74LV157

#### **FEATURES**

Optimized for low voltage applications: 1.0 to 3.6 V

 $\bullet$  Accepts TTL input levels between  $V_{CC} = 2.7 \text{ V}$  and  $V_{CC} = 3.6 \text{ V}$ 

 Typical V<sub>OLP</sub> (output ground bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V,  $T_{amb} = 25^{\circ}C$ 

 Typical V<sub>OHV</sub> (output V<sub>OH</sub> undershoot) > 2 V at V<sub>CC</sub> = 3.3 V,  $T_{amb} = 25^{\circ}C$ 

Output capability: standard

I<sub>CC</sub> category: MSI

#### **DESCRIPTION**

The 74LV157 is a low-voltage CMOS device and is pin and function compatible with 74HC/HCT157.

The 74LV157 is a guad 2-input multiplexer which selects 4 bits of data from two sources under the control of a common data select input (S).

The four outputs present the selected data in the true (non-inverted) form. The enable input  $(\overline{E})$  is active LOW. When  $\overline{E}$  is HIGH, all of the outputs (1Y to 4Y) are forced LOW regardless of all other input conditions.

Moving the data from two groups of registers to four common output buses is a common use of the 74LV157. The state of the common data select input (S) determines the particular register from which the data comes. It can also be used as function generator.

The device is useful for implementing highly irregular logic by generating any four of the 16 different functions of two variables with one variable common.

The 74LV157 is the logic implementation of a 4-pole, 2-position switch, where the position of the switch is determined by the logic levels applied to S.

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nl <sub>0</sub> , nl <sub>1</sub> , to nY E to nY S to nY	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 3.3 V	10 11 12	ns
C <sub>I</sub>	Input capacitance		3.5	pF
C <sub>PD</sub>	Power dissipation capacitance per gate	$V_I = GND \text{ to } V_{CC}^{-1}$	70	pF

#### NOTES:

 $\begin{array}{l} \text{P}_D = \text{C}_{PD} \times \text{V}_{CC}{}^2 \times f_i \ + \sum \left( \text{C}_L \times \text{V}_{CC}{}^2 \times f_o \right) \text{ where:} \\ f_i = \text{input frequency in MHz; C}_L = \text{output load capacitance in pF;} \\ f_o = \text{output frequency in MHz; V}_{CC} = \text{supply voltage in V;} \\ \sum \left( \text{C}_L \times \text{V}_{CC}{}^2 \times f_o \right) = \text{sum of the outputs.} \end{array}$ 

#### ORDERING INFORMATION


OTTO DITTO INTO OTTO IN				
PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
16-Pin Plastic DIL	-40°C to +125°C	74LV157 N	74LV157 N	SOT38-4
16-Pin Plastic SO	–40°C to +125°C	74LV157 D	74LV157 D	SOT109-1
16-Pin Plastic SSOP Type II	-40°C to +125°C	74LV157 DB	74LV157 DB	SOT338-1
16-Pin Plastic TSSOP Type I	–40°C to +125°C	74LV157 PW	74LV157PW DH	SOT403-1

<sup>1.</sup>  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ )


## Quad 2-input multiplexer

74LV157

#### **PIN CONFIGURATION**




#### **LOGIC SYMBOL**




#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
1	S	Common data select input
2, 5, 11, 14	1l <sub>0</sub> to 4l <sub>0</sub>	Data inputs from source 0
3, 6, 10, 13	1l <sub>1</sub> to 4l <sub>1</sub>	Data inputs from source 1
4, 7, 9, 12	1Y to 4Y	Multiplexer outputs
8	GND	Ground (0 V)
15	Ē	Enable inputs (active LOW)
16	V <sub>CC</sub>	Positive supply voltage

#### **FUNCTIONAL DIAGRAM**



#### LOGIC SYMBOL (IEEE/IEC)



## Quad 2-input multiplexer

74LV157

#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	DC supply voltage	See Note 1	1.0	3.3	3.6	V
VI	Input voltage		0	_	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage		0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	Operating ambient temperature range in free air	See DC and AC characteristics	-40 -40		+85 +125	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$V_{CC} = 1.0V \text{ to } 2.0V$ $V_{CC} = 2.0V \text{ to } 2.7V$ $V_{CC} = 2.7V \text{ to } 3.6V$	- - -	_ _ _ _	500 200 100	ns/V

#### NOTE:

#### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
± I <sub>IK</sub>	DC input diode current	$V_{I} < -0.5 \text{ or } V_{I} > V_{CC} + 0.5V$	20	mA
± I <sub>OK</sub>	DC output diode current	$V_{O} < -0.5 \text{ or } V_{O} > V_{CC} + 0.5V$	50	mA
± I <sub>O</sub>	DC output source or sink current  – standard outputs	$-0.5V < V_O < V_{CC} + 0.5V$	25	mA
± I <sub>GND</sub> , ± I <sub>CC</sub>	DC V <sub>CC</sub> or GND current for types with – standard outputs		50	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
P <sub>TOT</sub>	Power dissipation per package  – plastic DIL  – plastic mini-pack (SO)  – plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: -40 to +125°C above +70°C derate linearly with 12 mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

#### NOTES

<sup>1.</sup> The LV is guaranteed to function down to  $V_{CC}$  = 1.0V (input levels GND or  $V_{CC}$ ); DC characteristics are guaranteed from  $V_{CC}$  = 1.2V to  $V_{CC}$  = 3.6V.

<sup>1.</sup> Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>2.</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## Quad 2-input multiplexer

74LV157

#### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	-4	0°C to +8	5°C	-40°C to	+125°C	UNIT
			MIN	TYP <sup>1</sup>	MAX	MIN	MAX	1
		V <sub>CC</sub> = 1.2 V	0.9			0.9		
$V_{IH}$	HIGH level Input voltage	V <sub>CC</sub> = 2.0 V	1.4			1.4		V
	Voltago	V <sub>CC</sub> = 2.7 to 3.6 V	2.0			2.0		1
		V <sub>CC</sub> = 1.2 V			0.3		0.3	
$V_{IL}$	LOW level Input voltage	V <sub>CC</sub> = 2.0 V			0.6		0.6	V
	Voltago	V <sub>CC</sub> = 2.7 to 3.6 V			0.8		0.8	1
		$V_{CC} = 1.2 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu\text{A}$		1.2				
	HIGH level output	$V_{CC} = 2.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu A$	1.8	2.0		1.8		] ,
V <sub>OH</sub>	voltage; all outputs	$V_{CC} = 2.7 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu A$	2.5	2.7		2.5		1 °
		$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu\text{A}$	2.8	3.0		2.8		1
V <sub>OH</sub>	HIGH level output voltage; STANDARD outputs	$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 6\text{mA}$	2.40	2.82		2.20		V
		$V_{CC} = 1.2 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0				
V	LOW level output	$V_{CC} = 2.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0	0.2		0.2	
V <sub>OL</sub>	voltage; all outputs	$V_{CC} = 2.7 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0	0.2		0.2	] '
		$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0	0.2		0.2	
V <sub>OL</sub>	LOW level output voltage; STANDARD outputs	$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 6\text{mA}$		0.25	0.40		0.50	V
I <sub>I</sub>	Input leakage current	$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND}$			1.0		1.0	μА
I <sub>CC</sub>	Quiescent supply current; MSI	$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND}; I_O = 0$			20.0		160	μА
Δl <sub>CC</sub>	Additional quiescent supply current per input	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}; V_{I} = V_{CC} - 0.6 \text{ V}$			500		850	μА

#### NOTE:

1998 Apr 30 5

<sup>1.</sup> All typical values are measured at  $T_{amb} = 25$ °C.

74LV157

#### **AC CHARACTERISTICS**

GND = 0V;  $t_r = t_f = 2.5 \text{ns}$ ;  $C_L = 50 \text{pF}$ ;  $R_L = K\Omega$ 

			CONDITION			LIMITS			
SYMBOL	PARAMETER	WAVEFORM	CONDITION	_	40 to +85 °	С	-40 to -	<b>+125</b> °C	UNIT
			V <sub>CC</sub> (V)	MIN	TYP <sup>1</sup>	MAX	MIN	MAX	
			1.2		65				
t t	Propagation delay nl <sub>0</sub> to nY;	Figures 1, 2	2.0		22	43		51	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	nl <sub>1</sub> to nY	Figures 1, 2	2.7		16	31		38	115
	·		3.0 to 3.6		12 <sup>2</sup>	25		30	
		Figure 4.2	1.2		70				
<b>44</b>	Propagation delay		2.0		24	44		54	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	E to nY	Figures 1, 2	2.7		18	33		40	115
			3.0 to 3.6		13 <sup>2</sup>	26		32	
			1.2		75				
	Propagation delay	Figure 4 0	2.0		26	49		60	
t <sub>PHL</sub> /t <sub>PLH</sub>	S to nY	Figures 1, 2	2.7		19	36		44	ns
			3.0 to 3.6		14 <sup>2</sup>	29		35	

#### NOTES:

- 1. Unless otherwise stated, all typical values are measured at  $T_{amb} = 25^{\circ}C$ 2. Typical values are measured at  $V_{CC} = 3.3 \text{ V}$ .

#### **AC WAVEFORMS**

 $V_{M} = 1.5 \text{ V at } V_{CC} \ge 2.7 \text{ V};$ 

 $V_{M}$  = 0.5 V  $\times$  V\_{CC} at V\_{CC} < 2.7 V.

 $V_{\mbox{\scriptsize OL}}$  and  $V_{\mbox{\scriptsize OH}}$  are the typical output voltage drop that occur with the output load.




Figure 1. Enable input (E) to output (nY) propagation delays and output transition times.




Figure 2. Data inputs (nln) and common data select input (S) to output (nY) propagation delays.

#### **TEST CIRCUIT**





Figure 3. Load circuitry for switching times.

## Quad 2-input multiplexer

74LV157

#### DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

scale

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE		
SOT38-4					<del>92-11-17</del> 95-01-14		

1998 Apr 30 7

74LV157

#### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



							_											
UNIT	. A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	e	HE	L	Lp	Ø	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inche	s 0.069	0.0098 0.0039		0.01		0.0098 0.0075	0.39 0.38	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

#### Note


1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	RENCES		EUROPEAN	ISSUE DATE	
VERSION	VERSION IEC JEDEC E				ISSUE DATE		
SOT109-1	076E07S	MS-012AC				<del>91-08-13</del> 95-01-23	

74LV157

#### SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	рb	c	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Ø	v	w	у	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

#### Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT338-1		MO-150AC				<del>94-01-14</del> 95-02-04	


74LV157


TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm


SOT403-1











#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	<b>A</b> <sub>3</sub>	рb	c	D <sup>(1)</sup>	E <sup>(2)</sup>	Φ	HE	L	Lp	ø	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT403-1		MO-153				<del>-94-07-12</del> 95-04-04	

1998 Apr 30 10

## Quad 2-input multiplexer

74LV157

**NOTES** 

### Quad 2-input multiplexer

74LV157

DEFINITIONS					
Data Sheet Identification	Product Status	Definition			
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.			
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.			
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.			

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-04427

Let's make things better.

Philips Semiconductors



