INTEGRATED CIRCUITS

DATA SHEET

74LV109

Dual JK flip-flop with set and reset; positive-edge trigger

Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook





Dual JK flip-flop with set and reset; positive-edge trigger

74LV109

FEATURES

- Optimized for low voltage applications: 1.0 to 3.6 V
- \bullet Accepts TTL input levels between $V_{CC} = 2.7 \text{ V}$ and $V_{CC} = 3.6 \text{ V}$
- Typical V_{OLP} (output ground bounce) < 0.8 V at V_{CC} = 3.3 V, $T_{amb} = 25^{\circ}C$
- Typical V_{OHV} (output V_{OH} undershoot) > 2 V at V_{CC} = 3.3 V, $T_{amb} = 25^{\circ}C$
- Output capability: standard
- I_{CC} category: flip-flops

DESCRIPTION

The 74LV109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109.

The 74LV109 is a dual positive-edge triggered JK-type flip-flop featuring individual J, \overline{K} inputs, clock (CP) inputs, set (\overline{S}_D) and reset (\overline{R}_D) inputs; also complementary Q and \overline{Q} outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input.

The J and \overline{K} inputs control the state changes of the flip-flops as described in the mode select function table. The J and \overline{K} inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

The JK design allows operation as a D-type flip-flop by tying the J and K inputs together.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^{\circ}C$; $t_r = t_f \le 2.5 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay nCP to nQ, n \overline{Q} n \overline{S}_D to nQ, n \overline{Q} n \overline{R}_D to nQ, n \overline{Q} n \overline{R}_D to nQ, n \overline{Q}	C _L = 15 pF; V _{CC} = 3.3 V	14 12 12	ns
f _{max}	Maximum clock frequency		77	MHz
C _I	Input capacitance		3.5	pF
C _{PD}	Power dissipation capacitance per flip-flop	$V_I = GND \text{ to } V_{CC}^{-1}$	20	pF

NOTE:


 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_0)$ where: $f_i = \text{input frequency in MHz; } C_L = \text{output load capacitance in pF;}$

 f_{o} = output frequency in MHz; V_{CC} = supply voltage in V; Σ ($C_{L} \times V_{CC}^{2} \times f_{o}$) = sum of the outputs.

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
16-Pin Plastic DIL	-40°C to +125°C	74LV109 N	74LV109 N	SOT38-4
16-Pin Plastic SO	-40°C to +125°C	74LV109 D	74LV109 D	SOT109-1
16-Pin Plastic SSOP Type II	-40°C to +125°C	74LV109 DB	74LV109 DB	SOT338-1
16-Pin Plastic TSSOP Type I	-40°C to +125°C	74LV109 PW	74LV109PW DH	SOT403-1

PIN CONFIGURATION



PIN DESCRIPTION


PIN NUMBER	SYMBOL	FUNCTION
1, 15	$1\overline{R}_D$, $2\overline{R}_D$	Asynchronous reset input (active LOW)
2, 14, 3, 13	1J, 2J, 1K, 2K	Synchronous inputs; flip-flops 1 and 2
4, 12	1CP, 2CP	Clock input (LOW-to-HIGH, edge-triggered)
5, 11	1 S _{D,} 2 S _D	Asynchronous set inputs (active LOW)
6, 10	1Q, 2Q	True flip-flop outputs
7, 9	1Q, 2Q	Complement flip-flop outputs
8	GND	Ground (0 V)
16	V _{CC}	Positive supply voltage

 C_{PD} is used to determine the dynamic power dissipation (P_D in μW)


Dual JK flip-flop with set and reset; positive-edge trigger

74LV109


LOGIC SYMBOL (IEEE/IEC)




LOGIC SYMBOL



FUNCTIONAL DIAGRAM



LOGIC DIAGRAM



Dual JK flip-flop with set and reset; positive-edge trigger

74LV109

FUNCTION TABLE

OPERATING MODES			INPUTS			OUTPUTS			
OPERATING MODES	nS _D	nR _D	nCP	nJ	nK	nQ	nQ		
Asynchronous set	L	Н	Х	Х	Х	Н	L		
Asynchronous reset	Н	L	X	X	X	L	Н		
Undetermined	L	L	X	Х	Х	Н	Н		
Toggle	Н	Н	↑	h	I	q	q		
Load "0" (reset)	Н	Н	↑	1	1	L	Н		
Load "1" (set)	Н	Н	\uparrow	h	h	Н	L		
Hold "no change"	Н	Н	↑	I	h	q	\overline{q}		

NOTES:

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition.

 \dot{X} = don't care

↑ = LOW-to-HIGH CP transition

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{CC}	DC supply voltage	See Note 1	1.0	3.3	3.6	V
V _I	Input voltage		0	_	V _{CC}	V
Vo	Output voltage		0	-	V _{CC}	V
T _{amb}	Operating ambient temperature range in free air	See DC and AC characteristics	-40 -40		+85 +125	°C
t _r , t _f	Input rise and fall times except for Schmitt-trigger inputs	$V_{CC} = 1.0V \text{ to } 2.0V$ $V_{CC} = 2.0V \text{ to } 2.7V$ $V_{CC} = 2.7V \text{ to } 3.6V$	- - -	- - -	500 200 100	ns/V

NOTE:

ABSOLUTE MAXIMUM RATINGS^{1, 2}

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
± I _{IK}	DC input diode current	$V_{I} < -0.5 \text{ or } V_{I} > V_{CC} + 0.5V$	20	mA
±I _{OK}	DC output diode current	$V_{O} < -0.5 \text{ or } V_{O} > V_{CC} + 0.5V$	50	mA
±I _O	DC output source or sink current – standard outputs	$-0.5V < V_O < V_{CC} + 0.5V$	25	mA
± I _{GND} , ± I _{CC}	DC V _{CC} or GND current for types with – standard outputs		50	mA
T _{stg}	Storage temperature range		-65 to +150	°C
Р _{ТОТ}	Power dissipation per package – plastic DIL – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: -40 to +125°C above +70°C derate linearly with 12 mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

NOTE:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
 device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
 absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{1.} The LV is guaranteed to function down to V_{CC} = 1.0V (input levels GND or V_{CC}); DC characteristics are guaranteed from V_{CC} = 1.2V to V_{CC} = 3.6V.

Dual $J\overline{K}$ flip-flop with set and reset; positive-edge trigger

74LV109

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	-4	0°C to +85	5°C	-40°C to	+125°C	UNIT
			MIN	TYP ¹	MAX	MIN	MAX	
		V _{CC} = 1.2 V	0.9			0.9		
V_{IH}	HIGH level Input voltage	V _{CC} = 2.0 V	1.4			1.4		V
	Tonago	V _{CC} = 2.7 to 3.6 V	2.0			2.0		1
		V _{CC} = 1.2 V			0.3		0.3	
V_{IL}	LOW level Input voltage	V _{CC} = 2.0 V			0.6		0.6	V
	Voltago	V _{CC} = 2.7 to 3.6 V			0.8		0.8	1
		$V_{CC} = 1.2 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu\text{A}$		1.2				
	HIGH level output	$V_{CC} = 2.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu\text{A}$	1.8	2.0		1.8] ,
V_{OH}	voltage; all outputs	$V_{CC} = 2.7 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu\text{A}$	2.5	2.7		2.5		1 °
		$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu\text{A}$	2.8	3.0		2.8		1
V _{OH}	HIGH level output voltage; STANDARD outputs	$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 6\text{mA}$	2.40	2.82		2.20		V
		V_{CC} = 1.2 V; V_I = V_{IH} or V_{IL} ; I_O = 100 μ A		0				
V	LOW level output	V_{CC} = 2.0 V; V_I = V_{IH} or V_{IL} ; I_O = 100 μ A		0	0.2		0.2	
V_{OL}	voltage; all outputs	V_{CC} = 2.7 V; V_I = V_{IH} or V_{IL} ; I_O = 100 μ A		0	0.2		0.2]
		$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0	0.2		0.2	
V _{OL}	LOW level output voltage; STANDARD outputs	$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 6\text{mA}$		0.25	0.40		0.50	V
I _I	Input leakage current	$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND}$			1.0		1.0	μА
Icc	Quiescent supply current; flip-flops	$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND; $I_O = 0$			20.0		80	μА
Δl _{CC}	Additional quiescent supply current per input	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}; V_{I} = V_{CC} - 0.6 \text{ V}$			500		850	μА

NOTE:

AC CHARACTERISTICS

 $GND = 0V; \ t_r = t_f \leq 2.5 ns; \ C_L = 50 pF; \ R_L = 1 K\Omega$

			CONDITION			LIMITS				
SYMBOL	PARAMETER	WAVEFORM	CONDITION		40 to +85 °	С	-40 to -	-125 °C	UNIT	
			V _{CC} (V)	MIN	TYP ¹	MAX	MIN	MAX		
			1.2		90					
tou /tou	Propagation delay nCP to nQ, nQ	Figure 1	2.0		31	58		70	ns	
'PHL/'PLH			2.7 23 43		51	115				
			3.0 to 3.6		18 ²	34		41		
			1.2		55					
t	Propagation delay	Figure 2	2.0		19	36		44	ns	
t _{PLH}	nSD to nQ	Figure 2	2.7		14	26		33	115	
			3.0 to 3.6		10 ²	21		26		

1998 Apr 20 5

^{1.} All typical values are measured at $T_{amb} = 25$ °C.

Dual $J\overline{K}$ flip-flop with set and reset; positive-edge trigger

74LV109

AC CHARACTERISTICS (Continued)

 $GND = 0V; \ t_f = t_f \leq 2.5 ns; \ C_L = 50 pF; \ R_L = 1 K\Omega$

		1 1	CONDITION			LIMITS	_		
SYMBOL	PARAMETER	WAVEFORM	CONDITION	_	40 to +85 °	,C	-40 to	+125 °C	UNIT
			V _{CC} (V)	MIN	TYP ¹	MAX	MIN	MAX	
			1.2		75				
	Propagation delay	Figure 2	2.0		26	46		60	20
t _{PHL}	$n\overline{S}_D$ to $n\overline{Q}$	Figure 2	2.7		19	36		44	ns
			3.0 to 3.6		17 ²	29		35	
			1.2		75				
	Propagation delay	Figure 2	2.0		26	46		60	
t _{PHL}	$n\overline{R}_D$ to nQ	Figure 2	2.7		19	36		44	ns
			3.0 to 3.6		15 ²	29		35	
			1.2		70				
	Propagation delay	Figure 0	2.0		24	44		54	
t _{PLH}	$n\overline{R}_D$ to $n\overline{Q}$	Figure 2	2.7		18	33		40	ns
			3.0 to 3.6		13 ²	26		32	
			2.0	34	12		41		
t _W	Clock pulse width HIGH or LOW	Figure 1	2.7	25	9		30		ns
	THOTTOI EOW		3.0 to 3.6	20	7 ²		24		
			2.0	34	9		41		
t _W	Set or reset pulse width HIGH or LOW	Figure 2	2.7	25	6		30		ns
	width HIGH of LOW		3.0 to 3.6	20	5 ²		24		
			1.2		35				
	Removal time	F:	2.0	24	12		29		
t _{rem}	$n\overline{S}_{D_i}$ $n\overline{R}_D$ to nCP	Figure 2	2.7	18	9		21		ns
			3.0 to 3.6	14	7 ²		17		
			1.2		30				
	Set-up time		2.0	22	10		26		
t _{su}	nJ, nK to CP	Figure 1	2.7	16	8		19		ns
			3.0 to 3.6	13	6 ²		15		
			1.2		- 5				
	Hold time	Figure 4	2.0	5	-2		5		
	nJ, nK to nCP	Figure 1	2.7	5	-1		5		ns
			3.0 to 3.6	5	02		5		
			2.0	14	40		12		
f_{max}	Maximum clock pulse frequency	Figure 1	2.7	19	58		16		MHz
	pulse frequency	-	3.0 to 3.6	24	70 ²		20		

Unless otherwise stated, all typical values are measured at T_{amb} = 25°C
 Typical values are measured at V_{CC} = 3.3 V.

Dual JK flip-flop with set and reset; positive-edge trigger

74LV109

AC WAVEFORMS

$$\begin{split} &V_{M}=1.5 \text{ V at V}_{CC} \geq 2.7 \text{ V;} \\ &V_{M}=0.5 \times V_{CC} \text{ at V}_{CC} < 2.7 \text{ V;} \end{split}$$

 $\ensuremath{\text{V}_{\text{OL}}}$ and $\ensuremath{\text{V}_{\text{OH}}}$ are the typical output voltage drop that occur with the output load.




Figure 1. Clock (nCP) to output (nQ, n $\overline{\mathbf{Q}}$) propagation delays, the clock pulse width, the nJ and n $\overline{\mathbf{K}}$ to nCP set-up, the nCP to nJ, n $\overline{\mathbf{K}}$ hold times and the maximum clock pulse frequency.




Figure 2. Set $(n\overline{S}_D)$ and reset $(n\overline{R}_D)$ input to output $(nQ, n\overline{Q})$ propagation delays, the set and reset pulse widths and the $n\overline{R}_D$, $n\overline{S}_D$ to nCP removal time.

TEST CIRCUIT




Figure 3. Load circuitry for switching times.


1998 Apr 20 7

Dual $J\overline{K}$ flip-flop with set and reset; positive-edge trigger

74LV109

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

scale

10 mm

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	PROJECTION	ISSUE DATE	
SOT38-4					92-11-17 95-01-14

Dual $J\overline{K}$ flip-flop with set and reset; positive-edge trigger

74LV109

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	Α1	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.0098 0.0039		0.01		0.0098 0.0075	0.39 0.38	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT109-1	076E07\$	MS-012AC				91-08-13 95-01-23	

Dual $J\overline{K}$ flip-flop with set and reset; positive-edge trigger

74LV109

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	рb	c	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Ø	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT338-1		MO-150AC				94-01-14 95-02-04	


Dual $J\overline{K}$ flip-flop with set and reset; positive-edge trigger


74LV109


TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1











DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	bр	c	D ⁽¹⁾	E ⁽²⁾	Φ	HE	L	Lp	Ø	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE				
VERSION	IEC	IEC JEDEC			PROJECTION	ISSUE DATE		
SOT403-1		MO-153				-94-07-12- 95-04-04		

Dual JK flip-flop with set and reset; positive-edge trigger

74LV109

	DEFINITIONS						
Data Sheet Identification	Product Status	Definition					
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.					
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.					
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.					

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-04417

Let's make things better.

Philips Semiconductors



