INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT74045-Bit x 64-word FIFO register; 3-state

Product specification Supersedes data of October 1990 File under Integrated Circuits, IC06 September 1993





74HC/HCT7404

FEATURES

- Synchronous or asynchronous operation
- · 3-state outputs
- 30 MHz (typical) shift-in and shift-out rates
- Readily expandable in word and bit dimensions
- Pinning arranged for easy board layout: input pins directly opposite output pins
- Output capability: driver (8 mA)
- I_{CC} category: LSI.

APPLICATIONS

- High-speed disc or tape controller
- Communications buffer.

GENERAL DESCRIPTION

The 74HC/HCT7404 are high-speed Si-gate CMOS devices specified in compliance with JEDEC standard no.7A.

The "7404" is an expandable, First-In First-Out (FIFO) memory organized as 64 words by 5 bits. A guaranteed 15 MHz data-rate makes it ideal for high-speed applications. A higher data-rate can be obtained in applications where the status flags are not used (burst-mode).

With separate controls for shift-in (SI) and shift-out (SO), reading and writing operations are completely independent, allowing synchronous and asynchronous data transfers. Additional controls include a master-reset input (MR), an output enable input (OE) and flags. The data-in-ready (DIR) and data-out-ready (DOR) flags indicate the status of the device.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25 \, ^{\circ}C$; $t_r = t_f = 6 \, \text{ns}$.

SYMBOL	PARAMETER	CONDITIONS	TY	UNIT		
STWIBOL	PARAMETER	CONDITIONS	НС	нст		
t _{PHL} /t _{PLH}	propagation delay SO, SI to DIR and DOR	C _L = 15 pF; V _{CC} = 5 V	15	17	ns	
f _{max}	maximum clock frequency		30	30	MHz	
C _I	input capacitance		3.5	3.5	pF	
C _{PD}	power dissipation capacitance per package	note 1	475	490	pF	

Note

1. For HC the condition is $V_I = GND$ to V_{CC} . For HCT the condition is $V_I = GND$ to $V_{CC} - 1.5$ V.

ORDERING INFORMATION

EXTENDED		PACKAGE									
TYPE NUMBER	PINS	PIN POSITION	MATERIAL	CODE							
74HC/HCT7404N	18	DIL	plastic	SOT102							
74HC/HCT7404D	20	SO20	plastic	SOT163A							


74HC/HCT7404


PINNING (SOT102)

SYMBOL	PIN	DESCRIPTION
ŌĒ	1	output enable input (active LOW)
DIR	2	data-in-ready output
SI	3	shift-in input (active HIGH)
D _O to D ₄	4, 5, 6, 7, 8	parallel data inputs
GND	9	ground
MR	10	asynchronous master-reset input (active LOW)
Q ₄ to Q ₀	11, 12, 13, 14, 15	data outputs
DOR	16	data-out-ready output
SO	17	shift-out input (active LOW)
V _{CC}	18	positive supply voltage

PINNING (SOT163A)


SYMBOL	PIN	DESCRIPTION
ŌĒ	1	output enable input (active LOW)
DIR	2	data-in-ready output
SI	3	shift-in input (active HIGH)
n.c.	4	not connected
D ₀ to D ₄	5, 6, 7, 8, 9	parallel data inputs
GND	10	ground
MR	11	asynchronous master-reset input (active LOW)
Q ₄ to Q ₀	12, 13, 14, 15, 16	data outputs
n.c.	17	not connected
DOR	18	data-out ready output
n.c.	19	not connected
V _{CC}	20	positive supply voltage







5-Bit x 64-word FIFO register; 3-state


74HC/HCT7404







74HC/HCT7404



74HC/HCT7404

FUNCTIONAL DESCRIPTION

The DIR flag indicates the input stage status, either empty and ready to receive data (DIR = HIGH) or full and busy (DIR = LOW). When DIR and SI are HIGH, data present at D_0 to D_4 is shifted into the input stage; once complete DIR goes LOW. When SI is set LOW, data is automatically shifted to the output stage or to the last empty location. A FIFO which can receive data is indicated by DIR set HIGH.

A DOR flag indicates the output stage status, either data available (DOR = HIGH) or busy (DOR = LOW). When SO and DOR are HIGH, data is available at the

outputs (Q_0 to Q_4). When \overline{SO} is LOW new data may be shifted into the output stage, once complete DOR is set LOW.

Expanded Format (see Fig.18)

The DOR and DIR signals are used to allow the '7404' to be cascaded. Both parallel and serial expansion is possible. Serial expansion is only possible with typical devices.

Parallel Expansion

Parallel expansion is accomplished by logically ANDing the DOR and DIR signals to form a composite signal.

Serial Expansion

Serial expansion is accomplished by:

- tying the data outputs of the first device to the data inputs of the second device
- connecting the DOR pin of the first device to the SI pin of the second device
- connecting the SO pin of the first device to the DIR pin of the second device.

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: parallel outputs, bus driver; serial output, standard I_{CC} category: MSI

Output capability: driver 8 mA

I_{CC} category: LSI

Voltages are referenced to GND (ground = 0 V).

DC CHARACTERISTICS FOR 74HC

	PARAMETER		T _{amb} °C								TEST CONDITION			
SYMBOL		+25			-40 to +85		-40 to +125		UNIT	Vcc	.,	OTHER		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX		(V)	VI	OTHER		
V _{OH}	HIGH level output voltage	3.98 5.48	4.32 5.81		3.84 5.34		3.70 5.20		V V	4.5 6	V _{IH} or V _{IL}	$I_{O} = -8 \text{ mA}$ $I_{O} = -10 \text{ mA}$		
V _{OL}	LOW level output voltage	_	0.15 0.15	0.26 0.26		0.33 0.33		0.4 0.4	V V	4.5 6	V _{IH} or V _{IL}	I _O = 8 mA I _O = 10 mA		

74HC/HCT7404

AC CHARACTERISTICS FOR 74HC

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF.$

				,	T _{amb} °C					TEST CONDITION		
SYMBOL	PARAMETER		+25		−40 t	o +85	-40 to	+125	UNIT	V _{CC}	WAYEE 0 D 140	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX		(V)	WAVEFORMS	
t _{PHL} /t _{PLH}	propagation	_	69	210	_	265	_	315	ns	2.0	Fig.9	
	delay	-	25	42	-	53	-	63	ns	4.5		
	MR to DIR, DOR	_	20	36	_	45	_	54	ns	6.0		
t _{PHL}	propagation	_	52	160	_	200	_	240	ns	2.0	Fig.9	
	delay	-	19	32	-	40	-	48	ns	4.5		
	MR to Q _n	_	15	27	_	34	_	41	ns	6.0		
t _{PHL} /t _{PLH}	propagation	_	66	205	-	255	_	310	ns	2.0	Fig.7	
	delay	-	24	41	-	51	-	62	ns	4.5		
	SI to DIR	_	19	35	_	43	_	53	ns	6.0		
t _{PHL} /t _{PLH}	propagation	_	94	290	_	365	_	435	ns	2.0	Fig.10	
	delay	-	34	58	-	73	_	87	ns	4.5		
	SO to DOR	_	27	49	_	62	_	74	ns	6.0		
t _{PHL} /t _{PLH}	propagation	_	11	35	_	45	_	55	ns	2.0	Fig.11	
	delay	_	4	7	_	9	_	11	ns	4.5		
	DOR to Q _n	_	3	6.0	_	8	_	9	ns	6.0		
t _{PHL} /t _{PLH}	propagation	-	105	325	-	406	_	488	ns	2.0	Fig.15	
	delay	-	38	65	-	81	-	98	ns	4.5		
	SO to Q _n	_	30	55	_	69	_	83	ns	6.0		
t _{PLH}	propagation	-	2.2	7.0	_	8.8	_	10.5	μs	2.0	Fig.16	
	delay/ripple	-	0.8	1.4	-	1.8	-	2.1	μs	4.5		
	through delay SI to DOR	_	0.6	1.2	_	1.5	_	1.8	μs	6.0		
t _{PLH}	propagation	_	2.8	9.0	_	11.2	_	13.5	μs	2.0	Fig.8	
TLN	delay/bubble-up	_	1.0	1.8	_	2.2	_	2.7	μs	4.5	1.19.0	
	delay SO to	_	0.8	1.5	_	1.9	_	2.3	μς	6.0		
	DIR											
t _{PZH} /t _{PZL}	3-state output	_	44	150	_	190	_	225	ns	2.0	Fig.17	
	enable	-	16	30	-	38	-	45	ns	4.5		
	OE to Q _n	_	13	26	-	32	-	38	ns	6.0		
t _{PHZ} /t _{PLZ}	3-state output	_	50	150	_	190	_	225	ns	2.0	Fig.17	
	disable	-	18	30	-	38	-	45	ns	4.5		
	OE to Q _n	-	14	26	-	33	-	38	ns	6.0		
t _{THL} /t _{TLH}	output transition	_	14	60	_	75	_	90	ns	2.0	Fig.17	
	time	-	5	12	-	15	-	18	ns	4.5		
			4	10		13	_	15	ns	6.0		
t _W	SI pulse width	35	11	_	45	_	55	_	ns	2.0	Fig.7	
	HIGH or LOW	7	4	-	9	_	11	_	ns	4.5		
		6	3	_	8	_	9		ns	6.0		
t _W	SO pulse width	70	22	-	90	_	105	_	ns	2.0	Fig.10	
	HIGH or LOW	14	8	-	18	_	21	_	ns	4.5		
		12	6	-	15	_	18	_	ns	6.0		

74HC/HCT7404

				į	T _{amb} °C	;				TEST CONDITION		
SYMBOL	PARAMETER	+25			−40 t	−40 to +85		-40 to +125		V _{cc}	WAVEFORMS	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX		(V)	WAVEFORMS	
t _W	DIR pulse width HIGH	10 5 4	41 15 12	130 26 22	8 4 3	165 33 28	8 4 3	195 39 33	ns ns ns	2.0 4.5 6.0	Fig.8	
t _W	DOR pulse width HIGH	14 7 6	52 19 15	160 32 27	12 6 5	200 40 34	12 6 5	240 48 41	ns ns ns	2.0 4.5 6.0	Fig.11	
t _W	MR pulse width LOW	120 24 20	39 14 11	_ _ _	150 30 26	_ _ _	180 36 31	_ _ _	ns ns ns	2.0 4.5 6.0	Fig.9	
t _{rem}	removal time MR to SI	80 16 14	24 8 7	_ _ _	100 20 17	_ _ _	120 24 20	_ _ _	ns ns ns	2.0 4.5 6.0	Fig.16	
t _{su}	set-up time D _n to SI	-8 -4 -3	-36 -13 -10	_ _ _	-6 -3 -3	_ _ _	-6 -3 -3	_ _ _	ns ns ns	2.0 4.5 6.0	Fig.14	
t _h	hold time D _n to SI	135 27 23	44 16 13	_ _ _	170 34 29	_ _ _	205 41 35	_ _ _	ns ns ns	2.0 4.5 6.0	Fig.14	
f _{max}	maximum clock pulse frequency SI, SO burst mode	3.6 18 21	9.9 30 36	_ _ _	2.8 14 16	_ _ _	2.4 12 14	_ _ _	MHz MHz MHz	2.0 4.5 6.0	Fig.12 and Fig.13	
f _{max}	maximum clock pulse frequency SI, SO using flags	3.6 18 21	9.9 30 36	_ _ _	2.8 14 16	_ _ _	2.4 12 14	_ _ _	MHz MHz MHz	2.0 4.5 6.0	Fig.7 and Fig.10	
f _{max}	maximum clock pulse frequency SI, SO cascaded	_ _ _	7.6 23 27	_ _ _	_ _ _	_ _ _	_ _ _	_ _ _	MHz MHz MHz	2.0 4.5 6.0	Fig.7 and Fig.10	

74HC/HCT7404

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see " $74HC/HCT/HCU/HCMOS\ Logic\ Family\ Specifications"$, except that V_{OH} and V_{OL} are not valid for driver output. They are replaced by the values given below.

Output capability: driver 8 mA

I_{CC} category: LSI.

Voltages are referenced to GND (ground = 0 V).

DC CHARACTERISTICS FOR 74HCT

	PARAMETER		T _{amb} °C								TEST CONDITION		
SYMBOL		+25			−40 t	-40 to +85		-40 to +125		V _{CC}	V	OTUED	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX		(V)	Vı	OTHER	
V _{OH}	HIGH level output voltage	3.98	4.32	_	3.84	_	3.7	_	V	4.5	V _{IH} or V _{IL}	I _O = -8 mA	
V _{OL}	LOW level output voltage	_	0.15	0.26	_	0.33	_	0.40	V	4.5	V _{IH} or V _{IL}	I _O = 8 mA	

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

UNIT LOAD COEFFICIENT

INPUT	UNIT LOAD COEFFICIENT
ŌĒ	1
SI	1.5
D _n	0.75
MR	1.5
SO	1.5

74HC/HCT7404

AC CHARACTERISTICS FOR 74HCT

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF.$

					T _{amb} °C					TEST CONDITION		
SYMBOL	PARAMETER	+25			−40 t	o +85	-40 to	+125	UNIT	V _{CC}	WAVEFORMS	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX]	(V)	WAVEFORMS	
t _{PHL} /t _{PLH}	propagation delay MR to DIR, DOR	-	30	51	-	53	_	63	ns	4.5	Fig.9	
t _{PHL}	propagation delay MR to Q _n	_	22	38	_	48	_	57	ns	4.5	Fig.9	
t _{PHL} /t _{PLH}	propagation delay SI to DIR	_	25	43	_	54	_	65	ns	4.5	Fig.7	
t _{PHL} /t _{PLH}	propagation delay SO to DOR	_	36	61	_	76	_	92	ns	4.5	Fig.10	
t _{PHL} /t _{PLH}	propagation delay SO to Q _n	_	42	72	_	90	_	108	ns	4.5	Fig.15	
t _{PHL} /t _{PLH}	propagation delay DOR to Q _n	_	7	12	_	15	_	18	ns	4.5	Fig.11	
t _{PLH}	propagation delay/ripple through delay SI to DOR	_	0.8	1.4	_	1.75	_	2.1	μs	4.5	Fig.11	
t _{PLH}	propagation delay/bubble- up delay SO to DIR	_	1	1.8	_	2.25	_	2.7	μs	4.5	Fig.8	
t _{PZH} /t _{PZL}	3-state output enable OE to Qn	_	16	30	_	38	_	45	ns	4.5	Fig.17	
t _{PHZ} /t _{PLZ}	3-state output disable OE to Q _n	_	19	30	_	38	_	45	ns	4.5	Fig.17	
t _{THL} /t _{TLH}	output transition time	_	5	12	_	15	_	18	ns	4.5	Fig.17	
t _W	SI pulse width HIGH or LOW	9	5	_	6	_	8	_	ns	4.5	Fig.7	
t _W	SO pulse width HIGH or LOW	14	8	_	18	_	21	_	ns	4.5	Fig.10	
t_W	DIR pulse width HIGH	5	17	29	4	36	4	44	ns	4.5	Fig.8	

5-Bit x 64-word FIFO register; 3-state

74HC/HCT7404


					T _{amb} °C	;				TEST CONDITION		
SYMBOL	PARAMETER		+25			−40 to +85		-40 to +125		V _{CC}	WAVEFORMS	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX		(V)	WAVEFORMS	
t _W	DOR pulse width HIGH	7	21	36	6	45	6	54	ns	4.5	Fig.11	
t _W	MR pulse width LOW	26	15	_	33	-	39	-	ns	4.5	Fig.9	
t _{rem}	removal time MR to SI	18	10	_	23	_	27	_	ns	4.5	Fig.16	
t _{su}	set-up time D _n to SI	- 5	-16	_	-4	-	-4	-	ns	4.5	Fig.14	
t _h	hold time D _n to SI	30	18	_	38	-	45	_	ns	45	Fig.14	
f _{max}	maximum clock pulse frequency SI, SO burst mode	18	30	_	14	_	12	_	MHz	4.5	Fig.12 and Fig.13	
f _{max}	maximum clock pulse frequency SI, SO using flags	18	30	_	14	_	12	_	MHz	4.5	Fig.7 and Fig.10	
f _{max}	maximum clock pulse frequency SI, SO cascaded	_	23	_	_	_	_	_	MHz	4.5	Fig.7 and Fig.10	

5-Bit x 64-word FIFO register; 3-state

74HC/HCT7404

AC WAVEFORMS

Shifting in sequence FIFO empty to FIFO full




- 1. DIR initially HIGH; FIFO is prepared for valid data
- 2. SI set HIGH; data loaded into input stage
- 3. DIR goes LOW, input stage "busy"
- 4. SI set LOW; data from first location "ripple through"
- 5. DIR goes HIGH, status flag indicates FIFO prepared for additional data
- Repeat process to load 2nd word through to 64th word into FIFODIR remains LOW; with attempt to shift into full FIFO, no data transfer occurs.

5-Bit x 64-word FIFO register; 3-state

74HC/HCT7404

With FIFO full; SI held HIGH in anticipation of empty location




- 1. FIFO is initially full, shift-in is held HIGH
- 2. SO pulse; data in the output stage is unloaded, "bubble-up" process of empty location begins
- 3. DIR HIGH; when empty location reaches input stage, flag indicates FIFO is prepared for data input
- 4. DIR returns to LOW; data shift-in to empty location is complete, FIFO is full again
- 5. SI set LOW; necessary to complete shift-in process, DIR remains LOW, because FIFO is full.

5-Bit x 64-word FIFO register; 3-state

74HC/HCT7404

Master reset applied with FIFO full



Notes to Fig.9

- 1. DIR LOW, output ready HIGH; assume FIFO is full
- 2. MR pulse LOW; clears FIFO
- 3. DIR goes HIGH; flag indicates input prepared for valid data
- 4. DOR goes LOW; flag indicates FIFO empty
- 5. Q_n outputs go LOW (only last bit will be reset).

Fig.9 Waveforms showing the \overline{MR} input to DIR, DOR and Q_n output propagation delays and the \overline{MR} pulse width.

5-Bit x 64-word FIFO register; 3-state

74HC/HCT7404




Fig.10 Waveforms showing the \overline{SO} input to DOR output propagation delay, the \overline{SO} pulse widths and maximum pulse frequency.

- 1. DOR HIGH; no data transfer in progress, valid data is present at output stage
- 2. SO set HIGH; results in DOR going LOW
- 3. DOR goes LOW; output stage "busy"
- 4. SO set LOW; data in the input stage is unloaded, and new data replaces it as empty location "bubbles-up" to input stage
- 5. DOR goes HIGH; transfer process completed, valid data present at output after the specified propagation delay
- 6. Repeat process to unload the 3rd through to the 64th word from FIFO.
- 7. DOR remains LOW; FIFO is empty.

5-Bit x 64-word FIFO register; 3-state

74HC/HCT7404

With FIFO empty; SO is held HIGH in anticipation





Fig.11 Waveforms showing ripple through delay SI input to DOR output, DOR output pulse width and propagation delay from the DOR pulse to the Q_n output.

- 1. FIFO is initially empty, SO is held HIGH
- 2. SI pulse; loads data into FIFO and initiates ripple through process
- 3. DOR flag signals the arrival of valid data at the output stage
- 4. Output transition; data arrives at output stage after the specified propagation delay between the rising edge of the DOR pulse to the Q_n output
- 5. DOR goes LOW; data shift-out is complete, FIFO is empty again
- 6. SO set LOW; necessary to complete shift-out process. DOR remains LOW, because FIFO is empty.

5-Bit x 64-word FIFO register; 3-state

74HC/HCT7404

Shift-in operation; high-speed burst mode




Note to Fig.12

In the high-speed mode, the burst-in rate is determined by the minimum shift-in HIGH and shift-in LOW specifications. The DIR status flag is a don't care condition, and a shift-in pulse can be applied regardless of the flag. A SI pulse which would overflow the storage capacity of the FIFO is ignored.

5-Bit x 64-word FIFO register; 3-state

74HC/HCT7404

Shift-out operation; high-speed burst mode




Note to Fig.13

In the high-speed mode, the burst-out rate is determined by the minimum shift-out HIGH and shift-out LOW specifications. The DOR flag is a don't care condition and an \overline{SO} pulse can be applied without regard to the flag.

5-Bit x 64-word FIFO register; 3-state

74HC/HCT7404



 $\begin{array}{cccc} \text{(1)} & \text{HC} & : & \text{$V_M = 50\%$; $V_I = GND$ to V_{CC}.} \\ & \text{HCT} & : & \text{$V_M = 1.3$ V; $V_I = GND$ to 3 V.} \end{array}$

The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig.14 Waveforms showing hold and set-up times for D_n input to SI input.






Fig.15 Waveforms showing \overline{SO} input to Q_n output propagation delays and output transition time.




5-Bit x 64-word FIFO register; 3-state

74HC/HCT7404




74HC/HCT7404

APPLICATION INFORMATION



5-Bit x 64-word FIFO register; 3-state

74HC/HCT7404




Note to Fig.19

The "7404" is easily expanded to increase word length. Composite DIR and DOR flags are formed with the addition of an AND gate. The basic operation and timing are identical to a single FIFO, with the exception of an added gate delay on the flags.

5-Bit x 64-word FIFO register; 3-state

74HC/HCT7404



Note to Fig.20

This circuit is only required if the SI input is constantly held HIGH, when the FIFO is empty and the automatic shift-in cycles are started or if \overline{SO} output is constantly held HIGH, when the FIFO is full and the automatic shift-out cycles are started (see Fig.8 and Fig.10).


Expanded format

Figure 21 shows two cascaded FIFOs providing a capacity of 128 words x 5 bits. Figure 22 shows the signals on the nodes of both FIFOs after the application of a SI pulse, when both FIFOs are initially empty. After a ripple through delay, data arrives at the output of FIFO_A. Due to \overline{SO}_A being HIGH, a DOR_A pulse is generated. The requirements of SI_B and D_{nB} are satisfied by the DOR_A pulse width and the timing between the rising edge of DOR_A and Q_{nA}. After a second ripple through delay, data arrives at the output of FIFO_B.

Figure 23 shows the signals on the nodes of both FIFOs after the application of a \overline{SO}_B pulse, when both FIFOs are initially full. After a bubble-up delay a DIR_B pulse is generated, which acts as a \overline{SO}_A pulse for FIFO_A. One word is transferred from the output of FIFO_A to the input of FIFO_B. The requirements of the \overline{SO}_A pulse for FIFO_A is satisfied by the pulse width of DOR_B. After a second bubble-up delay an empty space arrives at D_{nA}, at which time DIR_A goes HIGH. Figure 24 shows the waveforms at all external nodes of both FIFOs during a complete shift-in and shift-out sequence.

5-Bit x 64-word FIFO register; 3-state

74HC/HCT7404




Note to Fig.21

The "7404" is easily cascaded to increase word capacity without any external circuitry. In cascaded format, all necessary communications are handled by the FIFOs. Figures 22 and 23 demonstrate the intercommunication timing between $FIFO_A$ and $FIFO_B$. Figure 24 provides an overview of pulses and timing of two cascaded $FIFO_S$, when shifted full and shifted empty again.

5-Bit x 64-word FIFO register; 3-state


74HC/HCT7404



- 1. FIFO_A and FIFO_B initially empty, \overline{SO}_A held HIGH in anticipation of data
- 2. Load one word into FIFOA; SI pulse applied, results in DIR pulse
- 3. Data-out $_A$ /data-in $_B$ transition; valid data arrives at FIFO $_A$ output stage after a specified delay of the DOR flag, meeting data input set-up requirements of FIFO $_B$
- 4. DOR_A and SI_B pulse HIGH; (ripple through delay after SI_A LOW) data is unloaded from FIFO_A as a result of the data output ready pulse, data is shifted into FIFO_B
- 5. DIR_B and \overline{SO}_A go LOW; flag indicates input stage of FIFO_B is busy, shift-out of FIFO_A is complete
- 6. DIR_B and \overline{SO}_A go HIGH automatically; the input stage of FIFO_B is again able to receive data, \overline{SO} is held HIGH in anticipation of additional data
- 7. DOR_B goes HIGH; (ripple through delay after SI_B LOW) valid data is present one propagation delay later at the FIFO_B output stage.

5-Bit x 64-word FIFO register; 3-state


74HC/HCT7404



- 1. FIFO_A and FIFO_B initially full, SI_B held HIGH in anticipation of shifting in new data as an empty location bubbles-up
- 2. Unload one word from FIFOB; SO pulse applied, results in DOR pulse
- 3. DIR_B and \overline{SO}_A pulse HIGH; (bubble-up delay after \overline{SO}_B LOW) data is loaded into FIFO_B as a result of the DIR pulse, data is shifted out of FIFO_A
- 4. DORA and SIB go LOW; flag indicates the output stage of FIFOA is busy, shift-in to FIFOB is complete
- 5. DOR_A and SI_B go HIGH; flag indicates valid data is again available at FIFO_A output stage, SI_B is held HIGH, awaiting bubble-up of empty location
- 6. DIR_A goes HIGH; (bubble-up delay after \overline{SO}_A LOW) an empty location is present at input stage of FIFO_A.

5-Bit x 64-word FIFO register; 3-state

74HC/HCT7404



Note to Fig.24

Sequence 1 (both FIFOS empty, starting SHIFT-IN process)

After a $\overline{\text{MR}}$ pulse has been applied FIFO_A and FIFO_B are empty. The DOR flags of FIFO_A and FIFO_B go LOW due to no valid data being present at the outputs. The DIR flags are set HIGH due to the FIFOs being ready to accept data. $\overline{\text{SO}}_{\text{B}}$ is held HIGH and two SI_A pulses are applied (1). These pulses allow two data words to ripple through to the output stage of FIFO_A and to the input stage of FIFO_B (2). When data arrives at the output of FIFO_B, a DOR_B pulse is generated (3). When $\overline{\text{SO}}_{\text{B}}$ goes LOW, the first bit is shifted out and a second bit ripples through to the output after which DOR_B goes HIGH (4).

5-Bit x 64-word FIFO register; 3-state

74HC/HCT7404

Sequence 2 (FIFO_B runs full)

After the $\overline{\text{MR}}$ pulse, a series of 64 SI pulses are applied. When 64 words are shifted in, DIR_B remains LOW due to FIFO_B being full (5). DOR_A goes LOW due to FIFO_A being empty.

Sequence 3 (FIFO_A runs full)

When 65 words are shifted in, DOR_A remains HIGH due to valid data remaining at the output of FIFO_A. Q_{nA} remains HIGH, being the polarity of the 65th data word (6). After the 128th SI pulse, DIR remains LOW and both FIFOs are full (7). Additional pulses have no effect.

Sequence 4 (both FIFOs full, starting SHIFT-OUT process)

 SI_A is held HIGH and two \overline{SO}_B pulses are applied (8). These pulses shift out two words and thus allow two empty locations to bubble-up to the input stage of FIFO_B, and proceed to FIFO_A (9). When the first empty location arrives at the input of FIFO_A, a DIR_A pulse is generated (10) and a new word is shifted into FIFO_A. SI_A is made LOW and now the second empty location reaches the input stage of FIFO_A, after which DIR_A remains HIGH (11).

Sequence 5 (FIFO_A runs empty)

At the start of sequence 5 FIFO_A contains 63 valid words due to two words being shifted out and one word being shifted in, in sequence 4. An additional series of \overline{SO}_B pulses are applied. After 63 \overline{SO}_B pulses, all words from FIFO_A are shifted into FIFO_B. DOR_A remains LOW (12).

Sequence 6 (FIFO_B runs empty)

After the next \overline{SO}_B pulse, DIR_B remains HIGH due to the input stage of FIFO_B being empty. After another 63 \overline{SO}_B pulses, DOR_B remains LOW due to both FIFOs being empty (14). Additional \overline{SO}_B pulses have no effect. The last word remains available at the output Q_n.

PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".