

DATA SHEET

74F711A, 74F711-1, 74F712A, 74F712-1 Multiplexers

Product specification

1990 Dec 13

IC15 Data Handbook

Multiplexers

74F711A/74F711-1/
74F712A/74F712-1
74F711A Quint 2-to-1 Data Selector Multiplexer (3-State)

74F711-1 Quint 2-to-1 Data Selector Multiplexer with 30Ω Equivalent Output Termination Impedance (3-State)

74F712A Quint 3-to-1 Data Selector Multiplexer

74F712-1 Quint 3-to-1 Data Selector Multiplexer with 30Ω Equivalent Output Termination Impedance

FEATURES for 74F711A/74F711-1

- Consists of five 2-to-1 Multiplexers
- High impedance PNP base inputs for reduced loading (20µA in High and Low states)
- Designed for address multiplexing of dynamic RAM and other applications
- Output inverting/non-inverting option
- 30Ω termination impedance on each output – 74F711-1
- Outputs sink 64mA (74F711A only)

FEATURES for 74F712A/74F712-1

- Consists of five 3-to-1 Multiplexers
- High impedance PNP base inputs for reduced loading (20µA in High and Low states)
- Designed for address multiplexing of dynamic RAM and other applications
- 30Ω termination impedance on each output – 74F712-1
- Outputs sink 64mA (74F712A only)

DESCRIPTION

The 74F711A/74F711-1 consist of five 2-to-1 multiplexers designed for address multiplexing of dynamic RAMs and other multiplexing applications. The 74F711A has a common select (S) input, an Output Enable (\overline{OE}) input and an Output Inverting (\overline{INV}) input to control the 3-State outputs. The outputs source 15mA and sink 64mA. The 74F711-1 is the same as the 74F711A except that it has a 30Ω termination impedance on each output to reduce line noise and the outputs sink 5mA.

When the inverting input (\overline{INV}) is Low, the input data path is inverted.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS		DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
74F711A/ 74F711-1	D _n a, D _n b	Data inputs	1.0/0.066	20µA/40µA
	S	Select input	1.0/0.033	20µA/20µA
	\overline{OE}	Output Enable input (active Low)	1.0/0.033	20µA/20µA
	\overline{INV}	Output inverting input (active Low)	1.0/0.033	20µA/20µA
	Q ₀ - Q ₄	Data outputs for 74F711A	750/106.7	15mA/64mA
	Q ₀ - Q ₄	Data outputs for 74F711-1	750/8.33	15mA/5mA
74F712A/ 74F712-1	D _n a, D _n b, D _n c	Data inputs	1.0/0.066	20µA/40µA
	S ₀ , S ₁	Select inputs	1.0/0.033	20µA/20µA
	Q ₀ - Q ₄	Data outputs for 74F712A	750/106.7	15mA/64mA
	Q ₀ - Q ₄	Data outputs for 74F712-1	750/8.33	15mA/5mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20µA in the High state and 0.6mA in the Low state.

To improve speed and noise immunity, V_{CC} and GND side pins are used.

The 74F712A/74F712-1 consist of five 3-to-1 multiplexers designed for address multiplexing of dynamic RAMs and other multiplexing applications. The 74F712A has two select (S₀, S₁) inputs to determine which set of five inputs will be propagated to the five outputs. The outputs source 15mA and sink 64mA. The 74F712-1 is the same as the 74F712A except that it has a 30Ω termination impedance on each output to reduce line noise and the outputs sink 5mA.







TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F711A	6.0ns	30mA
74F711-1	6.5ns	29mA
74F712A	6.5ns	25mA
74F712-1	6.5ns	25mA

ORDERING INFORMATION

DESCRIPTION	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ $T_{amb} = 0^\circ C$ to $+70^\circ C$	PKG DWG #
20-Pin Plastic DIP	N74F711AN, N74F711-1N	SOT146-1
24-Pin Plastic Slim DIP (300 mil)	N74F712AN, N74F712-1N	SOT222-1
20-Pin Plastic SOL	N74F711AD, N74F711-1D	SOT163-1
24-Pin Plastic SOL	N74F712AD, N74F712-1D	SOT137-1

Multiplexers


**74F711A/74F711-1/
74F712A/74F712-1**

PIN CONFIGURATION – 74F711A/74F711-1**PIN CONFIGURATION – 74F712A/74F712-1****LOGIC SYMBOL – 74F711A/74F711-1****LOGIC SYMBOL – 74F712A/74F712-1****LOGIC SYMBOL (IEEE/IEC) – 74F711A/74F711-1****LOGIC SYMBOL (IEEE/IEC) – 74F712A/74F712-1**

Multiplexers

74F711A/74F711-1/
74F712A/74F712-1

LOGIC DIAGRAM – 74F711A/74F711-1



FUNCTION TABLE – 74F711A/74F711-1

INPUTS					OUTPUT
S	INV	OE	Dna	Dnb	Qn
L	L	L	Data a	Data b	$\overline{\text{Data a}}$
H	L	L	Data a	Data b	$\overline{\text{Data b}}$
L	H	L	Data a	Data b	Data a
H	H	L	Data a	Data b	Data b
X	X	H	X	X	Z

H = High voltage level

L = Low voltage level


X = Don't care

Z = High impedance "off" state

Multiplexers

74F711A/74F711-1/
74F712A/74F712-1

LOGIC DIAGRAM – 74F712A/74F712-1



FUNCTION TABLE – 74F712A/74F712-1

INPUTS					OUTPUT
S0	S1	Dna	Dnb	Dnc	Qn
L	L	Data a	Data b	Data c	Data a
H	L	Data a	Data b	Data c	Data b
X	H	Data a	Data b	Data c	Data c

H = High voltage level

L = Low voltage level

X = Don't care

Multiplexers**74F711A/74F711-1/
74F712A/74F712-1****ABSOLUTE MAXIMUM RATINGS**

Operation beyond the limits set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free-air temperature range.

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage	-0.5 to +7.0	V
V_{IN}	Input voltage	-0.5 to +7.0	V
I_{IN}	Input current	-30 to +5	mA
V_{OUT}	Voltage applied to output in High output state	-0.5 to + V_{CC}	V
I_{OUT}	Current applied to output in Low output state 74F711A, 74F712A 74F711-1, 74F712-1	96	mA
		10	mA
T_{amb}	Operating free-air temperature range	0 to +70	°C
T_{stg}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{IH}	High-level input voltage	2.0			V
V_{IL}	Low-level input voltage			0.8	V
I_{IK}	Input clamp current			-18	mA
I_{OH}	High-level output current			-15	mA
I_{OL}	Low-level output current 74F711A, 74F712A 74F711-1, 74F712-1			64	mA
				5	mA
T_{amb}	Operating free-air temperature	0		70	°C

Multiplexers

74F711A/74F711-1/
74F712A/74F712-1

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹			LIMITS			UNIT
					MIN	TYP ²	MAX	
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IL} = \text{MAX}$, $V_{IH} = \text{MIN}$	$I_{OH} = -3\text{mA}$	$\pm 10\%V_{CC}$	2.4			V
				$\pm 5\%V_{CC}$	2.7	3.4		V
			$I_{OH} = -15\text{mA}$	$\pm 10\%V_{CC}$	2.0			V
				$\pm 5\%V_{CC}$	2.0			V
V_{OL}	Low-level output voltage	74F711A/ 74F712A only	$V_{CC} = \text{MIN}$, $V_{IL} = \text{MAX}$, $V_{IH} = \text{MIN}$	$I_{OL} = \text{MAX}$	$\pm 10\%V_{CC}$		0.38	V
					$\pm 5\%V_{CC}$		0.42	V
			74F711-1/ 74F712-1	$I_{OL} = 5\text{mA}$	$\pm 10\%V_{CC}$		0.38	V
V_{IK}	Input clamp voltage		$V_{CC} = \text{MIN}$, $I_I = I_{IK}$				-0.73	V
I_I	Input current at maximum input voltage		$V_{CC} = \text{MAX}$, $V_I = 7.0\text{V}$				100	μA
I_{IH}	High-level input current		$V_{CC} = \text{MAX}$, $V_I = 2.7\text{V}$				20	μA
I_{IL}	Low-level input current	Others	$V_{CC} = \text{MAX}$, $V_I = 0.5\text{V}$				-20	μA
		Dn only					-40	μA
I_{OZH}	Off-state output current High-level voltage applied	74F711A/ 74F711-1 only	$V_{CC} = \text{MAX}$, $V_O = 2.7\text{V}$				50	μA
I_{OZL}	Off-state output current Low-level voltage applied		$V_{CC} = \text{MAX}$, $V_O = 0.5\text{V}$				-50	μA
I_{OS}	Short-circuit output current ³	74F711-1/ 74F712-1	$V_{CC} = \text{MAX}$			-60		mA
I_O	Output current ⁴	74F711A/ 74F712A	$V_{CC} = \text{MAX}$, $V_O = 2.25\text{ V}$			-60		mA
I_{CC}	Supply current (total)	74F711A	I_{CCH}	$V_{CC} = \text{MAX}$			25	mA
			I_{CCL}				33	mA
			I_{CCZ}				27	mA
	74F711-1		I_{CCH}	$V_{CC} = \text{MAX}$			26	mA
			I_{CCL}				33	mA
			I_{CCZ}				28	mA
	74F712A		I_{CCH}	$V_{CC} = \text{MAX}$			20	mA
			I_{CCL}				30	mA
	74F712-1		I_{CCH}	$V_{CC} = \text{MAX}$			20	mA
			I_{CCL}				29	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}$, $T_{amb} = 25^\circ\text{C}$.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- I_O is tested under conditions that produce current approximately one half of the true short-circuit output current (I_{OS}).

Multiplexers

74F711A/74F711-1/
74F712A/74F712-1

AC ELECTRICAL CHARACTERISTICS – 74F711A/74F711-1

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT	
			$T_{amb} = +25^\circ C$ $V_{CC} = 5V$ $C_L = 50pF, R_L = 500\Omega$			$T_{amb} = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = 5V \pm 10\%$ $C_L = 50pF,$ $R_L = 500\Omega$			
			MIN	TYP	MAX	MIN	MAX		
t_{PLH} t_{PHL}	Propagation delay D _{na} , D _{nb} to Q _n	74F711A	Waveform 1, 2	2.5 2.5	5.0 4.0	7.5 7.0	2.0 2.0	8.0 7.5	ns ns
t_{PLH} t_{PHL}	Propagation delay S to Q _n		Waveform 1, 3	7.0 5.0	9.0 8.0	12.0 11.0	5.5 4.5	13.5 12.0	ns ns
t_{PLH} t_{PHL}	Propagation delay INV to Q _n		Waveform 1, 3	6.0 4.0	9.0 8.0	12.5 11.0	5.0 3.5	14.0 11.5	ns ns
t_{PZH} t_{PZL}	Output Enable time OE to Q _n		Waveform 4 Waveform 5	2.5 2.5	4.0 4.5	6.5 7.0	2.0 2.0	7.0 7.5	ns ns
t_{PHZ} t_{PLZ}	Output Disable time OE to Q _n		Waveform 4 Waveform 5	2.5 3.0	4.0 5.0	7.0 8.0	2.0 2.5	8.0 8.5	ns ns
t_{PLH} t_{PHL}	Propagation delay D _{na} , D _{nb} to Q _n		Waveform 1, 2	3.0 2.0	4.5 4.5	7.5 7.5	2.0 2.5	9.0 8.0	ns ns
t_{PLH} t_{PHL}	Propagation delay S, INV to Q _n		Waveform 1, 3	6.5 4.5	10.0 8.5	13.5 11.5	5.5 4.0	14.5 12.5	ns ns
t_{PZH} t_{PZL}	Output Enable time OE to Q _n		Waveform 4 Waveform 5	2.5 3.0	4.5 5.0	7.5 7.5	2.0 2.5	9.0 8.0	ns ns
t_{PHZ} t_{PLZ}	Output Disable time OE to Q _n		Waveform 4 Waveform 5	2.0 3.5	4.5 5.5	7.0 8.5	2.0 3.0	8.0 9.5	ns ns

AC ELECTRICAL CHARACTERISTICS – 74F712A/74F712-1


SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT	
			$T_{amb} = +25^\circ C$ $V_{CC} = 5V$ $C_L = 50pF, R_L = 500\Omega$			$T_{amb} = 0 \text{ to } +70^\circ C$ $V_{CC} = 5V \pm 10\%$ $C_L = 50pF,$ $R_L = 500\Omega$			
			MIN	TYP	MAX	MIN	MAX		
t_{PLH} t_{PHL}	Propagation delay D _{na} , D _{nb} , D _{nc} to Q _n	74F712A	Waveform 1, 2	2.0 2.0	3.5 3.5	6.5 6.5	2.0 2.0	7.0 7.0	ns ns
t_{PLH} t_{PHL}	Propagation delay S ₀ , S ₁ to Q _n		Waveform 1	6.5 5.0	8.0 7.5	11.5 10.0	5.5 4.5	13.5 11.0	ns ns
t_{PLH} t_{PHL}	Propagation delay D _{na} , D _{nb} , D _{nc} to Q _n		Waveform 1, 2	2.0 2.0	4.0 4.0	7.0 7.0	2.0 2.0	7.5 7.5	ns ns
t_{PLH} t_{PHL}	Propagation delay S ₀ , S ₁ to Q _n		Waveform 1	7.0 5.5	9.0 7.5	12.0 10.5	6.0 5.5	13.5 11.0	ns ns

Multiplexers


**74F711A/74F711-1/
74F712A/74F712-1**

AC WAVEFORMS


For all waveforms, $V_M = 1.5V$




Waveform 1. Propagation Delay for Non-Inverting Output




Waveform 2. Propagation Delay for Inverting Output



Waveform 3. Propagation Delay for INV to Output



Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level





Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

Multiplexers

74F711A/74F711-1/
74F712A/74F712-1

TEST CIRCUIT AND WAVEFORMS



SWITCH POSITION

TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS:

- R_L = Load resistor;
see AC electrical characteristics for value.
- C_L = Load capacitance includes jig and probe capacitance;
see AC electrical characteristics for value.
- R_T = Termination resistance should be equal to Z_{OUT} of
pulse generators.

family	INPUT PULSE REQUIREMENTS					
	amplitude	V _M	rep. rate	t _w	t _{TLH}	t _{THL}
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns


SF00777

Multiplexers

74F711A/74F711-1,
74F712A/74F712-1

DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

Note

- Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT146-1			SC603			92-11-17 95-05-24

Multiplexers

74F711A/74F711-1,
74F712A/74F712-1

DIP24: plastic dual in-line package; 24 leads (300 mil)

SOT222-1



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.70	0.38	3.94	1.63 1.14	0.56 0.43	0.36 0.25	31.9 31.5	6.73 6.48	2.54	7.62	3.51 3.05	8.13 7.62	10.03 7.62	0.25	2.05
inches	0.185	0.015	0.155	0.064 0.045	0.022 0.017	0.014 0.010	1.256 1.240	0.265 0.255	0.100	0.300	0.138 0.120	0.32 0.30	0.395 0.300	0.01	0.081

Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT222-1		MS-001AF				95-03-11

Multiplexers

74F711A/74F711-1,
74F712A/74F712-1

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	z ⁽¹⁾	θ
mm	2.65 0.10	0.30 2.25	2.45	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8° 0°
inches	0.10 0.004	0.012 0.089	0.096	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT163-1	075E04	MS-013AC				-95-01-24 97-05-22

Multiplexers

74F711A/74F711-1,
74F712A/74F712-1

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	z ⁽¹⁾	θ
mm	2.65 0.10	0.30 2.25	2.45	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8° 0°
inches	0.10 0.004	0.012 0.089	0.096	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	

Note

- Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT137-1	075E05	MS-013AD				-95-01-24 97-05-22

Multiplexers**74F711A/74F711-1,
74F712A/74F712-1****NOTES**

Multiplexers

74F711A/74F711-1,
74F712A/74F712-1

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088-3409
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998
All rights reserved. Printed in U.S.A.

print code

Document order number:

Date of release: 10-98

9397-750-05174

Let's make things better.

Philips
Semiconductors



PHILIPS