# INTEGRATED CIRCUITS

# DATA SHEET

# 74F524

8-bit register comparator (open-collector + 3-State)

**Product specification** 

1990 Aug 07

IC15 Data Handbook





# 8-bit register comparator (open collector + 3-State)

74F524


#### **FEATURES**

- 8-Bit bidirectional register with bus-oriented input-output
- Independent serial input-output to register
- Register bus comparator with 'equal to', 'greater than' and 'less than' outputs
- Cascadable in groups of 8-bits
- Open collector comparator outputs for AND-wired expansion
- Two's complement or magnitude compare

#### **DESCRIPTION**

The 74F524 is an 8-bit bidirectional register with parallel input and output, plus serial input and output progressing from MSB to LSB. All data inputs, serial and parallel, are loaded by the rising edge of the clock. The device functions are controlled by two control lines (S0, S1) to execute shift, load, hold and read out. An 8-bit comparator examines the data stored in the registers and on the data bus. Three true-High, open collector outputs representing 'register equal to bus', 'register greater than bus' and 'register less than bus' are provided. These outputs can be disabled to the OFF state by the use of Status Enable (SE). A mode control has also been provided to allow Two's Complement as well as magnitude compare. Linking inputs are provided for expansion to longer words.

#### **PIN CONFIGURATION**



TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (TOTAL)
74F524	65MHz	110mA

#### ORDERING INFORMATION

DESCRIPTION	$ \begin{array}{c} \text{COMMERCIAL} \\ \text{RANGE} \\ \text{V}_{\text{CC}} = 5\text{V} \pm \! 10\%, \\ \text{T}_{\text{amb}} = 0^{\circ}\text{C to +} \! 70^{\circ}\text{C} \end{array} $	PKG DWG#
20-pin plastic DIP	N74F524N	SOT146-1
20-pin plastic SOL	N74F524D	SOT163-1

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
I/On	Parallel data inputs	3.5/1.0	70μA/0.6mA
S0, S1	Mode select inputs	1.0/1.0	20μA/0.6mA
C/SI	Status priority or serial data input	1.0/1.0	20μA/0.6mA
CP	Clock pulse input (active rising edge)	1.0/1.0	20μA/0.6mA
SE	Status enable input (active Low)	1.0/1.0	20μA/0.6mA
М	Compare mode select input	1.0/1.0	20μA/0.6mA
I/On	3-state parallel data outputs	150/40	3.0mA/24mA
C/SO	Status priority or serial data output	50/33	1.0mA/20mA
LT	Register less than bus output	OC/33	OC/20mA
EQ	Register equal to bus output	OC/33	OC/20mA
GT	Register greater than bus output	OC/33	OC/20mA


#### NOTE:

One (1.0) FAST Unit Load (U.L.) is defined as  $20\mu A$  in the High state and 0.6mA in the Low state. OC=Open Collector


## 8-bit register comparator (open collector + 3-State)

74F524

#### LOGIC SYMBOL for 74F456



#### LOGIC SYMBOL (IEEE/IEC) for 74F456



#### **FUNCTIONAL DESCRIPTION**

The 74F524 contains eight D-type flip-flops connected as a shift register with provision for either parallel or serial loading. Parallel data may be read from or loaded into the registers via the data bus I/O0–I/O7. Serial data is loaded into the register from the C/SI input and may be shifted through the register and out through the C/SO output. Both parallel and serial data entry occurs on the rising edge of the clock (CP). The operation of the shift register is controlled by two signals, S0 and S1, according to the Select Function Table. The 3-State parallel output buffers are enabled only in the READ mode.

#### **SELECT FUNCTION TABLE**

S0	S1	OPERATION
L	L	HOLD–Retains data in shift register
L	Н	READ-Read contents in register onto data bus
Н	L	SHIFT-Allows serial shifting on next rising clock edge
Н	Н	LOAD-Load data on bus into register

H = High voltage level

L = Low voltage level

One port of an 8-bit comparator is attached to the data bus while the other port is tied to the outputs of the internal register. Three active-OFF Open Collector outputs indicate whether the contents held in the shift register are 'greater than' (GT). 'less than' (LT), or 'equal to' (EQ) the data on the input bus. A High signal on the Status Enable (SE) input disables these outputs to the OFF state. A mode control (M) input allows selection between a straightforward magnitude compare or a comparison between Two's complement numbers.

#### NUMBER REPRESENTATION SELECT TABLE

М	OPERATION			
L	Magnitude compare			
Н	Two's Complement compare			

H = High voltage level

L = Low voltage level

For 'greater than' or 'less than' detection, the C/SI input must be held High, as indicated in the Function Table. The internal logic is arranged such that a Low signal on the C/SI input places the 'greater than' and 'less than' outputs in their off state. (Note that this off state serves also as the active state when C/SI is High. It is intended for use in expansion to word lengths greater than 8 bits using multiple 74S524s as explained in the next 3 paragraphs.) The C/SO output will be forced High if the 'equal to' status condition exists; otherwise, C/SO will be held Low.

Word length expansion (in groups of 8 bits) can be achieved by connecting the C/SO output of the more significant byte to the C/SI input of the next less significant byte and also to its own \$\overline{SE}\$ input (see Application Figure 1). The CS/I input of the most significant device is held High while the \$\overline{SE}\$ input of the least significant device is held Low. The corresponding status outputs are AND-wired together. In the case of two's complement number compare, only the Mode input to the most significant device should be High. the Mode inputs to all other cascaded devices are held Low.

Suppose that an inequality condition is detected in the most significant device. Assuming that the byte stored in the register is greater than the byte on the data bus, then the EQ and LT outputs will be pulled Low, whereas the GT output will float High. Also, the

# 8-bit register comparator (open collector + 3-State)

74F524

CS/O output of the most significant device will be forced Low, disabling the subsequent devices but enabling its own status outputs. The corrected status condition is thus indicated. The same applies if the register byte is less than the data byte, only in this case the EQ and GT outputs go Low, whereas the LT output floats High.

If an equality condition is detected in the most significant device, its C/SO output is forced High. This enables the next less significant

device and disables its own status outputs. In this way, the status output proximity is handed down to the next less significant device which now effectively becomes the most significant byte. The worst case propagation delay for a compare operation involving 'n' cascaded 74F524s will be when an equality condition is detected in all but the least significant byte. In this case, the status priority has to ripple all the way down the chain before the correct status output is established. Typically, this will take 35+6(n-2) ns.

#### **APPLICATION**




Figure 1. Cascading 74F524s for Comparing Longer Words

#### **FUNCTION TABLE**

			INPUT	S	OUTPUTS				OPERATING MODE
SE	C/SI	S0	S1	Data comparison	EQ	GT	LT	C/SO	OPERATING MODE
Н	Н	L	L	Х	Н	Н	Н	(1)	Hold
Н	L	L	L	X	Н	Н	Н	L	ΠΟΙα
Н	Х	Н	L	Х	Н	Н	Н	Q0	Shift
Н	Н	L	Н	X	Н	Н	Н	(1)	Read
Н	L	L	Н	X	Н	Н	Н	L	Reau
Н	Н	Н	Н	Х	Н	Н	Н	(1)	Lood
Н	L	Н	Н	X	Н	Н	н	L	Load
L	L	H or L <sup>2</sup>	H or L <sup>2</sup>	OA-OH > I/O0-I/O7	L	Н	Н	L	
L	L	H or L <sup>2</sup>	H or L <sup>2</sup>	OA-OH = I/O0-I/O7	Н	Н	Н	L	Compare (GT=CT=off)
L	L	H or L <sup>2</sup>	H or L <sup>2</sup>	OA-OH < I/O0-I/O7	L	Н	Н	L	(01-01-011)
L	Н	H or L <sup>2</sup>	H or L <sup>2</sup>	OA-OH > I/O0-I/O7	L	Н	L	L	
L	Н	H or L <sup>2</sup>	H or L <sup>2</sup>	OA-OH = I/O0-I/O7	Н	L	L	н	Compare (GT=CT=on)
L	Н	H or L <sup>2</sup>	H or L <sup>2</sup>	OA-OH < I/O0-I/O7	L	L	Н	L	(5: 51-511)

(1) = High if I/On=Dn, otherwise Low

2 = Must meet setup and hold time requirements


H = High voltage level

L = Low voltage level

X = Don't care

74F524

### **LOGIC DIAGRAM**



# 8-bit register comparator (open collector + 3-State)

74F524

#### **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
V <sub>CC</sub>	Supply voltage		-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage		-0.5 to +7.0	V
I <sub>IN</sub>	Input current		-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in High output state		–0.5 to +V <sub>CC</sub>	V
	All except I/O		40	mA
IOUT	Current applied to output in Low output state	I/O only	48	mA
T <sub>amb</sub>	Operating free-air temperature range	0 to +70	°C	
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C	

### **RECOMMENDED OPERATING CONDITIONS**

CVMDOL	SYMBOL PARAMETER			LIMITS					
STMBUL			MIN	NOM	MAX	UNIT			
V <sub>CC</sub>	Supply voltage		4.5	5.0	5.5	V			
V <sub>IH</sub>	High-level input voltage		2.0			V			
V <sub>IL</sub>	Low-level input voltage				0.8	V			
I <sub>IK</sub>	Input clamp current				-18	mA			
V <sub>OH</sub>	High-level output voltage	LT, EQ, GT only			4.5	V			
	Lligh level cutout current	Not LT, EQ, GT, C/SO			-3	mA			
ЮН	High-level output current	C/SO only			-1	mA			
	Low lovel output ourrent	All except I/O			20	mA			
I <sub>OL</sub>	Low-level output current	I/O only			24	mA			
T <sub>amb</sub>	Operating free-air temperature range		0		70	°C			

# 8-bit register comparator (open collector + 3-State)

74F524

#### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS <sup>NO TAG</sup>			LIMITS			UNIT
STWIBUL						MIN	TYP <sup>2</sup>	MAX	UNII
I <sub>OH</sub>	High-level output current	LT, EQ, GT only	$V_{CC} = MIN, V_{IH} = MIN, V_{IH}$	/ <sub>IL</sub> = MAX, <sub>OH</sub> = MAX				250	μΑ
		C/SO only	V <sub>CC</sub> = MIN,		±10%V <sub>CC</sub>	2.5			V
V <sub>OH</sub>	High-level output voltage	I/On only	$V_{IL} = MAX,$	I <sub>OH</sub> =MAX	±10%V <sub>CC</sub>	2.4			V
		1/On only	$V_{IH} = MIN$		±5%V <sub>CC</sub>	2.7	3.4		V
.,			V <sub>CC</sub> = MIN,		±10%V <sub>CC</sub>		0.35	0.50	V
V <sub>OL</sub>	Low-level output voltage		$V_{IL} = MAX,$ $V_{IH} = MIN$	I <sub>OL</sub> = MAX	±5%V <sub>CC</sub>		0.35	0.50	V
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> = MIN, I <sub>I</sub>	= I <sub>IK</sub>			-0.73	-1.2	V
ı.	Input current at maximum	I/On	$V_{CC} = MAX$ ,	V <sub>I</sub> = 5.5V				1	mA
l II	input voltage	Except I/On	$V_{CC} = MAX$	$V_1 = 7.0V$				100	μΑ
I <sub>IH</sub>	High-level input current	Freezet 1/On	$V_{CC} = MAX$	V <sub>I</sub> = 2.7V				20	μΑ
I <sub>IL</sub>	Low-level input current	Except I/On	$V_{CC} = MAX$	V <sub>I</sub> = 0.5V				-0.6	mA
I <sub>OZH</sub>	Off-state output current High-level voltage applied		$V_{CC} = MAX, V_O = 2.7V$				70	μΑ	
I <sub>OZL</sub>	Off-state output current Low-level voltage applied	I/On only	$V_{CC} = MAX, V_O = 0.5V$					-0.6	mA
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>	Except LT, EQ, GT	V <sub>CC</sub> = MAX			-60		-150	mA
I <sub>CC</sub>	Supply current (total)		$V_{CC} = MAX$				110	150	mA

#### NOTES:

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = 25°C.
Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

# 8-bit register comparator (open collector + 3-State)

74F524

### **AC ELECTRICAL CHARACTERISTICS**

			LIMITS						
SYMBOL	PARAMETER	TEST CONDITION	l T <sub>a</sub>	/ <sub>CC</sub> = +5 <sup>v</sup> <sub>mb</sub> = +25 0pF, R <sub>L</sub> :	°C	$T_{amb} = 0^{\circ}$	5V ± 10% C to +70°C R <sub>L</sub> = 500Ω	UNIT	
			MIN	TYP	MAX	MIN	MAX		
f <sub>MAX</sub>	Maximum clock frequency	Waveform 4	50	65		45		MHz	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay I/On to EQ	Waveform 2	9.0 4.5	11.5 7.5	17.0 11.0	9.0 4.5	18.0 12.0	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay I/On to GT	Waveform 2	8.5 6.5	11.0 9.5	17.0 15.5	8.5 6.5	18.0 16.5	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay I/On to LT	Waveform 2	8.0 6.0	11.0 10.5	17.0 14.0	8.0 6.0	18.0 15.0	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay I/On to C/SO	Waveform 2	7.0 6.5	13.0 9.0	16.0 14.0	7.0 5.5	17.0 15.0	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to EQ	Waveform 4	11.0 4.0	17.0 8.0	22.0 14.0	10.0 4.0	23.0 15.0	ns	
t <sub>PLH</sub>	Propagation delay CP to GT	Waveform 4	11.0 10.0	16.0 16.5	20.0 21.0	10.0 10.0	21.0 22.0	ns	
t <sub>PHL</sub>	Propagation delay CP to LT	Waveform 4	11.0 8.0	16.0 14.0	23.0 18.0	10.0 8.0	24.0 19.0	ns	
t <sub>PLH</sub>	Propagation delay CP to C/SO (Load)	Waveform 4	10.0	16.0	20.0	10.0	21.0	ns	
t <sub>PLH</sub>	Propagation delay CP to C/SO (Serial shift)	Waveform 4	5.0 4.5	10.0 9.0	13.0 11.5	5.0 4.5	14.0 12.5	ns	
t <sub>PLH</sub>	Propagation delay C/SI to GT	Waveform 1	8.0 3.0	10.5 4.5	16.0 8.5	9.0 2.5	17.0 9.5	ns	
t <sub>PLH</sub>	Propagation delay C/SI to LT	Waveform 1	8.0 3.0	10.5 6.0	17.0 8.5	8.0 2.5	18.0 9.5	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Sn to C/SO	Waveform 2	6.5 5.5	8.0 10.0	14.5 17.0	6.5 5.5	15.5 18.0	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SE to EQ	Waveform 2	3.5 2.5	7.0 4.5	10.5 8.0	3.5 2.5	11.5 9.0	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SE to GT	Waveform 2	6.0 3.5	8.0 5.0	13.0 8.0	6.0 3.0	14.0 9.0	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SE to LT	Waveform 2	5.0 3.5	8.0 5.5	12.0 8.0	5.0 3.0	13.0 9.0	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay C/SI to C/SO	Waveform 2	4.0 4.0	7.0 7.0	11.0 11.0	4.0 4.0	12.0 12.0	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay M to GT	Waveform 2	8.0 8.0	13.0 10.0	18.0 15.5	8.0 8.0	19.0 16.5	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay M to LT	Waveform 2	10.0 6.0	15.0 8.0	20.0 12.0	10.0 5.0	21.0 13.0	ns	
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable time Sn to I/On	Waveform NO TAG Waveform NO TAG	4.5 5.5	7.0 9.0	13.0 15.0	4.5 5.5	14.0 16.0	ns	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable time Sn to I/On	Waveform NO TAG Waveform NO TAG	3.0 4.5	5.0 8.0	12.0 12.5	2.0 4.5	13.0 13.5	ns	


#### **AC SETUP REQUIREMENTS**

			LIMITS					
SYMBOL	SYMBOL PARAMETER		V	<sub>mb</sub> = +25 <sub>CC</sub> = +5.0 0pF, R <sub>L</sub> =	V	T <sub>amb</sub> = 0°C V <sub>CC</sub> = +5. C <sub>L</sub> = 50pF,	UNIT	
			MIN	TYP	MAX	MIN	MAX	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, High or Low I/On to CP	Waveform 3	6.0 6.0			6.0 6.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low I/On to CP	Waveform 3	0			0		ns
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup time, High or Low S0, S1 to CP	Waveform 3	13.5 10.0			15.0 10.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low S0, S1 to CP	Waveform 3	0			0 0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, High or Low C/SI to CP	Waveform 3	7.0 7.0			7.0 7.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low C/SI to CP	Waveform 3	0 0			0 0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP pulse width, High or Low	Waveform 4	5.0 10.0			5.0 10.0		ns


#### **AC WAVEFORMS**

For all waveforms,  $V_M = 1.5V$ .


The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 1. Propagation Delay for Inverting Outputs



Waveform 3. Setup and Hold Times



Waveform 2. Propagation Delay for Non-Inverting Outputs



Waveform 4. Propagation Delay, Clock to Output, Clock Pulse Width, and Maximum Clock Frequency


# 8-bit register comparator (open collector + 3-State)

74F524


#### **AC WAVEFORMS (Continued)**

For all waveforms,  $V_M = 1.5V$ .

The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

#### **TEST CIRCUIT AND WAVEFORMS**



TEST	SWITCH
t <sub>PLZ</sub> , t <sub>PZL</sub>	closed
Open Collector	closed
All other	open

#### **DEFINITIONS:**

 $R_1$  = Load resistor;

see AC electrical characteristics for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value.

 $R_T \ = \ Termination \ resistance \ should \ be \ equal \ to \ Z_{OUT} \ of \\ pulse \ generators.$ 

family	INP	UT PU	LSE REQU	REMEN	TS	
family	amplitude	$V_{\text{M}}$	rep. rate	t <sub>w</sub>	t <sub>TLH</sub>	t <sub>THL</sub>
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns


SF00980

# 8-bit register comparator (open-collector + 3-State)

74F524

### DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
	VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
	SOT146-1			SC603		<del>92-11-17</del> 95-05-24

# 8-bit register comparator (open-collector + 3-State)

74F524

### SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	Ьp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013AC			<del>95-01-24</del> 97-05-22

8-bit register comparator (open-collector + 3-State)

74F524

**NOTES** 

## 8-bit register comparator (open-collector + 3-State)

74F524

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 10-98

Document order number: 9397-750-05131

Let's make things better.

Philips Semiconductors



