INTEGRATED CIRCUITS

DATA SHEET

74F299

8-bit universal shift/storage register (3-State)

Product specification

1990 Mar 01

IC15 Data Handbook





8-bit universal shift/storage register (3-State)

74F299

FEATURES

- Common parallel I/O for reduced pin count
- Additional serial inputs and outputs for expansion
- Four operating modes: Shift left, shift right, load and store
- 3-State outputs for bus-oriented applications

DESCRIPTION


The 74F299 is an 8-bit universal shift/storage register with 3-State outputs. Four modes of operation are possible: Hold (store), shift left, shift right and parallel load. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops Q0 and Q7 to allow easy serial cascading. A separate active-Low Master Reset is used to reset the register.

The 74F299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by S0 and S1, as shown in the Function Table. All flip-flop outputs are brought out through 3-State buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q0 and Q7 are also brought out on other pins for expansion in serial shifting of longer words.

A Low signal on $\overline{\text{MR}}$ overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of clock are observed.

A High signal on either $\overline{\text{OE0}}$ or $\overline{\text{OE1}}$ disables the 3-State buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-State buffers are also disabled by High signals on both S0 and S1 in preparation for a parallel load operation.

PIN CONFIGURATION



TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F299	115MHz	58mA

ORDERING INFORMATION

	ORDER CODE		
DESCRIPTION	COMMERCIAL RANGE V_{CC} = 5V ±10%, T_{amb} = 0°C to +70°C	PKG DWG #	
20-pin plastic DIP	N74F299N	SOT146-1	
20-pin plastic SOL	N74F299D	SOT163-1	
20-pin plastic SSOP II	N74F299DB	SOT339-1	

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
DS0	Serial data input for right shift	1.0/1.0	20μA/0.6mA
DS7	Serial data input for left shift	1.0/1.0	20μA/0.6mA
S0, S1	Mode select inputs	1.0/2.0	20μA/1.2mA
CP	Clock pulse input (Active rising edge)	1.0/1.0	20μA/0.6mA
MR	Asynchronous Master Reset input (Active Low)	1.0/1.0	20μA/0.6mA
OE0, OE1	Output Enable input (Active Low)	1.0/1.0	20μA/0.6mA
Q0, Q7	Serial outputs	50/33	1.0mA/20mA
1/00	Multiplexed parallel data inputs or	3.5/1.0	70μA/0.6mA
I/On	3-State parallel outputs	150/40	3.0mA/24mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20μA in the High State and 0.6mA in the Low state.


8-bit universal shift/storage register (3-State)

74F299

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE

INPUTS		INP	UTS		OPERATING MODE			
O En	MR	S1	S0	СР	OPERATING MODE			
L	L	Х	Х	Х	Asynchronous Reset; Q0 - Q7 = Low			
L	Н	Н	Н	1	Parallel load; I/On → Qn (I/On outputs disabled)			
L	Н	L	Н	1	Shift right; DS0 \rightarrow Q0, Q0 \rightarrow Q1, etc.			
L	Н	Н	L	1	Shift left; DS7 \rightarrow Q7, Q7 \rightarrow Q6, etc.			
L	Н	L	L	Х	Hold			
Н	Х	Х	Х	Х	Outputs in High Z			

H = High voltage level


L = Low voltage level

X = Don't care

↑ = Low-to-High clock transition

74F299

LOGIC DIAGRAM



8-bit universal shift/storage register (3-State)

74F299

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING UN				
V _{CC}	Supply voltage		-0.5 to +7.0	V			
V _{IN}	Input voltage		-0.5 to +7.0	V			
I _{IN}	Input current		−30 to +5 mA				
V _{OUT}	Voltage applied to output in High output state	–0.5 to +V _{CC}	V				
	Company and in the south of in Law south of state	Q0, Q7	40	mA			
IOUT	Current applied to output in Low output state	I/On	48	mA			
T _{amb}	Operating free-air temperature range		0 to +70	°C			
T _{stq}	Storage temperature		-65 to +150	°C			

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER			UNIT			
			MIN	NOM	MAX		
V _{CC}	Supply voltage	4.5	5.0	5.5	V		
V _{IH}	High-level input voltage	High-level input voltage					
V _{IL}	Low-level input voltage				0.8	V	
I _{IK}	Input clamp current				-18	mA	
	High lavel autout august	Q0, Q7			-1	mA	
Іон	High-level output current	I/On			-3	mA	
	Law lawal autant annact	Q0, Q7			20	mA	
loL	Low-level output current	I/On		-18 m/A -1 m/A -3 m/A 20 m/A 24 m/A	mA		
T _{amb}	Operating free-air temperature range		0		70	°C	

8-bit universal shift/storage register (3-State)

74F299

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	PARAMETER			TEST CONDITIONS ^{NO TAG}				UNIT
		Q0, Q7		1 4mA	±10%V _{CC}	2.5			V
\/	High-level output voltage	Q0, Q7	$V_{CC} = MIN,$ $V_{IL} = MAX,$	$I_{OH} = -1 \text{mA}$	±5%V _{CC}	2.7	3.4		V
V _{OH}	I ligh-level output voltage	I/On	$V_{IH} = MIN$	I _{OH} = -3mA	±10%V _{CC}	2.4			V
		1/011		IOH = -SITIA	±5%V _{CC}	2.7	3.3		V
\/	Low lovel cutout voltage		$V_{CC} = MIN,$		±10%V _{CC}		0.35	0.50	V
V _{OL}	Low-level output voltage	$V_{IL} = MAX,$ $V_{IH} = MIN$	I _{OL} = MAX	±5%V _{CC}		0.35	0.50	V	
V _{IK}	Input clamp voltage		V _C		-0.73	-1.2	V		
l _l	Input current at	others	V _{CC}			100	μΑ		
	maximum input voltage	I/On	V _{CC}	$= 5.5V, V_I = 5.5$	5V			1	mA
I _{IH}	High-level input current	except I/On	V _{CC}			20	μΑ		
L.	Low-level input current	S0, S1	V	= MAX, V _I = 0.	5\/			-1.2	mA
l _{IL}	Low-level input current	others	vcc.	= IVIAX, V = 0.	3 V			-0.6	mA
I _{IH +} I _{OZH}	Off-state output current, High-level voltage applied	I/On	V _{CC} :	= MAX, V _O = 2	.7V			70	μΑ
I _{IL +} I _{OZL}	Off-state output current Low-level voltage applied	only	V _{CC} :			-0.6	mA		
l _{OS}	Short-circuit output current	NO TAG		$V_{CC} = MAX$		-60		-150	mA
		I _{CCH}					55	60	mA
I _{CC}	Supply current (total)	I _{CCL}	V _{CC} = MAX				70	90	mA
		I _{CCZ}					65	95	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_{amb} = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

8-bit universal shift/storage register (3-State)

74F299

AC ELECTRICAL CHARACTERISTICS

					LIMIT	rs .			
SYMBOL	PARAMETER	TEST CONDITIONS	l v	_{amb} = +25° ′ _{CC} = +5.0° 50pF, R _L =	V	T _{amb} = 0°C V _{CC} = +5. C _L = 50pF,	UNIT		
				MIN	TYP	MAX	MIN	MAX	
f	Maximum clock fraguancy	I/O	Waveform 1	70	100		70		MHz
f _{MAX}	Maximum clock frequency	Qn	vvavelomi	85	115		85		MHz
t _{PLH} t _{PHL}	Propagation delay CP to Q0 or Q7		Waveform 1	4.0 4.5	5.0 6.0	7.5 8.0	3.5 4.5	8.5 8.5	ns ns
t _{PLH} t _{PHL}	Propagation delay CP to I/On		Waveform 1	4.0 4.0	6.0 6.5	9.0 9.0	4.0 4.0	10.0 10.0	ns ns
t _{PHL}	Propagation delay MR to Q0 or Q7		Waveform 2	5.5	7.5	9.5	5.5	10.5	ns
t _{PHL}	Propagation delay MR to I/On		Waveform 2	5.5	7.5	10.0	5.5	10.5	ns
t _{PZH} t _{PZL}	Output Enable time Sn, OE to I/On		Waveform 4 Waveform 5	3.5 4.0	6.0 7.5	8.0 10.0	3.5 4.0	9.0 11.0	ns ns
t _{PHZ} t _{PLZ}	Output Disable time Sn, OE to I/On		Waveform 4 Waveform 5	2.5 1.5	4.5 2.5	7.0 5.5	2.5 1.5	8.0 6.5	ns ns

AC SETUP REQUIREMENTS

			ĺ					
SYMBOL	PARAMETER	TEST CONDITIONS	v	_{amb} = +25° ′ _{CC} = +5.0 50pF, R _L =	V	T _{amb} = 0°0 V _{CC} = +5. C _L = 50pF,	UNIT	
			MIN	TYP	MAX	MIN	MAX	
t _S (H) t _S (L)	Setup time, High or Low S0 or S1 to CP	Waveform 3	6.5 6.5			7.5 7.5		ns ns
t _h (H) t _h (L)	Hold time, High or Low S0 or S1 to CP	Waveform 3	0 0			0 0		ns ns
t _s (H) t _s (L)	Set-up time, High or Low I/On, DS _L or DS _R to CP	Waveform 3	3.5 3.5			4.0 4.0		ns ns
t _h (H) t _h (L)	Hold time, High or Low I/On, DS _L or DS _R to CP	Waveform 3	0 0			0		ns ns
t _w (H) t _w (L)	CP Pulse width, High or Low	Waveform 1	5.0 4.5			5.0 4.5		ns
t _w (L)	MR Pulse width, Low	Waveform 2	4.5			4.5		ns
t _{rec}	Recovery time, MR to CP	Waveform 2	4.0			4.0		ns


8-bit universal shift/storage register (3-State)

74F299


AC WAVEFORMS

For all waveforms, $V_M = 1.5V$


The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 1. Propagation Delay, Clock Input to Output, Clock Width, and Maximum Clock Frequency




Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay, and Master Reset to Clock Recovery Time



Waveform 3. Setup and Hold Times



Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

8-bit universal shift/storage register (3-State)

74F299

TEST CIRCUIT AND WAVEFORM



TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS:

 R_L = Load resistor;

see AC electrical characteristics for value.

C_L = Load capacitance includes jig and probe capacitance;

see AC electrical characteristics for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.


family	INP	INPUT PULSE REQUIREMENTS										
	amplitude	V_{M}	rep. rate	t _w	t _{TLH}	t _{THL}						
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns						

SF00777

74F299

DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT146-1			SC603		92-11-17 95-05-24

74F299

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	А3	bр	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016		0.01	0.01	0.004	0.035 0.016	0°

Note


1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1330E DATE
SOT163-1	075E04	MS-013AC			-95-01-24 97-05-22

74F299

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	bр	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Ø	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT339-1		MO-150AE			93-09-08 95-02-04

8-bit universal shift/storage register (3-State)

74F299

NOTES

8-bit universal shift/storage register (3-State)

74F299

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 10-98

Document order number: 9397-750-05117

Let's make things better.

Philips Semiconductors



