## INTEGRATED CIRCUITS

# DATA SHEET

## 74ALVCH16373

2.5V/3.3V 16-bit D-type transparent latch (3-State)

Product specification Supersedes data of 1998 Jun 29 IC24 Data Handbook





## 16-bit D-type transparent latch (3-State)

## 74ALVCH16373

#### **FEATURES**

- Wide supply voltage range of 1.2V to 3.6V
- Complies with JEDEC standard no. 8-1A
- CMOS low power consumption
- MULTIBYTE<sup>TM</sup> flow-through standard pin-out architecture
- Low inductance multiple V<sub>CC</sub> and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- All data inputs have bus hold
- Output drive capability 50Ω transmission lines @ 85°C
- Current drive ±24 mA at 3.0 V


#### DESCRIPTION

The 74ALVCH16373 is a 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-State outputs for bus oriented applications. Incorporates bus hold data inputs which eliminate the need for external pull-up or pull-down resistors to hold unused inputs. One latch enable (LE) input and one output enable  $(\overline{OE})$  are provided per 8-bit section.

The 74ALVCH16373 consists of 2 sections of eight D-type transparent latches with 3-State true outputs. When LE is HIGH, data at the Dn inputs enter the latches. In this condition the latches are transparent, i.e., a latch output will change each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When  $\overline{\text{OE}}$  is LOW, the contents of the eight latches are available at the outputs. When  $\overline{\text{OE}}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{\text{OE}}$  input does not affect the state of the latches.

#### PIN CONFIGURATION



#### QUICK REFERENCE DATA

GND = 0V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5$ ns

SYMBOL	PARAMETER	CONDITIO	NS	TYPICAL	UNIT	
	Propagation delay	$V_{CC} = 2.5V, C_L = 30pF$		2.1		
	Dn to Qn	$V_{CC} = 3.3V, C_L = 50pF$		2.1	ns	
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay	$V_{CC} = 2.5V, C_L = 30pF$		2.2		
	LE to Qn	$V_{CC} = 3.3V, C_L = 50pF$	2.2			
C <sub>I</sub>	Input capacitance		5.0	pF		
	Power dissipation capacitance per latch	$V_{L} = GND \text{ to } V_{CC}^{-1}$	Outputs enabled	16		
C <sub>PD</sub>	Fower dissipation capacitance per laten	AL = GIAD TO ACC.	Outputs disabled	10	pF	

#### NOTE:

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W):  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where: } f_i = \text{input frequency in MHz; } C_L = \text{output load capacitance in pF; } f_o = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V; } \Sigma (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$ 

#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
48-Pin Plastic SSOP Type III	–40°C to +85°C	74ALVCH16373 DL	ACH16373 DL	SOT370-1
48-Pin Plastic TSSOP Type II	–40°C to +85°C	74ALVCH16373 DGG	ACH16373 DGG	SOT362-1


## 16-bit D-type transparent latch (3-State)

## 74ALVCH16373


#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	1 <del>OE</del>	Output enable input (active LOW)
2, 3, 5, 6, 8, 9, 11, 12	1Q0 to 1Q7	Data inputs/outputs
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0V)
7, 18, 31, 42	V <sub>CC</sub>	Positive supply voltage
13, 14, 16, 17, 19, 20, 22, 23	2Q0 to 2Q7	Data inputs/outputs
24	2 <del>OE</del>	Output enable input (active LOW)
25	2LE	Latch enable input (active HIGH)
36, 35, 33, 32, 30, 29, 27, 26	2D0 to 2D7	Data inputs
47, 46, 44, 43, 41, 40, 38, 37 1D0 to 1D7		Data inputs
48	1LE	Latch enable input (active HIGH)

### **LOGIC SYMBOL**



## **LOGIC DIAGRAM**



## **FUNCTION TABLE** (per section of eight bits)

OPERATING MODES		INPUTS	INTERNAL	OUTPUTS	
OPERATING MODES	nOE	nLE	nDn	LATCHES	nQn
Enable and read register (transparent mode)	L	H	L	L	L
	L	H	H	H	H
Latch and read register (hold mode)	L	L	l	L	L
	L	L	h	H	H
Latch register and disable outputs	H	L	l	L	Z
	H	L	h	H	Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

= LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition


X = don't care

Z = high impedance OFF-state


## 16-bit D-type transparent latch (3-State)

## 74ALVCH16373

## LOGIC SYMBOL (IEEE/IEC)



## **BUS HOLD CIRCUIT**



## **RECOMMENDED OPERATING CONDITIONS**

CVMDOL	DADAMETER	COMPITIONS	LIN	IITS	LIAUT
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V	DC supply voltage 2.5V range (for max. speed performance @ 30 pF output load)		2.3	2.7	V
V <sub>CC</sub>	DC supply voltage 3.3V range (for max. speed performance @ 50 pF output load)		3.0	3.6	ľ
\ /	DC lamest voltage agence	For data input pins	0	V <sub>CC</sub>	V
VI	DC Input voltage range	For control pins	0	5.5	]
Vo	DC output voltage range		0	V <sub>CC</sub>	V
T <sub>amb</sub>	Operating free-air temperature range		-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	V <sub>CC</sub> = 2.3 to 3.0V V <sub>CC</sub> = 3.0 to 3.6V	0 0	20 10	ns/V

## 16-bit D-type transparent latch (3-State)

## 74ALVCH16373

#### **ABSOLUTE MAXIMUM RATINGS**

In accordance with the Absolute Maximum Rating System (IEC 134)

Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
I <sub>IK</sub>	DC input diode current	V <sub>1</sub> < 0	<b>-</b> 50	mA
VI	DC input voltage	For control pins <sup>2</sup>	-0.5 to +4.6	V
V1	DC Input voltage	For data inputs <sup>2</sup>	–0.5 to V <sub>CC</sub> +0.5	V
I <sub>OK</sub>	DC output diode current	$V_O > V_{CC}$ or $V_O < 0$	±50	mA
Vo	DC output voltage	Note 2	–0.5 to V <sub>CC</sub> +0.5	V
I <sub>O</sub>	DC output source or sink current	$V_{O} = 0$ to $V_{CC}$	±50	mA
I <sub>GND</sub> , I <sub>CC</sub>	DC V <sub>CC</sub> or GND current		±100	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
P <sub>TOT</sub>	Power dissipation per package –plastic medium-shrink (SSOP) –plastic thin-medium-shrink (TSSOP)	For temperature range: -40 to +125 °C above +55°C derate linearly with 11.3 mW/K above +55°C derate linearly with 8 mW/K	850 600	mW

#### NOTES:

### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	TEST CONDITIONS	Temp	UNIT		
			MIN	TYP <sup>1</sup>	MAX	1
		V <sub>CC</sub> = 1.2V	V <sub>CC</sub>			
\ \ \	HICH lovel Input voltage	V <sub>CC</sub> = 1.8V	0.7*V <sub>CC</sub>	0.9		\ <sub>\</sub> \
V <sub>IH</sub>	HIGH level Input voltage	V <sub>CC</sub> = 2.3 to 2.7V	1.7	1.2		]
		V <sub>CC</sub> = 2.7 to 3.6V	2.0	1.5		
		V <sub>CC</sub> = 1.2V			GND	
	LOW level Input voltage	V <sub>CC</sub> = 1.8V		0.9	0.2*V <sub>CC</sub>	$\mid \ \ _{ee} \mid$
V <sub>IL</sub>		$V_{CC} = 2.3 \text{ to } 2.7 \text{V}$		1.2	0.7	]
		V <sub>CC</sub> = 2.7 to 3.6V		1.5	0.8	
		$V_{CC} = 1.8 \text{ to } 3.6 \text{V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = -100 \mu\text{A}$	V <sub>CC</sub> -0.2	V <sub>CC</sub>		
		$V_{CC} = 1.8V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -6$ mA	V <sub>CC</sub> -0.4	V <sub>CC</sub> -0.10		
		$V_{CC} = 2.3V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -6$ mA	V <sub>CC</sub> -0.3	V <sub>CC</sub> -0.08		
V <sub>OH</sub>	HIGH level output voltage	$V_{CC} = 2.3V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -12mA$	V <sub>CC</sub> -0.5	V <sub>CC</sub> -0.17		V
		$V_{CC} = 2.3V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -18mA$	V <sub>CC</sub> -0.6	V <sub>CC</sub> -0.26		
		$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -12mA$	V <sub>CC</sub> -0.5	V <sub>CC</sub> -0.14	·	]
		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -24$ mA	V <sub>CC</sub> -1.0	V <sub>CC</sub> -0.28		

<sup>1.</sup> Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>2.</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 16-bit D-type transparent latch (3-State)

## 74ALVCH16373

DC ELECTRICAL CHARACTERISTICS (Continued)
Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V).

		, ,	_			_
		$V_{CC} = 1.8 \text{ to } 3.6 \text{V}; \ V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		GND	0.20	
		$V_{CC} = 1.8V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 6mA$		0.09	0.30	1
		$V_{CC} = 2.3V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 6mA$		0.07	0.20	1
V <sub>OL</sub>	LOW level output voltage	$V_{CC} = 2.3V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 12mA$		0.15	0.40	V
		$V_{CC} = 2.3V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 12mA$		0.23	0.60	1
		$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 12mA$		0.14	0.40	1
		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 24$ mA		0.27	0.55	1
	Input leakage current per control pin	V <sub>CC</sub> = 1.8 to 3.6V; V <sub>I</sub> = 5.5V or GND		0.1	5	
l <sub>l</sub>	Input leakage current per data pin	$V_{CC} = 1.8 \text{ to } 3.6V;$ $V_{I} = V_{CC} \text{ or GND}$		0.1	5	μΑ
	Input current for common I/O	$V_{CC}$ = 1.8 to 2.7V; $V_I = V_{CC}$ or GND		0.1	10	
I <sub>IHZ</sub> /I <sub>ILZ</sub>	pins	$V_{CC} = 3.6V$ ; $V_I = V_{CC}$ or GND		0.1	15	μА
I <sub>OZ</sub>	3-State output OFF-state current	$V_{CC}$ = 2.7 to 3.6V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $V_O$ = $V_{CC}$ or GND		0.1	10	μА
	Ouissant supply surrent	$V_{CC} = 1.8$ to 2.7V; $V_I = V_{CC}$ or GND; $I_O = 0$		0.2	40	
I <sub>CC</sub>	Quiescent supply current	$V_{CC} = 2.7$ to 3.6V; $V_I = V_{CC}$ or GND; $I_O = 0$		0.2	40	μА
	Additional quiescent supply current given per control pin	$V_{CC} = 2.7V \text{ to } 3.6V; V_I = V_{CC} - 0.6V; I_O = 0$		150	750	
Δl <sub>CC</sub>	Additional quiescent supply current given per data I/O pin	$V_{CC} = 2.7V \text{ to } 3.6V; V_I = V_{CC} - 0.6V; I_O = 0$		150	750	μΑ
1 2	Bus hold LOW sustaining	V <sub>CC</sub> = 2.3V; V <sub>I</sub> = 0.7V	45	-		
I <sub>BHL</sub> <sup>2</sup>	current	$V_{CC} = 3.0V; V_I = 0.8V$	75	150		μА
1 2	Bus hold HIGH sustaining	$V_{CC} = 2.3V; V_I = 1.7V$	-45			μΑ
I <sub>BHH</sub> <sup>2</sup>	current	$V_{CC} = 3.0V; V_I = 2.0V$	-75	-175		μΑ
Jan. 12	Bus hold LOW overdrive	V <sub>CC</sub> = 2.7V	300			μΑ
I <sub>BHLO</sub> <sup>2</sup>	current	V <sub>CC</sub> = 3.6V	450			Ι μΑ
J2	Bus hold HIGH overdrive	V <sub>CC</sub> = 2.7V	-300			μΑ
I <sub>BHHO</sub> <sup>2</sup>	current	V <sub>CC</sub> = 3.6V	-450			Ι μΑ

6

All typical values are at T<sub>amb</sub> = 25°C.
 Valid for data inputs of bus hold parts.

## 16-bit D-type transparent latch (3-State)

74ALVCH16373

## AC CHARACTERISTICS FOR $V_{CC} = 2.3V$ TO 2.7V RANGE AND $V_{CC} < 2.3V$

 $GND = 0V; \ t_r = t_f \leq 2.0ns; \ C_L = 30pF$ 

			LIMITS							
SYMBOL	PARAMETER	WAVEFORM	V <sub>CC</sub> = 2.3 to 2.7V			V <sub>CC</sub> = 1.8V			V <sub>CC</sub> = 1.2V	UNIT
			MIN	TYP <sup>1, 2</sup>	MAX	MIN	TYP1	MAX	TYP	
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nDn to nYn	1, 5	1.0	2.1	3.9	1.5	3.2	5.7	8.8	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nLE to nYn	2, 5	1.0	2.2	3.9	1.5	3.4	5.9	7.4	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-State output enable time nOE to nYn	4, 5	1.0	2.6	5.2	1.5	4.0	7.3	8.9	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-State output disable time nOE to nYn	4, 5	1.0	2.2	4.1	1.5	3.2	5.6	8.9	ns
t <sub>W</sub>	nLE pulse width HIGH	2	3.0	1.0	_	3.5	1.0	_	-	ns
t <sub>SU</sub>	Set-up time nDn to nLE	3	1.0	-0.1	_	1.0	-0.1	_	_	ns
t <sub>h</sub>	Hold time nDn to nLE	3	1.5	0.2	_	1.2	0.1	_	_	ns

#### NOTES:

- 1. All typical values are measured at  $T_{amb} = 25$ °C.
- 2. Typical value is measured at  $V_{CC}$  = 2.5V.

## AC CHARACTERISTICS FOR $V_{CC} = 3.0 \text{V}$ TO 3.6V RANGE AND $V_{CC} = 2.7 \text{V}$

GND = 0V;  $t_r = t_f \le 2.5 \text{ns}$ ;  $C_L = 50 \text{pF}$ 

			LIMITS						
SYMBOL	PARAMETER	WAVEFORM	V <sub>C</sub>	<sub>C</sub> = 3.3V ±0	.3V	V <sub>CC</sub> = 2.7V			UNIT
			MIN	TYP <sup>1, 2</sup>	MAX	MIN	TYP <sup>1</sup>	MAX	
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nDn to nYn	1, 5	1.0	2.1	3.3	1.0	2.3	3.7	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nLE to nYn	2, 5	1.0	2.2	3.2	1.0	2.2	3.5	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-State output enable time nOE to nYn	4, 5	1.0	2.3	4.2	1.0	2.9	4.9	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-State output disable time nOE to nYn	4, 5	1.0	2.8	4.1	1.0	3.1	4.7	ns
t <sub>W</sub>	nLE pulse width HIGH	2	2.5	1.0	_	3.0	1.0	_	ns
tsu	Set-up time nDn to nLE	3	1.0	0.0	_	1.0	-0.1	_	ns
t <sub>h</sub>	Hold time nDn to nLE	3	1.2	0.2	_	1.5	0.4	_	ns

#### NOTES

- 1. All typical values are measured at  $T_{amb} = 25$ °C.
- 2. Typical value is measured at  $V_{CC}$  = 3.3V.

## 16-bit D-type transparent latch (3-State)

## 74ALVCH16373

## AC WAVEFORMS FOR $V_{CC}$ = 2.3V TO 2.7V AND $V_{CC}$ < 2.3V RANGE

 $V_{M} = 0.5 V_{CC}$   $V_{X} = V_{OL} + 0.15 V$  $V_{Y} = V_{OH} - 0.15 V$ 

 $V_{\mbox{\scriptsize OL}}$  and  $V_{\mbox{\scriptsize OH}}$  are the typical output voltage drop that occur with the output load.

 $V_I = V_{CC}$ 

## AC WAVEFORMS FOR $V_{CC}$ = 3.0V TO 3.6V AND $V_{CC}$ = 2.7V RANGE


 $V_{M} = 1.5 \text{ V}$ 

 $V_X = V_{OL} + 0.3V$ 


 $V_{Y} = V_{OH} - 0.3V$ 

 $V_{\mbox{\scriptsize OL}}$  and  $V_{\mbox{\scriptsize OH}}$  are the typical output voltage drop that occur with the output load.


 $V_{I} = 2.7V$ 




Waveform 1. Input (Dn) to output (Qn) propagation delays



Waveform 2. Latch enable input (LE) pulse width, the latch enable input to output (Qn) propagation delays




Waveform 3. Data set-up and hold times for the Dn input to the LE input



Waveform 4. 3-State enable and disable times

#### **TEST CIRCUIT**




Waveform 5. Load circuitry for switching times

## 2.5V/3.3V 16-bit D-type transparent latch (3-State)

## 74ALVCH16373

## SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1



UNIT	A max.	Α1	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	16.00 15.75	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT370-1		MO-118AA				<del>93-11-02</del> 95-02-04

## 2.5V/3.3V 16-bit D-type transparent latch (3-State)

## 74ALVCH16373

## TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1mm

SOT362-1



#### DIMENSIONS (mm are the original dimensions).

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	٧	w	у	z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT362-1		MO-153ED				<del>-93-02-03</del> 95-02-10

2.5V/3.3V 16-bit D-type transparent latch (3-State)

74ALVCH16373

**NOTES** 

2.5V/3.3V 16-bit D-type transparent latch (3-State)

74ALVCH16373

DEFINITIONS							
Data Sheet Identification	Product Status	Definition					
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.					
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Phil Semiconductors reserves the right to make changes at any time without notice in order to improve des and supply the best possible product.					
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.					

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1999 All rights reserved. Printed in U.S.A.

Date of release: 10-99

Document order number: 9397-750-06515

Let's make things better.

Philips Semiconductors



