## INTEGRATED CIRCUITS

## DATA SHEET

# **74ALS112A**Dual J-K negative edge-triggered flip-flop

Product specification

1996 June 27

IC05 Data Handbook





## Dual J-K negative edge-triggered flip-flop

#### 74ALS112A

#### **DESCRIPTION**


The 74ALS112A, dual negative edge-triggered JK-type flip-flop features individual J, K, clock  $(\overline{CP}n)$ , set  $(\overline{SD})$ , and reset  $(\overline{RD})$  inputs, true (Qn) and complementary  $(\overline{Qn})$  outputs.

The  $\overline{SD}$  and  $\overline{RD}$  inputs, when Low, set or reset the outputs as shown in the function table regardless of the level at the other inputs.

A High level on the clock ( $\overline{CP}n$ ) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the  $\overline{CP}n$  is High and the flip-flop will perform according to the function table as long as minimum setup and hold times are observed. Output changes are initiated by the High-to-Low transition of the  $\overline{CP}n$ .

TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS112A	50MHz	3.0mA

#### **PIN CONFIGURATION**



#### ORDERING INFORMATION


	ORDER CODE		
DESCRIPTION	COMMERCIAL RANGE $V_{CC}$ = 5V $\pm 10\%$ , $T_{amb}$ = 0°C to +70°C	DRAWING NUMBER	
16-pin plastic DIP	74ALS112AN	SOT38-4	
16-pin plastic SO	74ALS112AD	SOT109-1	

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74ALS (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
CP0, CP1	Clock Pulse input (active falling edge)	1.0/1.0	20μA/0.1mA
J0, J1	J inputs	1.0/2.0	20μA/0.2mA
K0, K1	K inputs	1.0/2.0	20μA/0.2mA
SD0, SD1	Set inputs (active-Low)	1.0/2.0	20μA/0.2mA
RD0, RD1	Reset inputs (active-Low)	1.0/2.0	20μA/0.2mA
Q0, Q1, Q0, Q1	Data outputs	20/80	0.4mA/8mA

**NOTE:** One (1.0) ALS unit load is defined as: 20μA in the High state and 0.1mA in the Low state.

#### LOGIC SYMBOL




#### **IEC/IEEE SYMBOL**



## Dual J-K negative edge-triggered flip-flop

74ALS112A

#### **LOGIC DIAGRAM**



#### **FUNCTION TABLE**

		INPUTS			OUTI	PUTS	OPERATING MODE
SD	RD	CP	J	K	Q	Q	OPERATING MODE
L	Н	Х	Х	Х	Н	L	Asynchronous Set
Н	L	Х	Х	Х	L	Н	Asynchronous Reset
L	L	Х	Х	Х	H*	H*	Undetermined *
Н	Н	$\downarrow$	h	h	q	q	Toggle
Н	Н	$\downarrow$	h	I	Н	L	Load "1" (Set)
Н	Н	$\downarrow$	I	h	L	Н	Load "0" (Reset)
Н	Н	$\downarrow$	I	I	q	q	Hold "no change"
Н	Н	Н	Х	Х	q	q	Hold "no change"

High voltage level

High state must be present one setup time prior to High-to-Low clock transition

Low state must be present one setup time prior to High-to-Low clock transition
Lower case indicate the state of the referenced output prior to the High-to-Low clock transition

Don't care

High-to-Low clock transition

Both outputs will be High while both \$\overline{S}D\$ and \$\overline{R}D\$ are Low, but the output states are unpredictable if \$\overline{S}D\$ and \$\overline{R}D\$ go High simultaneously Asynchronous inputs: Low input to  $\overline{SD}$  sets Q to High level, Low input to  $\overline{RD}$  sets Q to Low level. Set and reset are independent of clock. Simultaneous Low on both  $\overline{SD}$  and  $\overline{RD}$  makes both Q and  $\overline{Q}$  High.

1996 Jun 27

## Dual J-K negative edge-triggered flip-flop

74ALS112A

#### **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in High output state	–0.5 to V <sub>CC</sub>	V
lout	Current applied to output in Low output state	16	mA
T <sub>amb</sub>	Operating free-air temperature range	0 to +70	°C
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER		LIMITS		UNIT
STWBOL	PARAMETER	MIN	NOM	MAX	UNII
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
I <sub>lk</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current			-0.4	mA
I <sub>OL</sub>	Low-level output current		·	8	mA
T <sub>amb</sub>	Operating free-air temperature range	0		+70	°C

#### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

CVMPOL	PARAMETER		TEST CONDITION	ONE1	ı	LIMITS		UNIT
SYMBOL	PARAMETER		TEST CONDITIO	MIN	TYP <sup>2</sup>	MAX	UNII	
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> = ±10%, V <sub>IL</sub> = MAX, V <sub>IH</sub> = MIN	$I_{OH} = -0.4$ mA	V <sub>CC</sub> – 2			V
V	Low lovel output voltage		$V_{CC} = MIN, V_{IL} = MAX,$	I <sub>OL</sub> = 4mA		0.25	0.40	V
V <sub>OL</sub>	Low-level output voltage		V <sub>IH</sub> = MIN	$I_{OL} = 8mA$		0.35	0.50	V
V <sub>IK</sub>	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$		-0.73	-1.5	V	
I <sub>I</sub>	Input current at maximum input v	oltage	$V_{CC} = MAX, V_I = 7.0V$			0.1	mA	
I <sub>IH</sub>	High-level input current		$V_{CC} = MAX, V_I = 2.7V$			20	μΑ	
		<del>CP</del> n					-0.1	mA
I <sub>IL</sub>	Low-level input current	SDn, RDn, Jn, Kn	$V_{CC} = MAX, V_I = 0.4V$			-0.2	mA	
Io	Output current <sup>3</sup>		$V_{CC} = MAX, V_O = 2.25V$	-30		-112	mA	
Icc	Supply current (total)		V <sub>CC</sub> = MAX		2.5	4.5	mA	

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = 25°C.
 The output conditions have been chosen to produce a current that closely approximates one half of the true short–circuit output current, I<sub>OS</sub>.

1996 Jun 27

## Dual J-K negative edge-triggered flip-flop

74ALS112A

#### **AC ELECTRICAL CHARACTERISTICS**

			LIM	ITS	
SYMBOL	PARAMETER	TEST CONDITION	T <sub>amb</sub> = 0°C V <sub>CC</sub> = +5. C <sub>L</sub> = 50pF,	UNIT	
			MIN	MAX	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	35		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CPn to Qn or Qn	Waveform 1	2.0 4.0	10.0 10.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SDn or RD to Qn or Qn	Waveform 2, 3	1.5 3.5	8.0 9.5	ns

#### **AC SETUP REQUIREMENTS**

			LIM	ITS	
SYMBOL	PARAMETER	TEST CONDITION	T <sub>amb</sub> = 0°0 V <sub>CC</sub> = +5. C <sub>L</sub> = 50pF,	UNIT	
			MIN	MAX	
t <sub>su</sub> (H) t <sub>su</sub> (L)	Setup time, High or Low Jn, Kn to CPn	Waveform 1	8.0 8.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low Jn, Kn to CPn	Waveform 1	0.0 0.0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	CPn Pulse width high or Low	Waveform 1	11.0 8.0		ns
t <sub>w</sub> (L)	SDn or RDn Pulse width Low	Waveform 2, 3	6.0		ns
t <sub>REC</sub>	Recovery time, SDn or RDn to CPn	Waveform 2, 3	8.0		ns


## Dual J-K negative edge-triggered flip-flop

74ALS112A


#### **AC WAVEFORMS**

For all waveforms,  $V_M = 1.3V$ .


The sahded areas indicate when the input is permitted to change for predictable output performance.



Waveform 1. Propagation Delay for Data to Output, Data Setup Time and Hold Times, Clock Pulse Width, and Maximum Clock Frequency



Waveform 2. Propagation Delay for Set to Output, Set Pulse Width, and Recovery Time for Set to Clock




Waveform 3. Propagation Delay for Reset to Output, Reset Pulse Width, and Recovery Time for Reset to Clock

## Dual J-K negative edge-triggered flip-flop

### 74ALS112A

#### **TEST CIRCUIT AND WAVEFORMS**




1996 Jun 27

## Dual J-K negative edge-triggered flip-flop

## 74ALS112A

#### DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	C	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

scale

10 mm

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE		
	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT38-4					□ •	<del>92-11-17</del> 95-01-14

## Dual J-K negative edge-triggered flip-flop

## 74ALS112A

#### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	Α1	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	٦	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.0098 0.0039		0.01	l	0.0098 0.0075	0.39 0.38	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT109-1	076E07S	MS-012AC				<del>91-08-13</del> 95-01-23

## Dual J-K negative edge-triggered flip-flop

74ALS112A

DEFINITIONS					
Data Sheet Identification	Product Status	Definition			
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.			
Preliminary Specification	Preproduction Product	his data sheet contains preliminary data, and supplementary data will be published at a later date. Philips emiconductors reserves the right to make changes at any time without notice in order to improve design nd supply the best possible product.			
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.			

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1997 All rights reserved. Printed in U.S.A.

Let's make things better.





