INTEGRATED CIRCUITS

DATA SHEET

74ABT16652 74ABTH16652

16-bit transceiver/register, non-inverting (3-State)

Product specification Supersedes data of 1995 Aug 17 IC23 Data Handbook





16-bit transceiver/register, non-inverting (3-State)

74ABT16652 74ABTH16652

FEATURES

- Independent registers for A and B buses
- Multiple V_{CC} and GND pins minimize switching noise
- Power-up 3-State
- 74ABTH16652 incorporates bus-hold data inputs which eliminate the need for external pull-up resistors to hold unused inputs
- Power-up reset
- Live insertion/extraction permitted
- Multiplexed real-time and stored data
- Output capability: +64mA/-32mA
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The 74ABT16652 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT16652 transceiver/register consists of two sets of bus transceiver circuits with 3-State outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes HIGH. Output Enable (nOEAB, (nOEBA) and Select (nSAB, nSBA) pins are provided for bus management.

Two options are available, 74ABT16652 which does not have the bus-hold feature and 74ABTH16652 which incorporates the bus-hold feature.


QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS T _{amb} = 25°C; GND = 0V | TYPICAL | UNIT |
|--------------------------------------|------------------------------|--|------------|------|
| t _{PLH} t _{PHL} | Propagation delay nAx to nBx | $C_L = 50pF; V_{CC} = 5V$ | 2.3 1.8 | ns |
| C _{IN} | Input capacitance | V _I = 0V or V _{CC} | 4 | pF |
| C _{I/O} | I/O capacitance | V _O = 0V or V _{CC} ; 3-State | 7 | pF |
| I _{CCZ} | Quiescent supply current | Outputs disabled; V _{CC} =5.5V | 500 | μΑ |
| I _{CCL} | Quiescent supply current | Outputs low; V _{CC} = 5.5V | 8 | mA |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | OUTSIDE NORTH AMERICA | NORTH AMERICA | DWG NUMBER | |
|------------------------------|-------------------|-----------------------|---------------|------------|--|
| 56-Pin Plastic SSOP Type III | -40°C to +85°C | 74ABT16652 DL | BT16652 DL | SOT371-1 | |
| 56-Pin Plastic TSSOP Type II | -40°C to +85°C | 74ABT16652 DGG | BT16652 DGG | SOT364-1 | |
| 56-Pin Plastic SSOP Type III | –40°C to +85°C | 74ABTH16652 DL | BH16652 DL | SOT371-1 | |
| 56-Pin Plastic TSSOP Type II | -40°C to +85°C | 74ABTH16652 DGG | BH16652 DGG | SOT364-1 | |


LOGIC SYMBOL




16-bit transceiver/register, non-inverting (3-State)

74ABT16652 74ABTH16652

PIN CONFIGURATION



LOGIC SYMBOL (IEEE/IEC)



PIN DESCRIPTION


| I IN DESCRIPTION | | |
|--|---|---|
| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| 2, 55, 27, 30 | 1CPAB, 1CPBA, 2CPAB, 2CPBA | Clock input A to B / Clock input B to A |
| 3, 54, 26, 31 | 1SAB, 1SBA, 2SAB, 2SBA | Select input A to B / Select input B to A |
| 5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24 | 1A0 – 1A7, 2A0 – 2A7 | Data inputs/outputs (A side) |
| 52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40, 38, 37, 36, 34, 33 | 1B0 – 1B7, 2B0 – 2B7 | Data inputs/outputs (B side) |
| 1, 56, 28, 29 | 10EAB, 1 <u>0EBA,</u> 20EAB, 2 <u>0EBA</u> | Output enable inputs |
| 4, 11, 18, 25, 32, 39, 46, 53 | GND | Ground (0V) |
| 7, 22, 35, 50 | V _{CC} | Positive supply voltage |

1998 Feb 27 3

16-bit transceiver/register, non-inverting (3-State)

74ABT16652 74ABTH16652

LOGIC DIAGRAM



FUNCTION TABLE

| | | INPUT | 3 | | · | DATA | A I/O | OPERATING MODE |
|--------|--------|-------------|-------------|---------|----------|---------------------|---------------------|---|
| nOEAB | nOEBA | nCPAB | nCPBA | nSAB | nSB A | nAx | nBx | |
| L L | H H | H or L ↑ | H or L ↑ | X X | X | Input | Input | Isolation Store A and B data |
| X H | H H | ↑ | H or L ↑ | X ** | X X | Input | Unspecified output* | Store A, Hold B Store A in both registers |
| L L | X L | H or L ↑ | ↑ | X | X ** | Unspecified output* | Input | Hold A, Store B Store B in both registers |
| L L | L L | X X | X H or L | X | L | Output | Input | Real time B data to A bus Stored B data to A bus |
| H H | H H | X H or L | X X | L H | X | Input | Output | Real time A data to B bus Store A data to B bus |
| Н | L | H or L | H or L | Н | Н | Output | Output | Stored A data to B bus Stored B data to A bus |

H = High voltage level

_ = Low voltage level

X = Don't care

↑ = Low-to-High clock transition

The data output function may be enabled or disabled by various signals at the nOEBA and nOEAB inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.


** If both Select controls (nSAB and nSBA) are Low, then clocks can occur simultaneously. If either Select control is High, the clocks must be staggered in order to load both registers.

16-bit transceiver/register, non-inverting (3-State)

74ABT16652 74ABTH16652

The following examples demonstrate the four fundamental bus-management functions that can be performed with the 74ABT16652.The select pins determine whether data is stored or

transferred through the device in real time. The output enable pins determine the direction of the data flow.



1998 Feb 27 5

16-bit transceiver/register, non-inverting (3-State)

74ABT16652 74ABTH16652

ABSOLUTE MAXIMUM RATINGS^{1, 2}

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT | |
|------------------|--------------------------------|---------------------------------------|--------------|------|--|
| V _{CC} | DC supply voltage | | -0.5 to +7.0 | V | |
| I _{IK} | DC input diode current | nput diode current V _I < 0 | | | |
| VI | DC input voltage ³ | | -1.2 to +7.0 | V | |
| I _{OK} | DC output diode current | -50 | mA | | |
| V _{OUT} | DC output voltage ³ | output in Off or HIGH state | -0.5 to +5.5 | V | |
| 1 | DC output ourront | output in LOW state | 128 | mA | |
| Гоит | DC output current | output in HIGH state | -64 | IIIA | |
| T _{stg} | Storage temperature range | | -65 to 150 | °C | |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIM | UNIT | |
|------------------|--------------------------------------|-----|-----------------|------|
| STWIBOL | FARAMETER | MIN | MAX | UNIT |
| V _{CC} | DC supply voltage | 4.5 | 5.5 | V |
| VI | Input voltage | 0 | V _{CC} | V |
| V _{IH} | High-level input voltage | 2.0 | | V |
| V _{IL} | Low-level Input voltage | | 0.8 | V |
| I _{OH} | High-level output current | | -32 | mA |
| I _{OL} | Low-level output current | | 64 | mA |
| Δt/Δν | Input transition rise or fall rate | 0 | 10 | ns/V |
| T _{amb} | Operating free-air temperature range | -40 | +85 | °C |

16-bit transceiver/register, non-inverting (3-State)

74ABT16652 74ABTH16652

DC ELECTRICAL CHARACTERISTICS

| | | | | | LIMITS | | | ╛ |
|--|---|--|---------------------|---|--|---|--|---|
| PARAMETER | TEST CONDITIONS | | T _a | _{mb} = +25 | i∘C | T _{amb} = | : –40°C 85°C | UNIT |
| | | | MIN | TYP | MAX | MIN | MAX | |
| Input clamp voltage | $V_{CC} = 4.5V; I_{IK} = -18mA$ | | | -0.9 | -1.2 | | -1.2 | V |
| | $V_{CC} = 4.5V; I_{OH} = -3mA; V_I = V_{II}$ | or V _{IH} | 2.5 | 2.9 | | 2.5 | | V |
| High-level output voltage | $V_{CC} = 5.0V; I_{OH} = -3mA; V_{I} = V_{II}$ | or V _{IH} | 3.0 | 4.0 | | 3.0 | | V |
| | $V_{CC} = 4.5V$; $I_{OH} = -32mA$; $V_I = V_{IL}$ or V_{IH} | | 2.0 | 2.4 | | 2.0 | | V |
| Low-level output voltage | $V_{CC} = 4.5V; I_{OL} = 64mA; V_{I} = V_{II}$ | or V _{IH} | | 0.35 | 0.55 | | 0.55 | V |
| Power-up output low voltage ³ | $V_{CC} = 5.5V; I_{OL} = 1mA; V_{I} = GNE$ | V_{CC} = 5.5V; I_{OL} = 1mA; V_{I} = GND or V_{CC} | | | 0.55 | | 0.55 | V |
| Input leakage current | $V_{CC} = 5.5V$; $V_I = GND$ or V_{CC} | Control pins | | ±0.01 | ±1.0 | | ±1.0 | μΑ |
| | $V_{CC} = 4.5V; V_I = 0.8V$ | | 35 | | | 35 | | |
| Bus Hold current A or B Ports ⁵ 74ABTH16652 | $V_{CC} = 4.5V; V_I = 2.0V$ -75 | | -75 | | | - 75 | | μΑ |
| | $V_{CC} = 5.5V$; $V_I = 0$ to $5.5V$ | | ±800 | | | | | 1 |
| Power-off leakage current | $V_{CC} = 0V; V_{O} = 4.5V; V_{I} = 0V o$ | r 5.5V | | ±1.0 | ±100 | | ±100 | μА |
| Power-up/down 3-State output current ⁴ | $V_{CC} = 2.1V; V_{O} = 0.0V; V_{I} = GND$ | or V _{CC} | | ±1.0 | ±50 | | ±50 | μА |
| 3-State output High current | $V_{CC} = 5.5V; V_O = 5.5V; V_I = V_{IL}$ | or V _{IH} | | 1.0 | 10 | | 10 | μΑ |
| 3-State output Low current | $V_{CC} = 5.5V; V_{O} = 0.0V; V_{I} = V_{IL}$ | or V _{IH} | | -1.0 | -10 | | -10 | μΑ |
| Output High leakage current | $V_{CC} = 5.5V; V_O = 5.5V; V_I = GNE$ | or V _{cc} | | 5.0 | 50 | | 50 | μΑ |
| Output current ¹ | $V_{CC} = 5.5V; V_{O} = 2.5V$ | | -50 | -80 | -180 | -50 | -180 | mA |
| | V_{CC} = 5.5V; Outputs High, V_{I} = GND or V_{CC} | | | 0.5 | 2 | | 2 | mA |
| Quiescent supply current | $V_{CC} = 5.5V$; Outputs Low, $V_I = GN$ | D or V _{CC} | | 8 | 19 | | 19 | mA |
|] | V_{CC} = 5.5V; Outputs 3-State V_{I} = GND or V_{CC} | | 0.5 | 2 | | 2 | mA | |
| Additional supply current per input pin ² 74ABT16652 | V_{CC} = 5.5V; one input at 3.4 other inputs at V_{CC} or GNI | | 5.0 | 50 | | 50 | μА | |
| Additional supply current per input pin ² 74ABTH16652 | V_{CC} = 5.5V; one input at 3.4 other inputs at V_{CC} or GNI | V, D | | 200 | 500 | | 500 | μΑ |
| | Input clamp voltage High-level output voltage Low-level output voltage Power-up output low voltage ³ Input leakage current Bus Hold current A or B Ports ⁵ 74ABTH16652 Power-off leakage current Power-up/down 3-State output current ⁴ 3-State output High current Output High leakage current Output durrent ¹ Quiescent supply current Additional supply current per input pin ² 74ABT16652 Additional supply current per input pin ² 74ABT16652 Additional supply current per input pin ² | Input clamp voltage | Input clamp voltage | Input clamp voltage $V_{CC} = 4.5V; \ l_{IK} = -18\text{mA}$ $V_{CC} = 4.5V; \ l_{OH} = -3\text{mA}; \ V_1 = V_{IL} \text{ or } V_{IH} \qquad 2.5$ $V_{CC} = 5.0V; \ l_{OH} = -3\text{mA}; \ V_1 = V_{IL} \text{ or } V_{IH} \qquad 3.0$ $V_{CC} = 4.5V; \ l_{OH} = -3\text{mA}; \ V_1 = V_{IL} \text{ or } V_{IH} \qquad 3.0$ $V_{CC} = 4.5V; \ l_{OH} = -32\text{mA}; \ V_1 = V_{IL} \text{ or } V_{IH} \qquad 2.0$ $V_{CC} = 4.5V; \ l_{OH} = -32\text{mA}; \ V_1 = V_{IL} \text{ or } V_{IH} \qquad 2.0$ $V_{CC} = 4.5V; \ l_{OL} = 64\text{mA}; \ V_1 = V_{IL} \text{ or } V_{IH} \qquad 2.0$ $V_{CC} = 5.5V; \ l_{OL} = 1\text{mA}; \ V_1 = G\text{ND or } V_{CC} \qquad Control pins$ $V_{CC} = 5.5V; \ V_1 = 6\text{ND or } V_{CC} \qquad Control pins$ $V_{CC} = 4.5V; \ V_1 = 0.8V \qquad 35$ $V_{CC} = 4.5V; \ V_1 = 0.8V \qquad 35$ $V_{CC} = 4.5V; \ V_1 = 0.8V \qquad 35$ $V_{CC} = 4.5V; \ V_1 = 0.8V \qquad 35$ $V_{CC} = 4.5V; \ V_1 = 0.00 \qquad 7.5$ $V_{CC} = 5.5V; \ V_1 = 0 \text{ to } 5.5V \qquad 2800$ $V_{CC} = 5.5V; \ V_1 = 0 \text{ to } 5.5V \qquad 2800$ $V_{CC} = 5.5V; \ V_1 = 0 \text{ to } 5.5V \qquad 2800$ $V_{CC} = 2.1V; \ V_0 = 0.0V; \ V_1 = G\text{ND or } V_{CC} \qquad 3.5$ $2.5 \text{ tate output High current} \qquad V_{CC} = 5.5V; \ V_0 = 5.5V; \ V_1 = V_{IL} \text{ or } V_{IH} \qquad 3.6$ $V_{CC} = 5.5V; \ V_0 = 5.5V; \ V_0 = 5.5V; \ V_1 = G\text{ND or } V_{CC} \qquad 3.5$ $V_{CC} = 5.5V; \ V_0 = 5.5V; \ V_0 = 5.5V; \ V_0 = 2.5V \qquad -50$ $V_{CC} = 5.5V; \ V_0 = 5.5V; \ V_0 = 5.5V; \ V_0 = 2.5V \qquad -50$ $V_{CC} = 5.5V; \ Outputs \ High, \ V_1 = G\text{ND or } V_{CC} \qquad 3.5$ $V_{CC} = 5.5V; \ Outputs \ High, \ V_1 = G\text{ND or } V_{CC} \qquad 3.5$ $V_{CC} = 5.5V; \ Outputs \ High, \ V_1 = G\text{ND or } V_{CC} \qquad 3.5$ $V_{CC} = 5.5V; \ Outputs \ S.5$ $V_{CC} = 5.5V; \ Outputs \ 3.5$ $V_{CC} = 5.5V; \ Outputs \ 3.4V, \ Other \ inputs \ at \ 3.4V, \ Other \ inputs \ at \ 3.4V, \ Other \ inputs \ at \ 3.4V, \ Oth$ | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $ \begin{array}{ c c c c c } \hline \textbf{PARAMETER} & \textbf{TEST CONDITIONS} & \textbf{T}_{amb} = +25^{\circ}C \\ \hline \textbf{MIN} & \textbf{TYP} & \textbf{MAX} \\ \hline \textbf{Input clamp voltage} & V_{CC} = 4.5V; I_{IK} = -18mA & -0.9 & -1.2 \\ \hline \textbf{High-level output voltage} & V_{CC} = 4.5V; I_{OH} = -3mA; V_1 = V_{IL} \text{ or } V_{IH} & 2.5 & 2.9 \\ \hline \textbf{V}_{CC} = 5.0V; I_{OH} = -3mA; V_1 = V_{IL} \text{ or } V_{IH} & 3.0 & 4.0 \\ \hline \textbf{V}_{CC} = 4.5V; I_{OH} = -32mA; V_1 = V_{IL} \text{ or } V_{IH} & 0.35 & 0.55 \\ \hline \textbf{Power-up output low} & V_{CC} = 4.5V; I_{OL} = 64mA; V_1 = V_{IL} \text{ or } V_{IH} & 0.35 & 0.55 \\ \hline \textbf{Power-up output low} & V_{CC} = 5.5V; V_0 = 1mA; V_1 = GND \text{ or } V_{CC} & 0.13 & 0.55 \\ \hline \textbf{Input leakage current} & V_{CC} = 5.5V; V_1 = 0 \text{ ND or } V_{CC} & 0.13 & 0.55 \\ \hline \textbf{Input leakage current} & V_{CC} = 4.5V; V_1 = 0.8V & 35 & 0.55 \\ \hline \textbf{V}_{CC} = 4.5V; V_1 = 0.8V & 35 & 0.55 \\ \hline \textbf{V}_{CC} = 4.5V; V_1 = 0.8V & 35 & 0.55 \\ \hline \textbf{Power-up/down 3-State} & V_{CC} = 4.5V; V_1 = 0 \text{ to } 5.5V & \pm 800 \\ \hline \textbf{V}_{CC} = 5.5V; V_0 = 0.0V; V_0 = 4.5V; V_1 = 0V \text{ or } 5.5V & \pm 1.0 & \pm 100 \\ \hline \textbf{S-State output High current} & V_{CC} = 5.5V; V_0 = 5.5V; V_1 = SND \text{ or } V_{CC} & \pm 1.0 & \pm 50 \\ \hline \textbf{Output current}^1 & V_{CC} = 5.5V; V_0 = 0.0V; V_1 = GND \text{ or } V_{CC} & 5.0 & 50 \\ \hline \textbf{Output current}^1 & V_{CC} = 5.5V; V_0 = 5.5V; V_1 = SND \text{ or } V_{CC} & 5.0 & 50 \\ \hline \textbf{Output current}^1 & V_{CC} = 5.5V; V_0 = 5.5V; V_1 = GND \text{ or } V_{CC} & 5.0 & 50 \\ \hline \textbf{Output current}^1 & V_{CC} = 5.5V; Outputs High, V_1 = GND \text{ or } V_{CC} & 5.0 & 50 \\ \hline \textbf{Output current}^1 & V_{CC} = 5.5V; Outputs High, V_1 = GND \text{ or } V_{CC} & 5.0 & 50 \\ \hline \textbf{V}_{CC} = 5.5V; Outputs S-State; V_1 = GND \text{ or } V_{CC} & 5.0 & 50 \\ \hline \textbf{Additional supply current} & V_{CC} = 5.5V; \text{ one input at } 3.4V, \text{ other inputs at } 3.4V, oth$ | $ \begin{array}{ c c c c c } \hline \textbf{PARAMETER} & \textbf{TEST CONDITIONS} & \hline & \textbf{T}_{amb} = +25^{\circ} \mathbb{C} & \hline & \textbf{MiN} & \textbf{MIN} & \hline & \textbf{MIN} & $ | $ \begin{array}{ c c c c c } \hline \textbf{PARAMETER} & \textbf{TEST CONDITIONS} & \hline & \textbf{T}_{amb} = +25^{\circ}\textbf{C} & \hline & \textbf{T}_{amb} = -40^{\circ}\textbf{C} \\ \hline & \textbf{MIN} & \textbf{TYP} & \textbf{MAX} & \textbf{MIN} & \textbf{MAX} \\ \hline \textbf{Input clamp voltage} & V_{CC} = 4.5V; I_{jK} = -18mA & -0.9 & -1.2 & -1.2 \\ \hline \textbf{High-level output voltage} & V_{CC} = 5.5V; I_{OH} = -3mA; V_1 = V_{IL} \text{ or } V_{IH} & 2.5 & 2.9 & 2.5 \\ \hline \textbf{V}_{CC} = 5.5V; I_{OH} = -3mA; V_1 = V_{IL} \text{ or } V_{IH} & 3.0 & 4.0 & 3.0 \\ \hline \textbf{V}_{CC} = 4.5V; I_{OH} = -3mA; V_1 = V_{IL} \text{ or } V_{IH} & 2.0 & 2.4 & 2.0 \\ \hline \textbf{Low-level output voltage} & V_{CC} = 4.5V; I_{OL} = 64mA; V_1 = V_{IL} \text{ or } V_{IH} & 0.35 & 0.55 & 0.55 \\ \hline \textbf{Power-up output low} & V_{CC} = 5.5V; I_{OL} = 1mA; V_1 = GND \text{ or } V_{CC} & 0.13 & 0.55 & 0.55 \\ \hline \textbf{Input leakage current} & V_{CC} = 5.5V; V_1 = GND \text{ or } V_{CC} & 0.13 & 0.55 & 0.55 \\ \hline \textbf{Input leakage current} & V_{CC} = 5.5V; V_1 = 0.8V & 35 & 35 & 35 \\ \hline \textbf{V}_{CC} = 4.5V; V_1 = 2.0V & -75 & -75 & -75 \\ \hline \textbf{V}_{CC} = 4.5V; V_1 = 0.8V & 35 & 35 & 35 \\ \hline \textbf{V}_{CC} = 4.5V; V_1 = 0.8V & 0.5.5V & \pm 800 & -15 \\ \hline \textbf{Power-up/down 3-State} & V_{CC} = 0V; V_0 = 4.5V; V_1 = 0V \text{ or } 5.5V & \pm 1.0 & \pm 100 \\ \hline \textbf{Dewer-up/down 3-State} & V_{CC} = 0.7; V_0 = 0.0V; V_1 = GND \text{ or } V_{CC} & \pm 1.0 & \pm 50 \\ \hline \textbf{3-State output High current} & V_{CC} = 5.5V; V_0 = 5.5V; V_0 = 0.0V; V_1 = V_{IL} \text{ or } V_{IH} & 1.0 & 10 & 10 \\ \hline \textbf{3-State output Low current} & V_{CC} = 5.5V; V_0 = 5.5V; V_0 = 5.5V; V_0 = 0.0V; V_1 = V_{IL} \text{ or } V_{IH} & -1.0 & -10 & -10 \\ \hline \textbf{0utput High leakage current} & V_{CC} = 5.5V; V_0 = 5.5V; V_0 = 5.5V; V_0 = 0.0V; V_1 = 0.0V;$ |

NOTES:

- 1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

- This is the increase in supply current for each input at 3.4V.
 For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
 This parameter is valid for any V_{CC} between 0 and 2.1V. When the part enables with V_{CC} between 2.1V and 4.5V, the outputs will correctly function with respect to all input logic states.
- 5. This is the bus hold overdrive current required to force the input to the opposite logic state.

 $\begin{array}{l} \textbf{AC CHARACTERISTICS} \\ \textbf{GND} = \textbf{0V}, \, \textbf{t}_{R} = \textbf{t}_{F} = 2.5 \text{ns}, \, \textbf{C}_{L} = 50 \text{pF}, \, \textbf{R}_{L} = 500 \Omega \\ \end{array}$

| | | | | | LIMITS | | | |
|--------------------------------------|---|----------|------------|-------------------------|------------|--|------------|-----|
| SYMBOL | PARAMETER | WAVEFORM | ٦ | V _{CC} = +2500 | C ' | T _{amb} = -40 V _{CC} = +5 | UNIT | |
| | | | MIN | TYP | MAX | MIN | MAX | |
| f _{MAX} | Maximum clock frequency | 1 | 125 | | | 125 | | MHz |
| t _{PLH} t _{PHL} | Propagation delay nCPAB to nBx or nCPBA to nAx | 1 | 1.5 1.5 | 3.3 2.8 | 4.0 4.1 | 1.5 1.5 | 4.9 4.7 | ns |
| t _{PLH} t _{PHL} | Propagation delay nAx to nBx or nBx to nAx | 2 | 1.0 1.0 | 2.3 1.8 | 3.2 4.1 | 1.0 1.0 | 3.9 4.6 | ns |
| t _{PLH} t _{PHL} | Propagation delay nSAB to nBx or nSBA to nAx | 3 | 1.0 1.0 | 3.4 2.6 | 4.3 4.3 | 1.0 1.0 | 5.0 5.0 | ns |
| t _{PZH} t _{PZL} | Output enable time nOEBA to nAx | 5 6 | 1.0 1.5 | 2.5 2.2 | 4.1 4.4 | 1.0 1.5 | 5.0 5.3 | ns |
| t _{PHZ} t _{PLZ} | Output disable time nOEBA to nAx | 5 6 | 1.5 1.5 | 3.6 2.7 | 4.4 3.6 | 1.5 1.5 | 4.9 4.0 | ns |
| t _{PZH} t _{PZL} | Output enable time nOEAB to nBx | 5 6 | 1.0 1.5 | 2.9 3.0 | 3.6 3.9 | 1.0 1.5 | 4.2 4.6 | ns |
| t _{PHZ} t _{PLZ} | Output disable time nOEAB to nBx | 5 6 | 2.0 1.5 | 3.1 2.3 | 5.5 4.5 | 2.0 1.5 | 5.9 5.2 | ns |


AC SETUP REQUIREMENTS

GND = 0V, t_R = t_F = 2.5ns, C_L = 50pF, R_L = 500 Ω


| | | WAVEFORM | | LIMIT | rs . | | |
|--|--|----------|---|----------------|--|------|--|
| SYMBOL | PARAMETER | | T _{amb} = V _{CC} = | +25°C +5.0V | T_{amb} = -40 to +85°C V_{CC} = +5.0V ±0.5V | UNIT | |
| | | | MIN | TYP | MIN | | |
| $t_{s}(H)$ $t_{s}(L)$ | Setup time nAx to nCPBA, nBx to nCPAB | 4 | 3.0 3.0 | 1.2 0.8 | 3.0 3.0 | ns | |
| t _h (H) t _h (L) | Hold time nAx to nCPBA, nBx to nCPAB | 4 | 1.0 1.0 | -0.7 -1.1 | 1.0 1.0 | ns | |
| t _w (H) t _w (L) | Pulse width, High or Low nCPAB or nCPBA | 1 | 4.3 4.3 | 1.0 1.0 | 4.3 4.3 | ns | |

AC WAVEFORMS

 $V_M = 1.5V$, $V_{IN} = GND$ to 3.0V



Waveform 1. Propagation Delay, Clock Input to Output, Clock **Pulse Width, and Maximum Clock Frequency**




Waveform 2. Propagation Delay, nAx to nBx or nBx to nAx

16-bit transceiver/register, non-inverting (3-State)


74ABT16652 74ABTH16652

AC WAVEFORMS (Continued)


 $V_M = 1.5V$, $V_{IN} = GND$ to 3.0V




Waveform 3. Propagation Delay, SBA to nAx or SAB to nBx



Waveform 4. Data Setup and Hold Times




Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

TEST CIRCUIT AND WAVEFORMS



DEFINITIONS:

 R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T = \mbox{Termination resistance should be equal to Z_{OUT} of pulse generators.}$

| FAMILY | INPUT PULSE REQUIREMENTS | | | | | | | | | |
|---------|--------------------------|------------------|-------|----------------|----------------|--|--|--|--|--|
| PAWILT | Amplitude | litude Rep. Rate | | t _R | t _F | | | | | |
| 74ABT16 | 3.0V | 1MHz | 500ns | 2.5ns | 2.5ns | | | | | |


SH00022

16-bit transceiver/register, non-inverting (3-State)

74ABT16652 74ABTH16652

SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



| UNIT | A max. | Α ₁ | A ₂ | A ₃ | рb | С | D ⁽¹⁾ | E ⁽¹⁾ | е | HE | L | Lp | Q | v | w | у | Z ⁽¹⁾ | θ |
|------|-----------|----------------|----------------|----------------|------------|--------------|------------------|------------------|-------|--------------|-----|------------|------------|------|------|-----|------------------|----------|
| mm | 2.8 | 0.4 0.2 | 2.35 2.20 | 0.25 | 0.3 0.2 | 0.22 0.13 | 18.55 18.30 | 7.6 7.4 | 0.635 | 10.4 10.1 | 1.4 | 1.0 0.6 | 1.2 1.0 | 0.25 | 0.18 | 0.1 | 0.85 0.40 | 8° 0° |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE | | REFER | REFERENCES | | EUROPEAN | ISSUE DATE |
|----------|-----|----------|------------|--|------------|---------------------------------|
| VERSION | IEC | JEDEC | EIAJ | | PROJECTION | ISSUE DATE |
| SOT371-1 | | MO-118AB | | | | 93-11-02 95-02-04 |


1998 Feb 27 10

16-bit transceiver/register, non-inverting (3-State)

74ABT16652 74ABTH16652

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm

SOT364-1



16-bit transceiver/register, non-inverting (3-State)

74ABT16652 74ABTH16652

Data sheet status

| Data sheet status | Product status | Definition [1] |
|---------------------------|----------------|---|
| Objective specification | Development | This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. |
| Preliminary specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. |
| Product specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-03499

Let's make things better.

Philips Semiconductors



