INTEGRATED CIRCUITS

DATA SHEET

74ABT8639-bit bus transceiver (3-State)

Product specification Supersedes data of 1993 Jun 21 IC23 Data Handbook





9-bit bus transceiver (3-State)

74ABT863

FEATURES

- Provides high performance bus interface buffering for wide data/address paths or buses carrying parity
- Buffered control inputs for light loading, or increased fan-in as required with MOS microprocessors
- Output capability: +64mA/–32mA
- Latch-up protection exceeds 500mA per Jedec Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200 V per Machine Model

- Power-up 3-State
- Live insertion/extraction permitted
- Inputs are disabled during 3-State mode

DESCRIPTION

The 74ABT863 bus transceiver provides high performance bus interface buffering for wide data/address paths of buses carrying parity.

The 74ABT863 9-bit bus transceiver has NOR-ed transmit and receive output enables for maximum control flexibility.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25°C; GND = 0V	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay An to Bn or Bn to An	$C_L = 50pF; V_{CC} = 5V$	3.3	ns
C _{IN}	Input capacitance	$V_I = 0V$ or V_{CC}	4	pF
C _{I/O}	I/O capacitance	Outputs disabled; V _O = 0V or V _{CC}	7	pF
I _{CCZ}	Total supply current	Outputs disabled; V _{CC} = 5.5V	110	μΑ

ORDERING INFORMATION

	-			_
PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
24-Pin Plastic DIP	-40°C to +85°C	74ABT863 N	74ABT863 N	SOT222-1
24-Pin plastic SO	-40°C to +85°C	74ABT863 D	74ABT863 D	SOT137-1
24-Pin Plastic SSOP Type II	-40°C to +85°C	74ABT863 DB	74ABT863 DB	SOT340-1
24-Pin Plastic TSSOP Type I	-40°C to +85°C	74ABT863 PW	74ABT863PW DH	SOT355-1

PIN CONFIGURATION




PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
14, 13	OEAB0, OEAB1	Output enable inputs (active-Low)
2, 3, 4, 5, 6, 7, 8, 9, 10	A0-A8	Data inputs/outputs (A side)
23, 22, 21, 20, 19, 18, 17, 16, 15	B0-B8	Data inputs/outputs (B side)
1, 11	OEBA0, OEBA1	Output enable inputs (active-Low)
12	GND	Ground (0V)
24	V _{CC}	Positive supply voltage


9-bit bus transceiver (3-State)

74ABT863

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE

	INP	OPERATING		
OEAB0	OEAB1	OEBA0	OEBA1	MODE
L L	L L	H X	X H	A data to B bus A data to B bus
H X	X H	L L	L L	B data to A bus B data to A bus
Н	Н	Н	Н	Z


H = High voltage level

L = Low voltage level

X = Don't care

Z = High impedance "off" state

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
I _{IK}	DC input diode current	V _I < 0	-18	mA
VI	DC input voltage ³		-1.2 to +7.0	V
lok	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	output in Off or High state	-0.5 to +5.5	V
lout	DC output current	output in Low state	128	mA
T _{stg}	Storage temperature range		-65 to 150	°C

NOTES:

- 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- 3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

9-bit bus transceiver (3-State)

74ABT863

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	ITS	UNIT
		Min	Max	
V _{CC}	DC supply voltage	4.5	5.5	V
VI	Input voltage	0	V _{CC}	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Low-level Input voltage		0.8	V
I _{OH}	High-level output current		-32	mA
I _{OL}	Low-level output current		64	mA
Δt/Δν	Input transition rise or fall rate	0	5	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

DC ELECTRICAL CHARACTERISTICS

						LIMITS			
SYMBOL	PARAM	METER	TEST CONDITIONS	Tai	_{mb} = +25	S°C	T _{amb} =	-40°C 85°C	UNIT
				Min	Тур	Max	Min	Max	
V _{IK}	Input clamp vol	tage	$V_{CC} = 4.5V; I_{IK} = -18mA$		-0.9	-1.2		-1.2	V
			$V_{CC} = 4.5V$; $I_{OH} = -3mA$; $V_I = V_{IL}$ or V_{IH}	2.5	3.2		2.5		V
V _{OH}	High-level outp	ut voltage	$V_{CC} = 5.0V$; $I_{OH} = -3mA$; $V_I = V_{IL}$ or V_{IH}	3.0	3.7		3.0		V
			$V_{CC} = 4.5V$; $I_{OH} = -32mA$; $V_I = V_{IL}$ or V_{IH}	2.0	2.3		2.0		V
V _{OL}	Low-level outpo	ut voltage	$V_{CC} = 4.5V$; $I_{OL} = 64mA$; $V_I = V_{IL}$ or V_{IH}		0.42	0.55		0.55	V
I _I	Input leakage	Control pins	$V_{CC} = 5.5V; V_I = GND \text{ or } 5.5V$		±0.01	±1.0		±1.0	μΑ
	current	Data pins	$V_{CC} = 5.5V; V_{I} = GND \text{ or } 5.5V$		±5	±100		±100	μА
I _{OFF}	Power-off leaks	age current	$V_{CC} = 0.0V$; V_O or $V_I \le 4.5V$		±5.0	±100		±100	μА
I _{PU/PD}	Power-up/down 3-State output current ³		$V_{\underline{CC}}$ = 2.0V; $V_{\underline{O}}$ = 0.5V; $V_{\underline{I}}$ = GND or $V_{\underline{CC}}$; = $V_{\underline{OE}}$ = Don't care		±5.0	±50		±50	μА
I _{IH} + I _{OZH}	3-State output	High current	$V_{CC} = 5.5V$; $V_{O} = 2.7V$; $V_{I} = V_{IL}$ or V_{IH}		5.0	50		50	μΑ
I _{IL} + I _{OZL}	3-State output	Low current	$V_{CC} = 5.5V$; $V_{O} = 0.5V$; $V_{I} = V_{IL}$ or V_{IH}		-5.0	-50		-50	μΑ
I _{CEX}	Output high lea	kage current	$V_{CC} = 5.5V$; $V_O = 5.5V$; $V_I = GND$ or V_{CC}		5.0	50		50	μΑ
I _O	Output current		$V_{CC} = 5.5V; V_O = 2.5V$	-50	-63	-180	-50	-180	mA
I _{CCH}			$V_{CC} = 5.5V$; Outputs High, $V_{I} = GND$ or V_{CC}		110	250		250	μΑ
I _{CCL}	Quiescent supp	oly current	V_{CC} = 5.5V; Outputs Low, V_I = GND or V_{CC}		25	38		38	mA
I _{CCZ}	1		V_{CC} = 5.5V; Outputs 3–State; V _I = GND or V _{CC}		110	250		250	μА
			Outputs enabled, one input at 3.4V, other inputs at V_{CC} or GND; $V_{CC} = 5.5V$		0.5	1.5		1.5	mA
Δl _{CC}	Additional suppinput pin ²	bly current per	Outputs 3-State, one data input at 3.4V, other inputs at V_{CC} or GND; V_{CC} = 5.5V		110	250		250	μА
			Outputs 3-State, one enable input at 3.4V, other inputs at V_{CC} or GND; V_{CC} = 5.5V		0.5	1.5		1.5	mA

NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
 This is the increase in supply current for each input at 3.4V.
 This parameter is valid for any V_{CC} between 0V and 2.1V, with a transition time of up to 10msec. From V_{CC} = 2.1V to V_{CC} = 5V ± 10%, a transition time of up to 100µsec is permitted.

9-bit bus transceiver (3-State)

74ABT863


AC CHARACTERISTICS

GND = 0V, t_R = t_F = 2.5ns, C_L = 50pF, R_L = 500 Ω


					LIMITS			
SYMBOL	PARAMETER	WAVEFORM	י	Γ _{amb} = +25 ^ο V _{CC} = +5.0\	C /	T _{amb} = +85 V _{CC} = +5	UNIT	
			Min	Тур	Max	Min	Max	
t _{PLH}	Propagation delay A0–7 to B0–7 or Bn to An A8 to B8 An to Bn or Bn to An	1	1.3 1.3 1.2	3.3 4.5 2.8	4.8 5.9 4.6	1.3 2.5 1.2	5.3 6.3 5.2	ns
t _{PZH}	Output enable time OEBAn to An or OEABn to B0-7 OEABn to B8 OEBAn to An or OEABn to Bn	2	1.3 1.3 2.2	4.3 4.9 5.2	5.5 6.4 6.3	1.3 2.4 2.2	6.5 7.5 7.3	ns
t _{PHZ}	Output disable time from High and Low level	2 3	3.0 2.5	5.0 4.8	6.3 6.3	3.0 2.5	7.1 6.8	ns

AC WAVEFORMS


 $V_M = 1.5V$, $V_{IN} = GND$ to 3.0V



Waveform 1. Propagation Delay for Data to Outputs



Waveform 3. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level




Waveform 2. 3-State Output Enable Time to High Level and Output Disable Time from High Level

9-bit bus transceiver (3-State)

74ABT863

TEST CIRCUIT AND WAVEFORM





9-bit bus transceiver (3-State)

74ABT863

DIP24: plastic dual in-line package; 24 leads (300 mil)

SOT222-1





DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.70	0.38	3.94	1.63 1.14	0.56 0.43	0.36 0.25	31.9 31.5	6.73 6.48	2.54	7.62	3.51 3.05	8.13 7.62	10.03 7.62	0.25	2.05
inches	0.185	0.015	0.155	0.064 0.045	0.022 0.017	0.014 0.010	1.256 1.240	0.265 0.255	0.100	0.300	0.138 0.120	0.32 0.30	0.395 0.300	0.01	0.081

Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.


OUTLINE		EUROPEAN	ISSUE DATE				
VERSION	IEC JEDEC EIAJ				PROJECTION	ISSUE DATE	
SOT222-1		MS-001AF				95-03-11	

9-bit bus transceiver (3-State)

74ABT863

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	А3	bр	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT137-1	075E05	MS-013AD			-95-01-24 97-05-22

9-bit bus transceiver (3-State)

74ABT863

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1



UNIT	A max.	Α1	A ₂	A ₃	bр	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Œ	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	8.4 8.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.8 0.4	8° 0°

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUEDATE
SOT340-1		MO-150AG			93-09-08 95-02-04

9-bit bus transceiver (3-State)

74ABT863

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	А3	bр	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT355-1		MO-153AD			93-06-16 95-02-04

9-bit bus transceiver (3-State)

74ABT863

NOTES

9-bit bus transceiver (3-State)

74ABT863

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-03477

Let's make things better.

Philips Semiconductors



