

# Octal D Flip-Flop with Common Clock and Reset with LSTTL Compatible Inputs

## High-Performance Silicon-Gate CMOS


The MC74HCT273A may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs.

The HCT273A is identical in pinout to the LS273.


This device consists of eight D flip-flops with common Clock and Reset inputs. Each flip-flop is loaded with a low-to-high transition of the Clock input. Reset is asynchronous and active low.

- Output Drive Capability: 10 LSTTL Loads
- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0  $\mu$ A
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 284 FETs or 71 Equivalent Gates

**LOGIC DIAGRAM**



## MC74HCT273A



**N SUFFIX**  
PLASTIC PACKAGE  
CASE 738-03



**DW SUFFIX**  
SOIC PACKAGE  
CASE 751D-04

### ORDERING INFORMATION

MC74HCTXXXAN Plastic  
MC74HCTXXXADW SOIC

### PIN ASSIGNMENT

|       |    |    |                 |
|-------|----|----|-----------------|
| RESET | 1  | 20 | V <sub>CC</sub> |
| Q0    | 2  | 19 | Q7              |
| D0    | 3  | 18 | D7              |
| D1    | 4  | 17 | D6              |
| Q1    | 5  | 16 | Q6              |
| Q2    | 6  | 15 | Q5              |
| D2    | 7  | 14 | D5              |
| D3    | 8  | 13 | D4              |
| Q3    | 9  | 12 | Q4              |
| GND   | 10 | 11 | CLOCK           |

### FUNCTION TABLE

| Reset | Inputs |   | Output    |
|-------|--------|---|-----------|
|       | Clock  | D |           |
| L     | X      | X | L         |
| H     | /      | H | H         |
| H     | /      | L | L         |
| H     | L      | X | No Change |
| H     | \      | X | No Change |

X = Don't Care

Z = High Impedance

# MC74HCT273A

## MAXIMUM RATINGS\*

| Symbol    | Parameter  | Value                   | Unit |
|-----------|--|-------------------------|------|
| $V_{CC}$  | DC Supply Voltage (Referenced to GND)                                    | – 0.5 to + 7.0          | V    |
| $V_{in}$  | DC Input Voltage (Referenced to GND)                                     | – 1.5 to $V_{CC}$ + 1.5 | V    |
| $V_{out}$ | DC Output Voltage (Referenced to GND)                                    | – 0.5 to $V_{CC}$ + 0.5 | V    |
| $I_{in}$  | DC Input Current, per Pin  | ± 20                    | mA   |
| $I_{out}$ | DC Output Current, per Pin   | ± 25                    | mA   |
| $I_{CC}$  | DC Supply Current, $V_{CC}$ and GND Pins                                 | ± 50                    | mA   |
| $P_D$     | Power Dissipation in Still Air<br>Plastic DIP†<br>SOIC Package†          | 750<br>500              | mW   |
| $T_{stg}$ | Storage Temperature  | – 65 to + 150           | °C   |
| $T_L$     | Lead Temperature, 1 mm from Case for 10 Seconds<br>(SOIC or Plastic DIP) | 260                     | °C   |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

\* Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: – 10 mW/°C from 65° to 125°C

SOIC Package: – 7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

## RECOMMENDED OPERATING CONDITIONS

| Symbol            | Parameter  | Min  | Max      | Unit |
|-------------------|--|------|----------|------|
| $V_{CC}$          | DC Supply Voltage (Referenced to GND)                | 4.5  | 5.5      | V    |
| $V_{in}, V_{out}$ | DC Input Voltage, Output Voltage (Referenced to GND) | 0    | $V_{CC}$ | V    |
| $T_A$             | Operating Temperature, All Package Types             | – 55 | + 125    | °C   |
| $t_r, t_f$        | Input Rise and Fall Time (Figure 1)                  | 0    | 500      | ns   |

## DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| Symbol          | Parameter                                      | Test Conditions   | $V_{CC}$<br>V | Guaranteed Limit         |  |            | Unit |
|-----------------|--|---|---------------|--------------------------|--|------------|------|
|                 |  |   |               | – 55 to<br>25°C          | ≤ 85°C                                   | ≤ 125°C    |      |
| $V_{IH}$        | Minimum High-Level Input Voltage               | $V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$<br>$ I_{out}  \leq 20 \mu\text{A}$   | 4.5<br>5.5    | 2.0<br>2.0               | 2.0<br>2.0                               | 2.0<br>2.0 | V    |
| $V_{IL}$        | Maximum Low-Level Input Voltage                | $V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$<br>$ I_{out}  \leq 20 \mu\text{A}$   | 4.5<br>5.5    | 0.8<br>0.8               | 0.8<br>0.8                               | 0.8<br>0.8 | V    |
| $V_{OH}$        | Minimum High-Level Output Voltage              | $V_{in} = V_{IH} \text{ or } V_{IL}$<br>$ I_{out}  \leq 20 \mu\text{A}$   | 4.5<br>5.5    | 4.4<br>5.4               | 4.4<br>5.4                               | 4.4<br>5.4 | V    |
|                 |  | $V_{in} = V_{IH} \text{ or } V_{IL}$<br>$ I_{out}  \leq 4.0 \text{ mA}$   | 4.5           | 3.98                     | 3.84                                     | 3.7        |      |
| $V_{OL}$        | Maximum Low-Level Output Voltage               | $V_{in} = V_{IH} \text{ or } V_{IL}$<br>$ I_{out}  \leq 20 \mu\text{A}$   | 4.5<br>5.5    | 0.1<br>0.1               | 0.1<br>0.1                               | 0.1<br>0.1 | V    |
|                 |  | $V_{in} = V_{IH} \text{ or } V_{IL}$<br>$ I_{out}  \leq 4.0 \text{ mA}$   | 4.5           | 0.26                     | 0.33                                     | 0.4        |      |
| $I_{in}$        | Maximum Input Leakage Current                  | $V_{in} = V_{CC} \text{ or } GND$   | 5.5           | ± 0.1                    | ± 1.0                                    | ± 1.0      | μA   |
| $I_{CC}$        | Maximum Quiescent Supply Current (per Package) | $V_{in} = V_{CC} \text{ or } GND$<br>$I_{out} = 0 \mu\text{A}$  | 5.5           | 4.0                      | 40                                       | 160        | μA   |
| $\Delta I_{CC}$ | Additional Quiescent Supply Current            | $V_{in} = 2.4 \text{ V, Any One Input}$<br>$V_{in} = V_{CC} \text{ or } GND, \text{ Other Inputs}$<br>$I_{out} = 0 \mu\text{A}$ | 5.5           | $\geq -55^\circ\text{C}$ | $25^\circ\text{C to } 125^\circ\text{C}$ |            | mA   |
|                 |  |   |               | 2.9                      | 2.4                                      |            |      |

NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $C_L = 50 \text{ pF}$ , Input  $t_r = t_f = 6.0 \text{ ns}$ )

| Symbol             | Parameter                                  | Fig. | Guaranteed Limit |        |         | Unit |
|--------------------|--|------|------------------|--------|---------|------|
|                    |  |      | -55 to 25°C      | ≤ 85°C | ≤ 125°C |      |
| $f_{max}$          | Maximum Clock Frequency (50% Duty Cycle)   | 1, 4 | 30               | 24     | 20      | MHz  |
| $t_{PLH}, t_{PHL}$ | Maximum Propagation Delay, Clock to Q      | 1, 4 | 25               | 28     | 35      | ns   |
| $t_{PHL}$          | Maximum Propagation Delay, Reset to Q      | 2, 4 | 25               | 28     | 35      | ns   |
| $t_{TLH}, t_{THL}$ | Maximum Output Transition Time, Any Output | 1, 5 | 18               | 20     | 22      | ns   |

NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

| CPD | Power Dissipation Capacitance (Per Gate)* | Typical @ 25°C, $V_{CC} = 5.0 \text{ V}$ |    | pF |
|-----|---|--|----|----|
|     |   | 30                                       | 30 |    |

\* Used to determine the no-load dynamic power consumption:  $P_D = CPD V_{CC}^2 f + I_{CC} V_{CC}$ . For load considerations, see Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

**TIMING REQUIREMENTS** ( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $C_L = 50 \text{ pF}$ , Input  $t_r = t_f = 6.0 \text{ ns}$ )

| Symbol     | Parameter   | Fig. | Guaranteed Limit |     |        |     |         |     | Unit |  |
|------------|---|------|------------------|-----|--------|-----|---------|-----|------|--|
|            |   |      | -55 to 25°C      |     | ≤ 85°C |     | ≤ 125°C |     |      |  |
|            |   |      | Min              | Max | Min    | Max | Min     | Max |      |  |
| $t_{su}$   | Minimum Setup Time, Data to Clock                     | 3    | 10               |     | 12     |     | 15      |     | ns   |  |
| $t_h$      | Minimum Hold Time, Clock to Data                      | 3    | 3.0              |     | 3.0    |     | 3.0     |     | ns   |  |
| $t_{rec}$  | Minimum Recovery Time, Set or Reset Inactive to Clock | 2    | 5.0              |     | 5.0    |     | 5.0     |     | ns   |  |
| $t_w$      | Minimum Pulse Width, Clock                            | 1    | 12               |     | 15     |     | 18      |     | ns   |  |
| $t_w$      | Minimum Pulse Width, Set or Reset                     | 2    | 12               |     | 15     |     | 18      |     | ns   |  |
| $t_r, t_f$ | Maximum Input Rise and Fall Times                     | 1    |                  | 500 |        | 500 |         | 500 | ns   |  |

### SWITCHING WAVEFORMS




Figure 1.




Figure 2.






Figure 3.




\* Includes all probe and jig capacitance

Figure 4. Test Circuit


### EXPANDED LOGIC DIAGRAM



## OUTLINE DIMENSIONS



**N SUFFIX**  
PLASTIC PACKAGE  
CASE 738-03  
ISSUE E





NOTES:  
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.  
 2. CONTROLLING DIMENSION: INCH.  
 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.  
 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

| DIM | INCHES |       | MILLIMETERS |       |
|-----|--------|-------|-------------|-------|
|     | MIN    | MAX   | MIN         | MAX   |
| A   | 1.010  | 1.070 | 25.66       | 27.17 |
| B   | 0.240  | 0.260 | 6.10        | 6.60  |
| C   | 0.150  | 0.180 | 3.81        | 4.57  |
| D   | 0.015  | 0.022 | 0.39        | 0.55  |
| E   | 0.050  | BSC   | 1.27        | BSC   |
| F   | 0.050  | 0.070 | 1.27        | 1.77  |
| G   | 0.100  | BSC   | 2.54        | BSC   |
| J   | 0.008  | 0.015 | 0.21        | 0.38  |
| K   | 0.110  | 0.140 | 2.80        | 3.55  |
| L   | 0.300  | BSC   | 7.62        | BSC   |
| M   | 0°     | 15°   | 0°          | 15°   |
| N   | 0.020  | 0.040 | 0.51        | 1.01  |

**DW SUFFIX**

PLASTIC SOIC PACKAGE  
CASE 751D-04  
ISSUE E



NOTES:  
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.  
 2. CONTROLLING DIMENSION: MILLIMETER.  
 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.  
 4. MAXIMUM MOLD PROTRUSION 0.150 (0.006) PER SIDE.  
 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION, ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |       | INCHES |       |
|-----|-------------|-------|--------|-------|
|     | MIN         | MAX   | MIN    | MAX   |
| A   | 12.65       | 12.95 | 0.499  | 0.510 |
| B   | 7.40        | 7.60  | 0.292  | 0.299 |
| C   | 2.35        | 2.65  | 0.093  | 0.104 |
| D   | 0.35        | 0.49  | 0.014  | 0.019 |
| F   | 0.50        | 0.90  | 0.020  | 0.035 |
| G   | 1.27        | BSC   | 0.050  | BSC   |
| J   | 0.25        | 0.32  | 0.010  | 0.012 |
| K   | 0.10        | 0.25  | 0.004  | 0.009 |
| M   | 0°          | 7°    | 0°     | 7°    |
| P   | 10.05       | 10.55 | 0.395  | 0.415 |
| R   | 0.25        | 0.75  | 0.010  | 0.029 |

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

## How to reach us:

**USA/EUROPE:** Motorola Literature Distribution;  
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

**MFAX:** RMFAX0@email.sps.mot.com -TOUCHTONE (602) 244-6609  
**INTERNET:** <http://Design-NET.com>

**JAPAN:** Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki,  
6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

**HONG KONG:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



CODELINE

MC74HCT273A/D

