# Quad Analog Switch/ Multiplexer/Demultiplexer with Separate Analog and Digital Power Supplies


# **High-Performance Silicon-Gate CMOS**

The MC74HC4316 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF–channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full analog power–supply range (from VCC to VEE).

The HC4316 is similar in function to the metal–gate CMOS MC14016 and MC14066, and to the High–Speed CMOS HC4016 and HC4066. Each device has four independent switches. The device control and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The device has been designed so that the ON resistances (RON) are much more linear over input voltage than RON of metal–gate CMOS analog switches. Logic–level translators are provided so that the On/Off Control and Enable logic–level voltages need only be VCC and GND, while the switch is passing signals ranging between VCC and VEE. When the Enable pin (active–low) is high, all four analog switches are turned off.


- Logic-Level Translator for On/Off Control and Enable Inputs
- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Diode Protection on All Inputs/Outputs
- Analog Power–Supply Voltage Range (V<sub>CC</sub> V<sub>EE</sub>) = 2.0 to 12.0 Volts
- Digital (Control) Power–Supply Voltage Range (V<sub>CC</sub> GND) = 2.0 to 6.0 Volts, Independent of V<sub>EE</sub>
- · Improved Linearity of ON Resistance
- Chip Complexity: 66 FETs or 16.5 Equivalent Gates


# LOGIC DIAGRAM



ANALOG INPUTS/OUTPUTS =  $X_A$ ,  $X_B$ ,  $X_C$ ,  $X_D$ 

# MC74HC4316





#### **FUNCTION TABLE** Inputs State of On/Off Analog **Enable** Control Switch L Н On Off 1 Н Off X = don't care



### **MAXIMUM RATINGS\***

Symbol	Parameter		Value	Unit
VCC	Positive DC Supply Voltage	(Ref. to GND) (Ref. to VEE)	- 0.5 to + 7.0 - 0.5 to + 14.0	V
VEE	Negative DC Supply Voltage (Ref. to	GND)	- 7.0 to + 0.5	V
VIS	Analog Input Voltage		V <sub>EE</sub> - 0.5 to V <sub>CC</sub> + 0.5	>
V <sub>in</sub>	DC Input Voltage (Ref. to GND)		– 1.5 to V <sub>CC</sub> + 1.5	V
I	DC Current Into or Out of Any Pin		± 25	mA
PD	Power Dissipation in Still Air	Plastic DIP† SOIC Package†	750 500	mW
T <sub>stg</sub>	Storage Temperature		- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case (Plastic DIP or	260	°C	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ . Unused inputs must always be

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

For high frequency or heavy load considerations, see Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
VCC	Positive DC Supply Voltage (Ref. to GND)	1	2.0	6.0	V
VEE	Negative DC Supply Voltage (Ref. to GND	))	-6.0	GND	V
VIS	Analog Input Voltage			Vcc	V
Vin	Digital Input Voltage (Ref. to GND)			Vcc	٧
V <sub>IO</sub> *	Static or Dynamic Voltage Across Switch			1.2	٧
TA	Operating Temperature, All Package Types			+ 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Control or Enable Inputs) (Figure 10)	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V	0 0 0	1000 500 400	ns

<sup>\*</sup> For voltage drops across the switch greater than 1.2 V (switch on), excessive  $V_{CC}$  current may be drawn; i.e., the current out of the switch may contain both  $V_{CC}$  and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

# DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND) VEE = GND Except Where Noted

					Guaranteed Limit			
Symbol	Parameter	Test Condi	tions	v <sub>CC</sub>	– 55 to 25°C	≤ <b>85</b> °C	≤ 125°C	Unit
VIH	Minimum High-Level Voltage, Control or Enable Inputs	R <sub>on</sub> = Per Spec		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Voltage, Control or Enable Inputs	R <sub>on</sub> = Per Spec		2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
lin	Maximum Input Leakage Current, Control or Enable Inputs	V <sub>in</sub> = V <sub>CC</sub> or GND V <sub>EE</sub> = -6.0 V		6.0	± 0.1	± 1.0	± 1.0	μА
ICC	Maximum Quiescent Supply Current (per Package)	V <sub>in</sub> = V <sub>CC</sub> or GND V <sub>IO</sub> = 0 V	VEE = GND VEE = - 6.0	6.0 6.0	2 8	20 80	40 160	μА

NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

<sup>\*</sup> Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

<sup>†</sup>Derating — Plastic DIP: – 10 mW/°C from 65° to 125°C SOIC Package: – 7 mW/°C from 65° to 125°C

# DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to VEE)

					Guaranteed Limit			
Symbol	Parameter	Test Conditions	V <sub>CC</sub>	V <sub>EE</sub>	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R <sub>on</sub>	Maximum "ON" Resistance	$V_{\text{IN}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ to $V_{\text{EE}}$ $I_{\text{S}} \le 2.0$ mA (Figures 1, 2)	2.0* 4 5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	— 210 95 75	— 230 105 85	— 250 110 90	Ω
		$V_{\text{IN}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}} \text{ or } V_{\text{EE}} \text{ (Endpoints)}$ $I_{\text{S}} \le 2.0 \text{ mA (Figures 1, 2)}$	2.0 4.5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	— 100 80 70	— 110 90 80	— 130 100 90	
ΔR <sub>on</sub>	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$\begin{aligned} & V_{\text{In}} = V_{\text{IH}} \\ & V_{\text{IS}} = 1/2 \left( V_{\text{CC}} - V_{\text{EE}} \right) \\ & I_{\text{S}} \leq 2.0 \text{ mA} \end{aligned}$	2.0 4.5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	 20 15 10	— 30 25 20	 40 30 25	Ω
l <sub>off</sub>	Maximum Off–Channel Leakage Current, Any One Channel	V <sub>In</sub> = V <sub>IL</sub> V <sub>IO</sub> = V <sub>CC</sub> or V <sub>EE</sub> Switch Off (Figure 3)	6.0	- 6.0	0.1	0.5	1.0	μА
l <sub>on</sub>	Maximum On–Channel Leakage Current, Any One Channel	V <sub>in</sub> = V <sub>IH</sub> V <sub>IS</sub> = V <sub>CC</sub> or V <sub>EE</sub> (Figure 4)	6.0	- 6.0	0.1	0.5	1.0	μА

<sup>\*</sup> At supply voltage (V<sub>CC</sub> – V<sub>EE</sub>) approaching 2 V the analog switch–on resistance becomes extremely non–linear. Therefore, for low–voltage operation, it is recommended that these devices only be used to control digital signals.

NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

# AC ELECTRICAL CHARACTERISTICS ( $C_L = 50 \text{ pF}$ , Control or Enable $t_f = t_f = 6 \text{ ns}$ , $V_{EE} = GND$ )

			Gu	Guaranteed Limit		
Symbol	Parameter	V <sub>CC</sub>	– 55 to 25°C	≤ <b>85</b> °C	≤ 125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Analog Input to Analog Output (Figures 8 and 9)	2.0 4.5 6.0	50 10 10	75 15 13	90 18 15	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)	2.0 4.5 6.0	250 50 43	312 63 54	375 75 64	ns
tPZL, tPZH	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)		185 53 45	220 66 56	265 75 68	ns
С	Maximum Capacitance ON/OFF Control and Enable Inputs	_	10	10	10	pF
	Control Input = GND Analog I/O Feedthrough	 _	35 1.0	35 1.0	35 1.0	

### NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).
- 2. Information on typical parametric values can be found in Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Per Switch) (Figure 13)*	15	pF

<sup>\*</sup> Used to determine the no–load dynamic power consumption: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup>f + I<sub>CC</sub> V<sub>CC</sub>. For load considerations, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).

# ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

Symbol	Parameter	Test Conditions	v <sub>CC</sub>	V <sub>EE</sub>	Limit* 25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 5)	$f_{in}$ = 1 MHz Sine Wave Adjust $f_{in}$ Voltage to Obtain 0 dBm at VOS Increase $f_{in}$ Frequency Until dB Meter Reads – 3 dB $R_L$ = 50 $\Omega$ , $C_L$ = 10 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	150 160 160	MHz
_	Off-Channel Feedthrough Isolation (Figure 6)	$f_{in} \equiv$ Sine Wave Adjust $f_{in}$ Voltage to Obtain 0 dBm at V <sub>IS</sub> $f_{in}$ = 10 kHz, R <sub>L</sub> = 600 $\Omega$ , C <sub>L</sub> = 50 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 50 - 50 - 50	dB
		$f_{in} = 1.0 \text{ MHz}, R_L = 50 \Omega, C_L = 10 \text{ pF}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 40 - 40 - 40	
_	Feedthrough Noise, Control to Switch (Figure 7)	$V_{in} \leq$ 1 MHz Square Wave ( $t_r = t_f = 6$ ns) Adjust R <sub>L</sub> at Setup so that I <sub>S</sub> = 0 A R <sub>L</sub> = 600 $\Omega$ , C <sub>L</sub> = 50 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	60 130 200	mVpp
		$R_L = 10 \text{ k}\Omega$ , $C_L = 10 \text{ pF}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	30 65 100	
_	Crosstalk Between Any Two Switches (Figure 12)	$f_{in} \equiv$ Sine Wave Adjust $f_{in}$ Voltage to Obtain 0 dBm at V <sub>IS</sub> $f_{in}$ = 10 kHz, $R_L$ = 600 $\Omega$ , $C_L$ = 50 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 70 - 70 - 70	dB
		$f_{in}$ = 1.0 MHz, $R_L$ = 50 $\Omega$ , $C_L$ = 10 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 80 - 80 - 80	
THD	Total Harmonic Distortion (Figure 14)	$f_{\text{in}} = 1 \text{ kHz}, \ R_L = 10 \text{ k}\Omega, \ C_L = 50 \text{ pF}$ $\text{THD} = \text{THD}_{\text{Measured}} - \text{THD}_{\text{Source}}$ $V_{\text{IS}} = 4.0 \text{ Vpp sine wave}$ $V_{\text{IS}} = 8.0 \text{ Vpp sine wave}$ $V_{\text{IS}} = 11.0 \text{ Vpp sine wave}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	0.10 0.06 0.04	%

<sup>\*</sup> Limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance,  $V_{CC} - V_{EE} = 2.0 \text{ V}$ 




Figure 1b. Typical On Resistance, VCC - VEE = 4.5 V




Figure 1c. Typical On Resistance, VCC - VEE = 6.0 V




Figure 1d. Typical On Resistance, VCC - VEE = 9.0 V




Figure 1e. Typical On Resistance,




Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 4. Maximum On Channel Leakage Current, Test Set-Up




\*Includes all probe and jig capacitance.

Figure 5. Maximum On-Channel Bandwidth
Test Set-Up



\*Includes all probe and jig capacitance.

Figure 6. Off-Channel Feedthrough Isolation, Test Set-Up



 $^{\star}$ Includes all probe and jig capacitance.

Figure 7. Feedthrough Noise, Control to Analog Out, Test Set-Up






Figure 8. Propagation Delays, Analog In to Analog Out



<sup>\*</sup>Includes all probe and jig capacitance.

Figure 9. Propagation Delay Test Set-Up



<sup>\*</sup>Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Set-Up




Figure 13. Power Dissipation Capacitance
Test Set-Up






Figure 10. Propagation Delay, ON/OFF Control to Analog Out



<sup>\*</sup>Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up (Adjacent Channels Used)



<sup>\*</sup>Includes all probe and jig capacitance.

7

Figure 14. Total Harmonic Distortion, Test Set-Up




Figure 15. Plot, Harmonic Distortion

## **APPLICATION INFORMATION**

The Enable and Control pins should be at V<sub>CC</sub> or GND logic levels, V<sub>CC</sub> being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V<sub>CC</sub> or V<sub>EE</sub> through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages  $V_{CC}$  and  $V_{EE}$ . The positive peak analog voltage should not exceed  $V_{CC}$ . Similarly, the negative peak analog voltage should not go below  $V_{EE}$ . In the example

below, the difference between V<sub>CC</sub> and V<sub>EE</sub> is twelve volts. Therefore, using the configuration in Figure 16, a maximum analog signal of twelve volts peak-to-peak can be controlled.

When voltage transients above VCC and/or below VEE are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn—on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with MO•sorbs (Motorola high current surge protectors). MO•sorbs are fast turn—on devices ideally suited for precise dc protection with no inherent wear out mechanism.




Figure 16.




Figure 17. Transient Suppressor Application




Figure 18. LSTTL/NMOS to HCMOS Interface




Figure 19. Switching a 0–to–12 V Signal Using a Single Power Supply (GND ≠ 0 V)





Figure 20. 4-Input Multiplexer


Figure 21. Sample/Hold Amplifier

## **OUTLINE DIMENSIONS**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- CONTROLLING DIMENSION: INCH.
  DIMENSION L TO CENTER OF LEADS WHEN
  FORMED PARALLEL.
- DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- ROUNDED CORNERS OPTIONAL

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.070	1.02	1.77
G	0.	100 BSC	2	.54 BSC
Н	0.	050 BSC	1	.27 BSC
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10°	0°	10°
S	0.020	0.040	0.51	1.01



#### NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.2	7 BSC	0.050	) BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and 👫 are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

MFAX: RMFAX0@email.sps.mot.com -TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



MC74HC4316/D