

# INSTRUCTION MANUAL

# Model 191 20 MHz Pulse/Function Generator

# O 1983 Wavetek

This document contains information proprietary to Wavetek and is provided solely for instrument operation and maintenance. The information in this document may not be duplicated in any manner without the prior approval in writing from Wavetek.

# Wavetek Instruments Division

9045 Balboa Ave. San Diego, CA 92123 Tel: (619) 279-2200 800-223-9885 Fax: (619) 565-7942

Manual Revision 8/91 Manual Part Number 1300-00-0181

# WARRANTY

Wavetek warrants that all products manufactured by Wavetek conform to published Wavetek specifications and are free from defects in materials and workmanship for a period of one (1) year from the date of delivery when used under normal operating conditions and within the service conditions for which they were furnished.

The obligation of Wavetek arising from a Warranty claim shall be limited to repairing, or at its option, replacing without charge, any product which in Wavetek's sole opinion proves to be defective within the scope of the Warranty. In the event Wavetek is not able to modify, repair or replace non-conforming defective parts or components to a condition as warrantied within a reasonable time after receipt thereof, Buyers shall be credited for their value at the original purchase price.

Wavetek must be notified in writing of the defect or nonconformity within the Warranty period and the affected product returned to Wavetek's factory or to an authorized service center within (30) days after discovery of such defect or nonconformity.

For product warranties requiring return to Wavetek, products must be returned to a service facility designated by Wavetek. Buyer shall prepay shipping charges, taxes, duties and insurance for products returned to Wavetek for warranty service. Except for products returned to Buyer from another country, Wavetek shall pay for return of products to Buyer.

Wavetek shall have no responsibility hereunder for any defect or damage caused by improper storage, improper installation, unauthorized modification, misuse, neglect, inadequate maintenance, accident or for any product which has been repaired or altered by anyone other than Wavetek or its authorized representative and not in accordance with instructions furnished by Wavetek.

### **Exclusion of Other Warranties**

The Warranty described above is Buyer's sole and exclusive remedy and no other warranty, whether written or oral, is expressed or implied. Wavetek specifically disclaims the implied warranties of merchantability and fitness for a particular purpose. No statement, representation, agreement, or understanding, oral or written, made by an agent, distributor, representative, or employee of Wavetek, which is not contained in the foregoing Warranty will be binding upon Wavetek, unless made in writing and executed by an authorized Wavetek employee. Under no circumstances shall Wavetek be liable for any direct, indirect, special, incidental, or consequential damages, expenses, losses or delays (including loss of profits) based on contract, tort, or any other legal theory.

# **CONTENTS**

GENERAL DESCRIPTION	
1.1 MODEL 191 1.2 SPECIFICATIONS 1.2.1 Main Generator 1.2.2 Pulse Generator 1.2.3 Frequency Precision 1.2.4 Amplitude Precision 1.2.5 Waveform Characteristics 1.2.6 General	1-1 1-1 1-1 1-2 1-2 1-2 1-2 1-3
INITIAL PREPARATION	
2.1 MECHANICAL INSTALLATION 2.2 ELECTRICAL INSTALLATION 2.2.1 Power Connection 2.2.2 Signal Connections 2.3 ELECTRICAL ACCEPTANCE CHECKOUT	2-1 2-1 2-1 2-1 2-1
OPERATION	
3.1 CONTROLS AND CONNECTORS 3.2 OPERATION 3.2.1 Signal Termination 3.2.2 Manual Function Generator Operation 3.2.3 Voltage Controlled Function Generator Operation 3.2.4 Waveforms 3.2.5 Pulse Generator Operation 3.2.6 Burst Generator Operation	3-1 3-5 3-5 3-5 3-6 3-6 3-6 3-7
CIRCUIT DESCRIPTION	
4.1 INTRODUCTION 4.2 FUNCTIONAL GENERATOR BLOCK DIAGRAM ANALYSIS 4.3 PULSE BLOCK DIAGRAM ANALYSIS 4.4 DETAILED CIRCUIT DESCRIPTIONS 4.4.1 Current Sources 4.4.2 Current Switch 4.4.3 Triangle Buffer Amplifier 4.4.4 Hysteresis Switch 4.4.5 Loop DC Delay Compensation 4.4.6 Capacitance Multiplier 4.4.7 Sine Converter 4.4.8 Trigger Circuit 4.4.9 Trigger Baseline 4.4.10 Sync 4.4.11 Square Shaper 4.4.12 Preamplifier 4.4.13 Output Amplifier 4.4.14 Output Attenuator 4.4.15 Signal Routing Gates	4-1 4-2 4-2 4-2 4-5 4-6 4-6 4-6 4-7 4-7 4-7 4-8 4-8 4-9 4-9
	1.1 MODEL 191 1.2 SPECIFICATIONS 1.2.1 Main Generator 1.2.2 Pulse Generator 1.2.3 Frequency Precision 1.2.4 Amplitude Precision 1.2.5 Waveform Characteristics 1.2.6 General  INITIAL PREPARATION  2.1 MECHANICAL INSTALLATION 2.2 ELECTRICAL INSTALLATION 2.2.1 Power Connection 2.2.2 Signal Connections 2.3 ELECTRICAL ACCEPTANCE CHECKOUT  OPERATION  3.1 CONTROLS AND CONNECTORS 3.2 OPERATION 3.1.1 Signal Termination 3.2.2 Manual Function Generator Operation 3.2.3 Voltage Controlled Function Generator Operation 3.2.4 Waveforms 3.2.5 Pulse Generator Operation 3.2.6 Burst Generator Operation 4.7 EUNCTIONAL GENERATOR BLOCK DIAGRAM ANALYSIS 4.8 PULSE BLOCK DIAGRAM ANALYSIS 4.9 PULSE BLOCK DIAGRAM ANALYSIS 4.1 Current Sources 4.2 Current Switch 4.4.1 Current Sources 4.2 Current Switch 4.4.5 Loop DC Delay Compensation 4.4.6 Capacitance Multiplier 4.4.7 Sine Converter 4.8 Trigger Circuit 4.9 Trigger Baseline 4.4.10 Sync 4.11 Square Shaper 4.4.11 Square Shaper 4.4.12 Output Amplifier 4.4.1 Output Amplifier 4.4.13 Output Amplifier 4.4.10 Output Amplifier 4.4.11 Output Amplifier 4.4.11 Square Shaper 4.4.12 Output Amplifier 4.4.13 Output Amplifier 4.4.14 Output Attenuator

# **CONTENTS (Continued)**

	4.4.16 Variable Duty Cycle One-Shots 4.4.16.1 General Description 4.4.16.2 Width One-Shot 4.4.16.3 Delay One-Shot/Burst Oscillator 4.4.16.4 Sync One-Shot	4-9 4-9 4-10 4-10
SECTION 5	CALIBRATION	
	5.1 FACTORY REPAIR 5.2 REQUIRED TEST EQUIPMENT 5.3 COVER REMOVAL 5.4 CALIBRATION	5-1 5-1 5-1 5-1
SECTION 6	TROUBLESHOOTING	
	6.1 FACTORY REPAIR 6.2 BEFORE YOU START 6.3 MAIN BOARD TROUBLESHOOTING 6.3.1 Fuse Blows, No Dial Lamp 6.3.2 Power Supply > 100 mVp-p Ripple or Out of Specification 6.3.3 All Waveforms at FUNC OUT Distorted or Missing 6.3.4 Square Wave Distorted or Missing 6.3.5 Sine Wave Distorted or Missing 6.3.6 Triangle Distorted or Missing 6.3.7 Sync Output Distorted or Missing (FUNC OUT Normal) 6.3.8 Excessive High Frequency Sine or Triangle Roll Off 6.3.9 Low Frequency Square Wave Tilt 6.3.10 Time Symmetry Cannot Be Adjusted To Within Specifications 6.3.11 Frequency Accuracy and Dial Response Problems 6.3.12 Trigger, Gating and Trigger Baseline Problems 6.3.13 Voltage At VCG In Connector Not Changing Frequency Properly 6.3.14 DC Offset Not Functioning Correctly 6.3.15 Variable Symmetry Problems 6.4 CIRCUIT GUIDES 6.4.1 Power Supply Guide 6.4.2 Current Source Guide 6.4.3 Loop Delay Compensation Guide 6.4.4 Current Switch Guide 6.4.5 Hysteresis Switch Guide 6.4.6 Triangle Buffer Guide 6.4.7 Zero Crossing Detector Guide 6.4.9 Capacitance Multiplier Guide 6.4.10 Trigger Guide 6.4.11 Trigger Baseline Guide 6.4.11 Trigger Baseline Guide 6.4.12 Square Shaper Guide 6.4.13 Sine Converter Guide 6.4.14 Preamplifier Guide 6.4.15 Output Amplifier Guide 6.5 PULSE BOARD TROUBLESHOOTING	6-1 6-1 6-1 6-2 6-2 6-2 6-5 6-6 6-6 6-6 6-6 6-1 6-1 6-1 6-1 6-1 6-1
	6.6 TROUBLESHOOTING INDIVIDUAL COMPONENTS	6-38

# **CONTENTS** (Continued)

SECTION 7	PARTS AND SCHEMATICS		
	7.1 DRAWINGS	7-1	
	7.2 ERRATA	7-1 7-1	

# SAFETY FIRST-



# Protect yourself. Follow these precautions:

- Don't touch the outputs of the instrument or any exposed test wiring carrying the output signals. This instrument can generate hazardous voltages and currents.
- Don't bypass the power cord's ground lead with two-wire extension cords or plug adaptors.
- Don't disconnect the green and yellow safety-earth-ground wire that connects the ground lug of the power receptacle to the chassis ground terminal (marked with ).
- Don't hold your eyes extremely close to an rf output for a long time. The normally nonhazardous low-power rf energy generated by the instrument could possibly cause eye injury.
- Don't plug in the power cord until directed to by the installation instructions.
- Don't repair the instrument unless you are a qualified electronics technician and know how to work with hazardous voltages.
- Pay attention to the WARNING statements. They point out situations that can cause injury or death.
- Pay attention to the CAUTION statements. They point out situations that can cause equipment damage.



Model 191, 20 MHz Pulse/Function Generator

# SECTION GENERAL DESCRIPTION

# 1.1 THE MODEL 191

Wavetek Model 191, a 20 MHz Pulse/Function Generator, is a precision source of sine, triangle, square and pulse waveforms plus dc voltage. All waveforms are variable from 0.002 Hz to 20 MHz and can be externally modulated. Outputs can be continuous or can be triggered or gated by external signal or front panel switch. Variable width and delay, single or double pulses can be inverted or normal. Pulse and square wave fixed baseline selectable may be varied from fixed baseline to 15 Vp-p (7.5 Vp-p into  $50\Omega$ ). An internal burst generator gates main generator and operates in continuous, triggered and gated modes. Amplitude of the waveforms is variable from 30 Vp-p (15 Vp-p into  $50\Omega$ ) down to 1.5 mVp-p. DC reference of the waveform can be offset positively or negatively. Maximum 150 mA peak current can be continuously varied over an 80 dB range. A sync output provides a TTL level into  $50\Omega$ .

#### 1.2 SPECIFICATIONS

#### 1.2.1 Main Generator

#### **Waveforms**

Selectable sine  ${}^{\textstyle \wedge}$  , triangle  ${}^{\textstyle \wedge}$  , square  ${}^{\textstyle \square}$  , pulses, double pulses and dc.

#### **Symmetry**

With SYM on, waveforms may be varied to produce sawtooth  $\nearrow$  and variable duty cycle pulse  $\sqcap$  from 1:19 to 19:1.

# NOTE

SYMMETRY and VERNIER controls affect frequency calibration. Maximum possible asymmetry is a function of frequency setting.

When SYM control is used, indicated frequency is divided by approximately 10.

# **Operational Modes**

#### **Function**

Continuous: Generator oscillates continuously at selected frequency.

Triggered: Generator is quiescent until triggered by external signal or manual trigger, then generates one cycle at selected frequency.

Gated: As triggered mode, except generator oscillates for the duration of gate signal plus time to complete the last cycle.

#### Burst

Internal burst generator gates main generator and operates in continuous, triggered and gated modes.

Burst Rate: 1 Hz to 5 MHz in 7 ranges.

Burst Width: 20 ns to 100 ms in 7 ranges.

#### Frequency Range

0.002 Hz to 20 MHz in 9 overlapping decade ranges with approximately 1% of full scale vernier.

#### **Function Output**

# DC Output and DC Offset

Selectable thru function output BNC. Controlled by front panel control with separate on-off switch. Adjustable between  $\pm$  15 Vdc ( $\pm$  7.5 Vdc into 50 $\Omega$ ) with signal peak plus offset limit to  $\pm$  15 Vdc ( $\pm$  7.5 Vdc into 50 $\Omega$ ). DC offset and output waveform attenuated proportionately by 0 to 70 dB output attenuator.

# Sync Output

A TTL level square wave synchronized to the main generator. Duty cycle varies with symmetry control.  $50\Omega$  source impedance.

### Pulse/Square Output

A TTL level pulse or square wave whose transitions are simultaneous with function output (square and pulse only).  $50\Omega$  source impedance

# VCG—Voltage Controlled Generator

Up to 1000:1 frequency change with external 0 to ±5V signal. Upper frequency limited to maximum of selected range.

Slew Rate: 2% of range per  $\mu$ s.

Linearity:  $\pm 0.5\%$  thru  $\times 100K$  range.  $\pm 5\%$  on

 $\times$ 1M and  $\times$ 10M range.

Impedance:  $10 \text{ k}\Omega$ .

#### Trigger (and Gate) Input

Input Range: 1 Vp-p to ± 10V.

Trigger Level Adj: -5V to +5V.

Impedance: 1.5 kΩ shunted by 1.5 pF.

Pulse Width: 25 ns minimum.

Repetition Rate: Input Max Rep Rate

± 1V 1 MHz ± 2.5V 10 MHz

#### 1.2.2 Pulse Generator

#### **Pulse Modes**

Normal Pulse: Adjustable width pulse in phase with pulse sync output. Repetition rate is set by frequency of main generator.

Pulse Delay: Pulse delayed with respect to pulse sync output. Pulse delay and pulse width adjustable.

Double Pulse: Two pulses for every period. Time between pulses and pulse width adjustable.

Sync Delay: Pulse sync output delayed with respect to pulse output. Delay is adjustable.

#### NOTE

The preceding Pulse Modes operate as defined when the Function Mode is Continuous, Triggered or Gated. However, Pulse Modes are not applicable in Burst Mode.

#### **Pulse Period Range**

50 ns to 500 sec in 9 decade ranges.

#### **Pulse Width**

20 ns to 100 ms in 7 ranges.

# Pulse or Sync Delay

0 ns to 100 ms in 7 ranges.

# **Duty Cycle**

Up to: 75% for pulse widths > 100 ns; 50% for pulse widths of 20 to 100 ns.

# Pulse/Burst Sync Output

A TTL level pulse when terminated with  $50\Omega$ . Reference for pulses and bursts at function output BNC and TTL pulse BNC.

In pulse function mode (normal pulse) and burst mode, sync output is coincident with leading edge of pulse/burst output and has width of 20 to 60% of maximum selected pulse/burst width, except on the 20 to 100 ns range which will have a sync pulse width between 10 and 30 ns.

#### NOTE

Also see Pulse Modes.

# 1.2.3 Frequency Precision

### **Dial Accuracy**

 $\pm$  3% of full scale from  $\times$  0.1 Hz to  $\times$  1 MHz.

 $\pm$ 5% of full scale on  $\times$  10M range.

# 1.2.4 Amplitude Precision

### **Amplitude Change with Frequency**

Sine variation with frequency:

< ±0.2 dB on all ranges thru

 $\times$  100K.

 $< \pm 0.5$  dB on  $\times 1M$  range.

 $< \pm 1.0$  dB on  $\times 10$ M range.

# **Step Attenuator Accuracy**

±0.3 dB with 10, 20 and 40 dB.

 $\pm$  0.6 dB with 30, 50 and 60 dB.

±0.9 dB with 70 dB setting.

# 1.2.5 Waveform Characteristics

#### **Sine Distortion**

< 0.5% on  $\times 100$ ,  $\times 1K$  and  $\times 10K$ .

<1.0% on  $\times 0.1$  to  $\times 100$  ranges.

All harmonics 30 dB below fundamental on  $\times 100$ K,  $\times 1$ M range, and 25 dB below on  $\times 10$ M range.

# **Square Wave and Pulse**

Rise/Fall Time at Function Output BNC:

<15 ns (10% to 90%).

**Total Aberrations:** 

±5% of full amplitude.

# **Time Symmetry**

Square wave variation from 0.1 to 2 on dial:  $< \pm 1\%$  to 200 kHz.  $< \pm 10\%$  to 20 MHz.

# **Triangle Linearity**

>99% for 0.002 Hz to 200 kHz.

# 1.2.6 General

# Stability

Main generator amplitude, frequency and dc offset.

After 2 hour warm-up:

± 0.05% for 10 minutes.

± 0.25% for 24 hours.

# **Environmental**

Specifications apply at 25°C  $\pm$ 5°. Instrument operates 0°C to  $\pm$ 50°.

#### Dimensions

28.6 cm (11  $\frac{1}{4}$  in.) wide; 13.3 cm (5  $\frac{1}{4}$  in.) high; 28.6 cm (11  $\frac{1}{4}$  in.) deep.

# Weight

4.6 kg (10 lb) net; 6.4 kg (14 lb) shipping.

#### **Power**

100/120/220/240V (+5%, -10%), 48 Hz to 66 Hz,  $\leq$  95 VA.

# NOTE

All specifications apply from 0.1 to 2.0 on frequency dial, when FUNC OUT amplitude is maximum and  $50\Omega$  terminated, and with SYM control OFF.

# SECTION 2 INITIAL PREPARATION

# 2.1 MECHANICAL INSTALLATION

After unpacking the instrument, visually inspect all external parts for possible damage to connectors, surface areas, etc. If damage is discovered, file a claim with the carrier who transported the unit. The shipping container and packing material should be saved in case reshipment is required.

# 2.2 ELECTRICAL INSTALLATION

# 2.2.1 Power Connection

#### WARNING

To preclude injury or death due to shock, the third wire earth ground must be continuous to the facility power outlet. Before connecting to the facility power outlet, examine extension cords, autotransformers, etc., between the instrument and the facility power outlet for a continuous earth ground path. The earth ground path can be identified at the plug on the instrument power cord; of the three terminals, the earth ground terminal is the nonmatching shape, usually cylindrical.

# **CAUTION**

To prevent damage to the instrument, check for proper match of line and instrument voltage and proper fuse type and rating.

#### NOTE

Unless otherwise specified at the time of purchase, this instrument was shipped from the factory with the power transformer connected for operation on a 120 Vac line supply and with a  $^{3}/_{8}$  amp fuse.

Conversion to other input voltages requires a change in rear panel fuse holder voltage card position and fuse (figure 2-1) according to the following procedure.




Figure 2-1. Voltage Selector and Fuse

- Disconnect the power cord at the instrument, open fuse holder cover door and rotate fuse-pull to left to remove the fuse.
- Remove the small printed circuit board and select operating voltage by orienting the printed circuit board to position the desired voltage to the top left side. Push the board firmly into its module slot.
- Rotate the fuse-pull back into the normal position and insert the correct fuse into the fuse holder. Close the cover door.
- Connect the ac line cord to the mating connector at the rear of the unit and the power source.

Card Position	Input Vac	Fuse
100	90 to 105	<sup>3</sup> / <sub>4</sub> amp
120	108 to 126	<sup>3</sup> / <sub>4</sub> amp
220	198 to 231	<sup>3</sup> / <sub>8</sub> amp
240	216 to 252	<sup>3</sup> / <sub>8</sub> amp

# 2.2.2 Signal Connections

Use RG58U 50 $\Omega$  coaxial cables equipped with BNC connectors to distribute signals when connecting this instrument to associated equipment.

# 2.3 ELECTRICAL ACCEPTANCE CHECKOUT

This checkout procedure verifies the generator operation. If a malfunction is found, refer to the Warranty in the front of this manual. A dual trace, 150 MHz bandwidth oscilloscope with X 10 time base magnification, a  $50\Omega$  load, a coaxial tee and three  $50\Omega$  cables are required to perform this checkout.

Set up as in figure 2-2 and preset the generator front panel controls as follows. Perform the steps in table 2-1.

Control Dial	
FREQ MULT	1K
VERNIER/SYM	. FREQ CAL (cw)
SYM	Off(extended)
MODE	CONT (FUNC)
TRIG LEVEL	10 o'clock
FUNCTION	
DC OFFSET (On/Off)	. OFF(Extended)
DC OFFSET (Variable Control)	
OUTPUT ATTEN 40, 20, 10	All Extended
AMPLITUDE	MAX (cw)
PULSE DELAY (Range)	10 μs to 100 μs
PULSE DELAY (Vernier)	
PULSE (Pushbuttons)	NORM (Pressed)
PULSE WIDTH (Range)	10 μs to 100 μs
PULSE WIDTH (Vernier)	<b>cw</b>

	PUT
0:	SCILLOSCOPE
VERT, CH1: 5V/DIV CH2: 2V/DIV	HORIZ SWP: 0.5 ms/DIV TRIG MODE: DC, EXT
	FUNC TRIG CH1 CH2 500 TERMINATION Initial Checkout Setup

Table 2-1. Checkout Procedure

Step	Control	Position/Operation	Observation
1	Oscilloscope	Trig level and slope, both positive.	CH2: Square wave that begins on positive going edge. CH1: 15 Vp-p sine wave.
2	VERNIER/SYM	Rotate dial full cw, vernier full ccw. Then the opposite. Return dial to 1.0, vernier to CAL.	CH2: Square wave remains in sync for all dial positions. Range is greater than from 2 Hz to 2000 Hz (1000:1).
3	1	Rotate to all positions. Return to 1K position.	Frequency is 1 × each range position.
4	AMPLITUDE	Set to 6 Vp-p on scope.	CH1: Amplitude decreases to approximately 6 Vp-p.
5	DC OFFSET	Depress DC OFFSET switch, then rotate DC OFFSET Control CW. Release DC OFFSET to extended (off) position at completion of this step.	Full CCW gives negative offset. Clipping occurs when the offset plus waveform peak amplitude exceeds approximately $\pm 7.5 \text{V}$ into $50 \Omega$ . Initially the negative peak is clipped, but as the DC offset is rotated cw the clipping of the negative peak disappears and eventually the positive peak begins to clip.
6	AMPLITUDE	Rotate cw.	Waveform returns to 15 Vp-p.
7	OUTPUT ATTN 10, 20, 40	Depress buttons in various combinations. Then release all buttons.	Output level varies from 15 Vp-p (0 dB) to 4.7 mV (70 dB).
8	FUNCTION	Rotate ccw. Select DC $\sim$ , $\sim$ , $\square$ . Reset to $\sim$ .	Observe 0 Vdc level; $\wedge$ , $\wedge$ and $\square$ are 15 Vp-p. Note phase relationships; $\square$ in phase with $\wedge$ and $\wedge$ .

Table 2-1. Checkout Procedure (Cont)

Step	Control	Position/Operation	Observation
9	SYM, VERNIER/SYM.	Depress SYM switch and rotate VERNIER/SYM control ccw. Extend SYM, return VERNIER/SYM to CAL.	Frequency decreases to approximately 100 Hz. CCW of the 12 o'clock position gives 1:19; CW gives 19:1 (a skewed sinewave and variable duty cycle pulses can be observed for $\wedge$ and $\square$ .)
10	MODE and FUNCTION	Select GATE. Select $ $	A dc level near zero volts (except \( \triangle \) function quiescent level is at negative peak value).
11	MANUAL TRIGGER	Press, hold and release. Return to FUNC CONT.	A burst of $ \sim $ for the period the MAN TRIG is depressed.

Set MODE to CONT (FUNC). (All other controls will be as for initial setup.) Setup oscilloscope and Model 191 as shown in figure 2-3. Display both channels.




Figure 2-3. Pulse Checkout Setup

12	FUNCTION	PULSE	Pulse
13	AMPLITUDE	Vary, then return cw.	Upper and lower levels vary from 0.5V to 15 Vp-p.
14	PULSE/SQUARE OUTPUT	Depress INV, then release INV.	180° phase inversion of pulse relative to PULSE SYNC OUT.
15		Depress	Positive offset pulse +7.5V.
16	AMPLITUDE	Vary, then return to full cw.	Upper level varies, lower level remains fixed. Full variation from 0.5V to +7.5 Vp-p.
17	PULSE/SQUARE OUTPUT	Depress n.	Negative offset pulse - 7.5 Vp-p.
18	AMPLITUDE	Vary, then return to full cw. Return to 11.	Low level varies, upper level remains fixed. Full variation from 0.5V to -7.5 Vp-p.

The next 2 steps demonstrate maximum and minimum pulse width range.

Table 2-1. Checkout Procedure (Cont)

Step	Control	Position/Operation	Observation
19	Dial FREQ MULT PULSE WIDTH Scope	2.0 1 10 ms - 100 ms. 20 ms/div. Rotate ccw, cw.	Minimum PULSE WIDTH at ccw; maximum PULSE WIDTH at cw.
20	Dial FREQ MULT PULSE WIDTH Scope PULSE WIDTH VERNIER	0.05 µs/div. Rotate ccw, cw.	Minimum PULSE WIDTH at ccw; maximum PULSE WIDTH at cw.
	The next s	ı steps demonstrate maximum an	d minimum pulse delay range.
21	PULSE PULSE DELAY Scope PULSE DELAY VERNIER	Depress PULSE DLY. 0 ns - 100 ns. 0.05 µs/div. Rotate ccw, cw.	Minimum PULSE DELAY from PULSE SYNC at ccw; maximum PULSE DELAY from PULSE SYNC at cw.
22	Dial FREQ MULT PULSE WIDTH PULSE DELAY Scope PULSE DELAY VERNIER	10 ms - 100 ms. 10 ms - 100 ms.	Minimum PULSE DELAY from PULSE SYNC at ccw; maximum PULSE DELAY from PULSE SYNC at cw.
		The next step demonst	rates double pulse.
23	Dial FREQ MULT PULSE PULSE WIDTH PULSE DELAY Scope PULSE WIDTH VERNIER PULSE DELAY VERNIER	10 μs - 100 μs 0.05 ms/div ccw	Double Pulse — maximum delay of second pulse from first pulse at cw. Second pulse merges with first pulse at ccw.

Table 2-1. Checkout Procedure (Continued)

Step	Control	Position/Operation	Observation		
24	PULSE Scope PULSE DELAY VERNIER	Depress SYNC DLY Trigger: INT CHANNEL 1 (FUNC OUT). Then return to EXT. Rotate ccw, cw.	Minimum SYNC DELAY from PULSE at ccw. Maximum SYNC DELAY from PULSE at cw.		
	VERWEIT	The next step demonstrates			
		THE HOME GUEP CONTROL			
25	MODE	BURST CONT			
	FUNCTION	$\frac{1}{2}$			
	Dial	2.0			
	FREQ MULT	10K			
	BURST RATE	100 - 1K 12 o'clock.			
	BURST RATE VERNIER	12 0 Clock.			
	BURST WIDTH	100 μs - 1 ms.			
	Scope	0.5 ms/div.			
	BURST WIDTH VERNIER	Rotate cw, ccw.	Number of cycles in burst increases (cw) and decreases (ccw).		

Set up trigger source as shown in figure 2-4. Set trigger source for 200 Hz triangle 10 Vp-p signal. Set scope for one cycle of triggering waveform; display both channels. Setup Model 191 controls for initial setup except set MODE to FUNC GATE.

26	TRIG LEVEL	Rotate throughout its range. Return to 10 o'clock.	The number of waveform cycles in each gated "burst" varies with the trigger level. Notice relationships between Channels 1 and 2 waveforms as the TRIGGER LEVEL is rotated.
27	MODE	Select FUNC TRIG	A single triggered $ \sim $ recurring at the 200 Hz trigger rate.
28	Dial FREQ MULT MODE BURST RATE BURST RATE VERNIER BURST WIDTH BURST WIDTH VERNIER MODE	2.0 1M BURST GATED 1K - 10K 12 o'clock 100 µs - 1 ms 12 o'clock BURST TRIG	CW reduces number of bursts per gate. CCW increases number of bursts per gate.  A single triggered burst at 200 Hz trigger rate.




Figure 2-4. Trigger Checkout Setup

# SECTION 3

# 3.1 CONTROLS AND CONNECTORS

The generator front panel controls and connectors are shown in figure 3-1 and keyed to the following descriptions.

- Frequency Dial Settings under the dial index mark summed with VCG IN 19 and multiplied by FREQ MULT 17 determine the output signal frequency.
- 2 PULSE DELAY/BURST RATE Selector Outer coax knob selects one of seven ranges. An inner coax knob, VERNIER, controls the delay or rate within each range.

In pulse function, these controls set the delay of the pulse at FUNC OUT 10 and PULSE/SQUARE OUT 12 (PULSE DLY 4 depressed), or the delay of the pulse at PULSE SYNC OUT 16 relative to FUNCTION OUT 10 and PULSE/SQUARE OUT 12 (SYNC DLY 4 depressed). Pulse delay and sync delay are variable between 0ns to 100 ms.

In burst modes, the BURST RATE and VERNIER controls set the burst repetition rate. Repetition varies between 1 Hz and 5 MHz.

3 SYM Pushbutton — When depressed, allows the waveform symmetry to be varied from 19:1 to 1:19 by the VERNIER/SYM control 17; (as a result the generator frequency is divided by 10).




Figure 3-1. Controls and Connectors

When extended, the switch allows the generator to produce normal (50% duty cycle) waveforms.

4 PULSE Pushbuttons — Four mutually exclusive switches that select either normal pulse, pulse delay, double pulse or sync delay when FUNCTION switch 13 is set to PULSE.

NORM — Selects a pulse at FUNC OUT 10 and PULSE/SQUARE OUT 12 in phase with PULSE SYNC OUT 16. PULSE WIDTH 6 controls the width or the normal pulse, and the frequency dial 1 and FREQ MULT 17 set the pulse repetition rate.

PULSE DLY — Selects a pulse that is delayed relative to PULSE SYNC OUT 16. PULSE DELAY 2 controls the delay of the pulse, the frequency dial 1 and FREQ MULT 17 control pulse repetition rate, and PULSE WIDTH 6 sets the width of each pulse.

DBL PULSE — Selects two pulses for each pulse period. In double pulse, PULSE DELAY 2 sets the start of the second pulse relative to the first. The frequency dial 1 and FREQ MULT 17 control the repetition rate for each pulse pair. PULSE WIDTH 6 controls pulse width of both pulses.

SYNC DLY — Selects a variable delay sync pulse at the PULSE SYNC OUT 16 relative to FUNC OUT 10 and PULSE/SQUARE OUT 12. PULSE DELAY 2 controls the delay of the pulse sync. Frequency dial 1 and FREQ MULT 17 set repetition rate of the pulse.

- MAN TRIG Pushbutton Triggers or gates the output signals when generator mode is TRIG or GATED 15. In function trigger mode, one waveform cycle is output when the button is pushed; in burst trigger mode, one burst. In function gated mode, waveform cycles are continuously output as long as the button is held in; in burst gated mode, burst are continuously output.
- 6 PULSE WIDTH/BURST WIDTH Outer coax knob selects one of seven decade ranges. An inner coax knob, VERNIER, controls the width within each range. In pulse function PULSE WIDTH sets the width of the pulse at FUNC OUT 10 and PULSE/SQUARE OUT 12.

In burst modes, BURST WIDTH sets the burst duration at FUNC OUT 10 and, in 1/2 function only, at PULSE/SQUARE OUT 12.

- 7 PULSE/SQUARE OUTPUT Selects the pulse amplitude symmetry relative to the baseline (ref: figure 3-2). With DC OFFSET 11 off, the baseline is 0 volts. With DC OFFSET on, the baseline is varied by the DC OFFSET control 13.
  - A selects a pulse that maintains amplitude symmetry about its centerline. AMPLITUDE **9** adjust the peak-to-peak level of the pulse.
  - selects the positive pulse. AMPLITUDE **9** adjust the positive peak while the negative peak remains a fixed baseline.
  - selects the negative pulse. AMPLITUDE control **9** adjusts the negative peak while the positive peak remains a fixed baseline.

INV pushbutton — selects normal or inverted pulse output. An inverted pulse is a reversal of the active and inactive levels of the pulse. The net result for a square pulse inversion would be a 180° phase shift with respect to the PULSE SYNC OUT 16.

- 8 OUTPUT ATTEN Pushbuttons Select the attenuation range of the FUNC OUT 10 signal. The AMPLITUDE control 9 allows continuous waveform level variations within each attenuator range. Each of the three buttons may be used individually for 40, 20 or 10 dB steps of attenuation, or pressed in combinations for up to 70 dB of attenuation. The attenuator attenuates both the waveform and dc offset.
- 9 AMPLITUDE Control Continuously varies the waveform amplitude within each OUTPUT ATTEN 8 range. CCW rotation reduces waveform amplitudes at FUNC OUT 10 by greater than 10 dB. DC and dc offset voltages are not affected by this control.
- **10** FUNC OUT Connector This BNC is the waveform (or dc) output of the generator. Maximum output is 30 Vp-p (15 Vp-p into  $50\Omega$ ). Source impedance is  $50\Omega$ .
- 11 DC OFFSET Pushbutton Depressed button activates the dc offset (ref: 13). Extended button ensures zero dc offset.





Figure 3-2. PULSE/SQUARE OUTPUT Amplitude/Offset Relationship

- 12 PULSE/SQUARE OUT Connector BNC output is a TTL level into  $50\Omega$ . Output is simultaneous and exclusive with FUNC OUT 10 square wave or pulse output. Source impedance is  $50\Omega$ .
- **13 FUNCTION Selector** Outer coaxial knob selects one of four waveforms (sine, triangle, square, pulse) or dc.

DC OFFSET Control — Inner coaxial knob offsets the FUNC OUT 10 output waveform vertically from its normal position and when FUNCTION (outer coaxial knob 13) is in the DC position, controls polarity and voltage of dc output. DC output range is  $0 \pm 10 \, \text{Vdc} \, (\pm 5 \, \text{Vdc} \, \text{into} \, 50\Omega)$ . DC OFFSET switch 11 must be depressed to enable this DC OFFSET Control. Extending the DC OFFSET switch ensures zero volt offset. DC offset and waveform are attenuated by the OUTPUT ATTEN control 8 but dc offset is not attenuated by the AMPLITUDE control 9. Waveform peak voltage plus dc offset is limited to  $\pm 15 \, \text{Vdc} \, (\pm 7.5 \, \text{Vdc} \, \text{into} \, 50\Omega)$ . See figure 3-3.



- 14 SYNC OUT Connector The sync signal from this BNC is a TTL level into 50Ω synchronous with FUNC OUT 10 signal. Duty cycle varies with waveform symmetry. Source impedance is 50Ω.
- MODE Control This outer coax knob selects one of the six operating modes. Three of the modes are burst generator modes (switch detents are solid black) and three are function generator modes (switch detents are white). Figure 3-8 illustrates the output in each of these modes.

#### **FUNC Modes**

CONT — Continuous output at FUNC OUT 10 and SYNC OUT 14 connectors.

TRIG — A dc level output at FUNC OUT 10 until the generator is triggered by the MAN TRIG 5 or with a signal at the TRIG IN connector 18. When triggered the generator output is one cycle of waveform followed by a dc level.

GATED — As for TRIG except the output is continuous for the duration of the manual or external trigger signal. The last waveform cycle started is always completed.


#### **BURST Modes**

CONT — Continuous burst is a series of bursts from FUNC OUT 10 at a continuous repetition rate. BURST RATE 2 sets the repetition rate of each burst. Frequency dial 1 and FREQ MULT 17 determine the frequency of waveform cycles in each burst. BURST WIDTH 6 sets the number of cycles within each burst.

TRIG — A trigger (manual 5 or external 18) initiates a burst of cycles from FUNC OUT 10. The trigger rate determines the burst repetition rate. Frequency dial 1 and FREQ MULT 17 determine the frequency of waveform cycles in each burst. BURST WIDTH 6 sets the number of cycles within each burst.

GATED — When triggered (external 18 or manual 5), FUNC OUT 10 produces a series of bursts for the active period of the trigger signal. Frequency dial 1 and FREQ MULT 17 sets the frequency of the cycles in the burst. BURST RATE 2 controls the repetition rate between bursts and BURST WIDTH 6 sets the number of cycles within each burst.

TRIG LEVEL Control — This inner coax knob is a continuously variable adjustment of the trigger circuitry firing point. When full ccw, a positive going signal at approximately +5V is required for triggering (see figure 3-4). In the full cw position, a positive going signal at approximately –5V or more positive voltage is required for triggering. In the GATED modes, the generator will run continuously when the control is cw of 12 o'clock.



Trigger signal must be a positive going signal exceeding the TRIGGER LEVEL setting.

Figure 3-4. Minimum Trigger Signal

PULSE SYNC OUT Connector — With normal pulse function or burst mode selected, this BNC output supplies a TTL level pulse that is coincident with the leading edge of the pulse or burst at FUNC OUT 10.Sync pulse with is 20 to 60% of minimum selected pulse/burst width except on the 20 ns to 100 ns range, which will have a sync pulse width between 10 and 30 ns. Source impedance is 50Ω.

In sync delay (ref: 4), PULSE DELAY 2 controls the delay of PULSE SYNC OUT relative to FUNC OUT 10 and PULSE/SQUARE OUT 12.

#### NOTE

PULSE SYNC OUT is the correct sync signal for the pulse waveform and the burst mode.

17 FREQ MULT Control — Outer coax knob selects one of nine frequency multipliers for dial 1 setting.

VERNIER/SYM Control — When the SYM switch 3 is off (extended) this inner coax knob is a fine adjustment of the frequency dial 1 setting. CCW rotation decreases the frequency by approximately 1%. When in cw position (FREQ CAL), the settings on the dial will be accurate. When SYM switch is on (depressed) this control

varies the symmetry of the waveforms (normally 50% duty cycle). Symmetry range is 19:1 to 1:19 (half cycle to half cycle ratio). When SYM is used, the main generator frequency is divided by 10. Extending SYM switch ensures 1:1 (50%) symmetry. See figure 3-5.




Figure 3-5. Effect of Symmetry Control

- 18 TRIG IN Connector BNC receives the external trigger and gate signals. These signals are applied to the trigger and gate circuit when the MODE switch 15 is in the TRIG or GATED positions. Refer to Section 1 Trigger (and Gate) Input specifications, for trigger signal requirements. The TRIG LEVEL control 15 selectively accepts trigger and gate signals for the trigger and gate circuits.
- VCG IN Connector BNC accepts ac or do voltages to proportionately control frequency within the range determined by the FREQ MULT 17. Positive voltages increase the frequency set by the dial 1; negative voltages decrease the frequency. The VCG IN will not drive the generator frequency beyond the normal limits of a range. Input impedance is 10 kΩ.
- 20 POWER Pushbutton Depressed is power on, extended is power off.

#### 3.2 OPERATION

Perform the initial checkout in Section 2 for the feel of the instrument. Any questions concerning individual controls and connectors may be answered in paragraph 3.1.

# 3.2.1 Signal Termination

Proper signal termination, or loading, of the generator connectors is necessary for its specified operation. For example, the proper termination of the  $50\Omega$  OUT connector is shown in figure 3-6. Placing the 50 ohm terminator, or 50 ohm resistance, in parallel with a higher impedance, matches the receiving instrument input impedance to the coax characteristic and generator output impedance, thereby minimizing signal reflection or power loss on the line due to impedance mismatch.

The input and output impedances of the generator connectors are listed below.

Connector	Impedance
FUNC OUT SYNC OUT (TTL) PULSE/SQUARE OUT (TTL) PULSE SYNC OUT (TTL) TRIG IN VCG IN	50Ω 50Ω 50Ω 1.5kΩ




Figure 3-6. Signal Termination

# 3.2.2 Manual Function Generator Operation

The following steps demonstrate manual control of the function generator. (Bold numbers are keys to figure 3-1.)

Step	Control/Conne	ctor	Setting
1	FUNC OUT	10	Connect circuit to output (refer to paragraph 3.2.1).

2	MODE	15	Select CONT (FUNC).
3	SYM	3	Extended.
4	FREQ MULT	17	Set to desired range of frequency.
5	Frequency Dial	1	Set to desired frequency within the range.
6	FUNCTION	13	Set to desired waveform.
7	DC OFFSET 11	, 13	Set as desired. Limit offset to prevent waveform clipping (see figure 3-3).
8	OUTPUT ATTEN	8	Select for desired attenuator range.
q	AMPLITUDE	9	Select for desired

#### **Voltage Controlled Function Generator** 3.2.3 Operation

waveform amplitude.


Operation as a voltage controlled function generator (VCG) is as for a manually controlled function generator, only the frequency within particular ranges is additionally controlled by an external voltage (  $\pm 5V$ excursions) injected at the VCG IN connector. Perform the steps given in paragraph 3.2.2, only set the frequency dial to determine a reference from which the frequency is to be voltage controlled.

- For frequency control with positive dc inputs at 1. VCG IN, set the dial for a lower frequency limit.
- For frequency control with negative dc inputs at 2. VCG IN, set the dial for an upper frequency limit.
- For modulation with an ac input at VCG IN, set the dial at the desired center frequency. Do not exceed the maximum dial range of the selected frequency range.

Figure 3-7 is a nomograph with examples of dial and voltage effects. Example 1 shows that with 0V VCG input, frequency is determined by the main dial setting, 1.0 in this example. Example 2 shows that with a positive VCG input, output frequency is increased. Example 3 shows that with a negative VCG input, output frequency is decreased. (Note that the Output Frequency Factor column value must be multiplied by a frequency range multiplier to give the actual output frequency.)

#### NOTE

Nonlinear operation may result when the VCG input voltage is excessive; that is. when the attempted generator frequency exceeds the range limits. The upper limit is 2 times the multiplier setting, and the lower limit is 1/1000th of the upper limit.



\*Must be multiplied by FREQ MULT switch setting

Figure 3-7. VCG Voltage-to-Frequency Nomograph

The up to 1000:1 VCG sweep of the generator frequencies available in each range results from a 5V excursion at the VCG IN connector. With the frequency dial set to 2.0, excursions between -5V and 0V at VCG IN provide the up to 1000:1 sweep within the set frequency range.

#### 3.2.4 Waveforms

See figure 3-8 for definition of controllable waveform characteristics.

# 3.2.5 Pulse Generator Operation

Operation as a pulse generator is similar to the manual and VCG controlled generator except a single pulse, double pulse or square wave may be selected.


The following steps describe the pulse operation setup.

Step	Control/Connector	Setting
1	MODE 15	CONT (FUNC)
2	Frequency dial 1	Select pulse repetition rate.
3	FREQUENCY 17 MULTIPLIER	Select pulse repetition rate.
4	FUNCTION 13	Select PULSE.
5	PULSE/SQUARE 12 OUTPUT	Select desired pulse format.
6	PULSE 4	Select desired pulse mode.
7	PULSE WIDTH 6	Select desired pulse width range and approximate portion of range.
8	PULSE DELAY 2	Select desired pulse delay range and ap- proximate portion of range. (Applicable only if PULSE DLY was selected in step 6.)
9	DC OFFSET 11, 13	Set as desired. Limit pulse amplitude as necessary to prevent clipping (see figure 3-2).
10	AMPLITUDE 8,	9 Select desired amplitude.

# 3.2.6 Burst Generator Operation

In burst mode, the burst generator initiates a gate pulse, controlled by BURST RATE and BURST WIDTH, that gates the main generator. The main generator controls parameters of the signal being burst; i.e., frequency, function and amplitude. Refer to figure 3-8 for burst characteristics.

Set the main generator controls as for manual function generator operation (paragraph 3.2.2) and verify that the output signal is correct (other than not being in a "burst" mode). Then, set the burst controls as follows. (Bold numbers are keys to figure 3-1.)








Figure 3-8. Waveform Characteristics






Figure 3-8. Waveform Characteristics (Cont)

#### MODE: BURST, GATED



#### MODE: BURST, TRIG



# MODE: BURST, CONT




Figure 3-8. Waveform Characteristics (Cont)

# SECTION SECTION

# 4.1 INTRODUCTION

This section describes the functions of the major circuits elements and their relationships to one another as shown in figures 4-1 and 4-2. First, the function generator portion is described, then the pulse circuit and, last, detailed circuit descriptions are given.

# 4.2 FUNCTION GENERATOR BLOCK DIAGRAM ANALYSIS

As shown in figure 4-1, the VCG (Voltage Controlled Generator) sums the voltage inputs from the frequency dial, VCG IN, and frequency vernier to provide a voltage control signal for the positive and negative current sources. The positive and negative current sources generate precision currents, linearly related to the output of the VCG summing amplifier, which pass through the current switch to the timing capacitors. Additional linear currents are generated for loop dc delay compensation and the trigger baseline compensation.

The current switch, controlled by the hysteresis output, causes either the positive current source or the negative current source to charge the timing capacitor selected by the frequency multiplier. When the positive current source is switched in, the charge on the timing capacitor will rise linearly producing the positive-going triangle slope. Likewise the negative current source produces the negative going triangle slope.

The triangle buffer amplifier is a unity gain amplifier whose output is fed to the hysteresis switch, sine converter and output circuits. The hysteresis switch operates as a "window" comparator with limit points set to the triangle peaks. When the positive going ramp reaches + 1.0V, the hysteresis switch toggles to a low state causing the current switch to connect the negative current source. This causes the timing capacitor voltage to linearly ramp to -1.0V as the timing capacitor voltage reaches -1.0V, the hysteresis switch toggles to a high state, switching in the positive current source. The generator loop continues to oscillate producing simultaneous triangle and square waves, at a frequency determined by the frequency multiplier and the magnitude of the timing

current controlled by the sum of the dial setting, the VCG input, and the vernier.

Depressing the SYM button produces an unsymmetrical waveform and a division of the frequency by a factory of 10. The VERNIER/SYM control creates an imbalance in the current sources and therefore an imbalance in the waveform symmetry up to a ratio of 19:1. The result is variable duty cycle pulse, variable askewed sine wave and variable "sawtooth" triangle waves.

The dc loop delay compensation circuit is used on the two highest frequency ranges to compensate for loop delay. This circuit causes the hysteresis switch trip points to switch earlier in the cycle, and prevents the timing capacitors from charging beyond  $\pm 1.0$ V. The switch points are adjusted in proportion to the charging current, thus ensuring a constant amplitude as frequency is varied.

The capacitance multiplier is an active circuit which simulates capacitors up to 10,000 times larger than the timing capacitor, thus allowing very long charging times using physically small capacitors. This circuit is used in the four lowest frequency ranges.

The sine converter accepts a  $\pm$  1.0 volt triangle signal from the triangle buffer and converts it to a sine wave current. The output is fed via the function switch to the preamplifier.

The trigger circuit allows precise single or multiple (gated) cycles at the output in response to external trigger signals or manual trigger operation. The trigger circuit operates by holding the timing capacitor at 0 volts, via the loop stop signal, on the positive going triangle ramp, until a trigger signal occurs. In the TRIG mode a single cycle is produced for each trigger signal above the variable trigger level threshold. In the GATED mode continuous cycles are generated for the time period at which the external signal is above the trigger level threshold plus the time for completion of the last partial cycle. The RUN signal causes the SYNC output to stay in the low state when the generator is quiescent. The TRGRST signal resets the trigger circuit and generator to the quiescent state on every generator cycle to arm it for the next trigger input. The trigger baseline compensation circuit holds the generator output at zero volts (within specified limits) during the quiescent intervals at any position (value) of the frequency dial, FREQ MULT, VCG IN, or VERNIER.

The sync circuit accepts the square wave signal from the hysteresis switch and converts it to a true  $50\Omega$  TTL level output. In square wave function the sync is in phase with the output, but in triangle or sine functions, a zero crossing detector causes the sync output to be in phase with the zero crossing of the output waveform.

When square is selected by the function switch, the square shaper accepts the signal from the hysteresis switch and converts it to a clean, fast square wave current to drive the preamplifier. The function switch also sends a signal to the sync circuit, causing the sync output to be in phase with the positive going edge of the output squarewave. In sine, triangle or DC functions, the square shaper input and output are disabled so as not to interfere with the selected waveform.

The preamplifier is fed from both the function switch and the square shaper. The voltage output drives the output amplifier via the amplitude control.

The output amplifier accepts signals from the preamplifier by way of the amplitude control and drives the output attenuator. DC offset is achieved by offsetting the output amplifier.

The output attenuator, fed directly from the output amplifier, provides up to 70 dB of attenuation to the selected waveform or DC offset. This signal is connected directly to the FUNC OUT BNC.

# 4.3 PULSE BLOCK DIAGRAM ANALYSIS

Refer to figure 4-2. All signals found on the pulse board originate from the hysteresis switch, trigger circuit, and zero crossing detector, all on the main board. In addition, when the unit is in one of the three BURST modes, the delay one shot acts as an auxiliary generator which can be triggered and gated from the front panel TRIG controls and TRIG IN connector. The signals return to the square shaper and trigger baseline circuits on the main board, and terminate at the PULSE/SQUARE OUT and PULSE SYNC OUT front panel connectors.

In the  $\ \Box$  function, the hysteresis switch output (HYS OUT) is sent directly to the PULSE/SQUARE OUT connector by way of the ECL-to-50 $\Omega$  converter. This signal also passes through a normal/invert circuit before being sent to the main board square shaper, where it can be modified to a positive pulse, negative pulse, or

provide an output balanced about ground, depending on which PULSE/SQUARE OUTPUT button is depressed. In PULSE function, the output of the width one shot ( $\overline{WOS}$ ) is substituted for the  $\ \Box$  function.

With the MODE switch in one of the three FUNC positions, the output of the trigger circuit is sent directly to the trigger baseline compensation circuit.

Three signal lines labeled T, DLY, and TD are used to drive the width, delay and sync one shot. T originates from either the trigger or zero crossing detector circuits on the main board. With the FUNCTION switch set to PULSE/BURST and the MODE switch set to CONT FUNC or GATE FUNC, T is driven by the zero crossing detector, but when the MODE switch is set to TRIG FUNC or one of the three BURST modes, T is driven by the trigger circuit. TD is a delayed T signal and originates from the trigger delay circuit. DLY is the one shot output of the delay one shot. The one shot trigger steering logic circuit connects T, DLY, and TD to the three one shot circuits depending on which PULSE button is depressed. Refer to the one shot trigger steering logic of figure 4-2 and use PULSE DLY as an example: DLY is connected to the width one shot, T is connected to the delay one shot, and TD is connected to the sync one shot.

In the CONT BURST or GATED BURST modes, DLY is also sent to the width and sync one shots. The sync one shot output (SOS) is sent to the ECL-to-50 $\Omega$  converter which drives the PULSE SYNC OUT connector.

In BURST mode, the width one shot output (WOS) is sent to the main board trigger baseline circuit.

The PULSE DELAY/BURST RATE selector controls the delay one shot and the PULSE WIDTH/BURST WIDTH selector controls the width one shot, along with their respective verniers.

# 4.4 DETAILED CIRCUIT DESCRIPTIONS

# 4.4.1 Current Sources

Refer to the Generator Board Schematic sheet 4. The VCG IN (J7) and FREQ VERNIER (R88) are summed with the dial potentiometer (R56) at the summing node, U14 pin 6 of the VCG amplifier. Full scale on the dial causes a -5 volt control signal at the dial buffer output U14 pin 7. Rotating the dial to minimum, plus turning the FREQ VERNIER ccw produces -5 mV at U14 pin 7. The output of the buffer drives both the GCV buffer and current sources. The GCV output at U14 pin 1 is +5.0 volts at full scale.

The current source from U14 pin 7 is present at U13 pin 1. The output of U13 at pin 12 is fed through level




Figure 4-1. Function Generator Functional Block Diagram




Figure 4-2. Pulse Block Diagram

shifting transistor Q14 to U8 pin 6. The collector current at pin 7 flows from ground through R81 and R80. As the voltage at U14 pin 7 varies, amplifier U13 and transistor Q14 adjust the base drive of U8 pin 6, and hence the collector current, until the voltage at U13 pin 2 equals the voltage at U13 pin 1. Because U8 is an array of matched transistors with the bases connected together, and all emitter resistors are equal with VERNIER selected, all collector currents are also equal.

The positive current source is controlled by a current control signal at U8 pin 1, which is held at 0 volts by the servo action of U13 pins 6, 7 and 10, level shifting transistor Q15 and U7 pins 6 and 7. The current "I" in R84 must flow through R93, and because these resistors are both  $1k\Omega$ , an equal but opposite base control voltage is present on U7 pin 6 compared to U8 pin 6. Because the transitors in U7 are matched and their bases are at the same point, a positive current "I" flows in R97 and hence the positive current source. A small amount of adjustable balance is provided by R95 and R94 to enable the positive and negative currents to be set for correct symmetry.

On the 1M and 10M ranges, the timing current is increased by approximately 25%, allowing the use of larger timing capacitors and hence, minimizing the effect of any stray capacitance. On the higher ranges, the parallel resistance across R83 (at ISCAL) is greater than the resistance on the lower ranges. This would decrease the current through U8 pin 8 were it not for the servo loop action of U13 pin 12, Q14 and U8 pins 6, 7 and 8. For any VCG setting at U14 pin 7 and U13 pin 1, no matter which range is selected, this servo loop maintains the voltage at U13 pin 2 equal to pin 1. Because the voltage at U13 pin 2 remains constant from range to range, the voltage across, and therefore the current through R80 and R81 also remains constant. This current also flows through U8 pins 7 and 8. To enable this current to remain constant, the servo loop drives the base voltage at U8 pin 6 in a positive direction. Because all of the bases in U8 are at the same point, the current relative to the lower ranges increases in R84 through R87 and also in the collectors of U8 pins 1, 14, 2, and 9.

Variable symmetry is controlled by R88 which doubles as the frequency vernier. With VERNIER selected, R88 functions as a frequency vernier with one end of the control connected to ground and the other connected to the -15 volt supply. The wiper supplies current to the summing node U14 pin 6. Additionally, one end of  $1k\Omega$  resistors R84 through R87 are all connected to the -15 volt supply. For any given dial setting, the current through each of the four resistors is

"I". With SYM selected, R88 functions as a variable symmetry vernier with the wiper connected to the - 15 volt supply. One end of this vernier supplies current to R84 and R85, while the other end supplies current to R86 and R87. With the vernier centered, each leg is approximately  $5000\Omega$  and reduces the current through each of these 4 resistors to 1/10 I, dividing the generator frequency by 10. As the symmetry control is varied, resistors for the positive and negative current sources are changed in ratio, hence the current sources are unbalanced and the timing for the positive waveform, resulting in variable symmetry.

Loop delay dc compensation currents (+ ICMP and - ICMP), are supplied by Q16 and U8 pin 9 and track the timing currents.

A current (ITRGBL), is supplied by U8 pin 14 to the trig baseline circuit to compensate for variations in freq dial settings when the generator is in a quiescent trigger or gated mode.

# 4.4.2 Current Switch

Refer to sheet 3. The current switch is driven by the square wave signal (ISWCTRL) from the hysteresis switch. Level shifting transistor Q10 provides a control signal for the diode bridge CR8, CR9, CR30 and CR31. When the control signal is +1.8 volts, CR30 is reversed biased, allowing CR8 to conduct current from the positive current source to the timing capacitor selected by SW9-D. This produces a positive going ramp. CR31 is also turned on, which reverse biases CR9 and prevents current sinking from the timing capacitor to the negative current source. When the control signal is -1.8 volts, both CR30 and CR9 are forward biased, while CR31 and CR8 are reversed biased. At this time, current from the negative current source sinks from the timing capacitor, producing a negative going ramp.

# 4.4.3 Triangle Buffer Amplifier

Refer again to sheet 3 of the schematic. The signal on the selected timing capacitor is present at both the gate of Q11, and at U9 pin 2. These devices provide a very high input impedance for the signal to avoid leakage which would otherwise cause poor triangle linearity. The output current of Q11 controls the base drive to emitter follower Q13 and hence the output voltage on the emitter. This voltage is sensed at U9 pin 3, causing U9 to adjust the base voltage of Q12 until the differential input of U9 is zero. The low impedance source output voltage at the emitter

follower Q13 now follows the high impedance input signal at the gate of Q11 with a circuit gain of unity.

# 4.4.4 Hysteresis Switch

Refer to sheet 2. U10 pin 5 is the input to the positive peak comparator, while pin 10 is the input to the negative peak comparator. A level shifted triangle signal of -0.9 volts to -2.8 volts is present at pins 5 and 10 of U10. Assume a positive going ramp. R18 and R19 set the reference voltage on U10 pin 4 at -0.9 volts. When the voltage on pin 5 exceeds the reference voltage on pin 4, the positive comparator changes state and the voltage on pin 3 pulses from an ECL low (-1.8V) to an ECL high (-0.8V). This signal is connected to clear direct (pin 4) of D flip flop U5. The output of U5 pin 2 goes low, while U5 pin 3 goes high. These outputs toggle the differential pair Q7 and Q8 so that Q7 is on and Q8 is off. This causes the current switch control signal (ISWCTRL) to go low, which connects the negative current source to the timing capacitor, and causes the triangle to begin to ramp negative. The negative peak comparator functions in an identical manner to the positive comparator except that the reference voltage at U10 pin 9 is -2.8 volts. At the negative triangle peak, U10 pin 6 pulses high, causing a set direct at U5 pin 5, toggling the current switch signal (ISWCTRL) high and producing a positive going ramp. In addition to being used to store the first peak comparison pulse from U10 pins 3 and 6, U5 also ignores "chatter" from both positive and negative comparators.

# 4.4.5 Loop DC Delay Compensation

The circuit is also located on sheet 2 of the schematic diagram. The purpose of this circuit is to adjust the reference voltages on the comparators in the two highest frequency ranges so that the triangle peaks do not increase in amplitude due to loop delay. Q2 functions as a variable positive current source controlled by the range switch and the main current source. As the generator frequency is increased, the base voltage of Q2 progressively moves negative causing positive current through R15 and increasing the reference voltage on U5 pin 9 in a positive direction. This causes the negative peak to switch earlier in time, compensating for the loop delay and maintaining constant triangle amplitude and correct frequency tracking.

The positive peak comparator reference is changed in an identical way, except that the voltage on U10 pin 4 becomes more negative with increased frequency. Q4 is a variable negative current source. Q1 and Q3 function as temperature compensating diodes.

# 4.4.6 Capacitance Multiplier

Refer to schematic diagram sheet 5. The capacitance multiplier is a precision current splitter which shunts up to 99.990% of the VCG current away from the integrating capacitor (C57) to produce the 100 through 0.1 frequency ranges. Timing current is divided between C57 and R114, then again between R113 and the selected timing resistor (R110 through R112 or R108).

The signal at U11 pins 2, 6, and 7 is a  $\pm 1.0$  volt triangle. U11 (pins 6, 7, and 10) is a non-inverting amplifier with a gain of 8. The waveform at U11 pin 1 is a  $\pm 1.0$  volt triangle with 0.5 volt spikes at each peak. At any given moment, the junction of R103 and C55 (differentiator circuit input) has 8 times the voltage as the junction of R104 and C55. This voltage difference causes a constant current to charge C55 through R104 and the selected timing resistor. Thus a frequency dependent charging current flows into the summing node of U11 pin 1, producing an inverted square wave component at the differentiator output U11 pin 12 sinking or sourcing current from the main current sources and limiting the amount of current available to charge C57. The ±1.0 triangle at U11 pin 2 provides the triangle portion of the waveform at U11 pin 12. Since the triangle slopes on U11 pins 1 and 12 are identical, only the square wave component of the waveform at U11 pin 12 is across the timing resistor. The amount of current supplied to charge C55 is therefore this voltage divided by the range resistor value. As the range resistor is increased, the feedback for U11 between pins 1 and 12 is also increased, causing less current to charge C55 and increasing the amount of current being shunted to U11 pin 12 by a factor of 10 for each lower frequency range.

# 4.4.7 Sine Converter

Refer to sheet 6 of the circuit diagram. The sine converter converts the buffered ±1.0 volt peak triangle to a sinusoidal current of 2mA peak. The input triangle voltage (TRIBUFC) passes through a voltage divider network to the input of the diode at pins 1, 4 and 6. As this signal progressively increases, the diode between pins 1 and 9 is progressively reversed biased, sinking less current and causing the diode between pins 2 and 5 to pass increasingly more current in a sinusoidal manner to IFUNC. This produces the positive half of the sine wave at the output of the preamplifier. At the same time, the diode between pins 2 and 8 is progressively reversed biased. This slows and eventually prevents current from flowing from the negative portion of the sine converter.

When the input waveform moves negatively, the diode between pins 2 and 5 is reversed biased and the diode

between pins 2 and 8 progressively conducts, producing the negative half of the sine wave.

R159 sets the input amplitude for correct biasing of the sine conversion diodes, while R165 adjusts the input signal offset. Thermister R161 adjusts the input voltage to compensate for the diode voltage change with temperature. The network consisting of R166, R167 and C102 provides a signal (SINCMP) to the non-inverting input of the preamplifier to compensate for the effects of diode capacitance which would otherwise distort the sinewave peaks at high frequencies.

# 4.4.8 Trigger Circuit

Refer to sheet 5. The trigger input at J8 is added to the voltage from the trigger level control R119 and compared at U12 pin 5 with a reference at U12 pin 4. When the signal at U12 pin 5 exceeds pin 4 by a few millivolts, U12 pin 3 goes high. R120 and C60 ensure a noise free pulse at U12 pin 3 which is one of two wire ORed inputs to U4 pin 7. The second input originates from the MAN TRIG switch circuit. When this switch is depressed, R115 pulls U12 pin 10 low. Pin 10 is compared to the Vbb reference voltage at pin 9, latching pin 6 high and preventing false triggering due to switch contact bounce. Pin 13 connected to pin 6, is referenced to pin 12, causing pin 15 to also go high. When either U12 pin 3 or pin 15 go high, U4 pin 3 goes low because these outputs are wire ORed to U4 pin 7. U4 pin 3 is connected to pins 4 and 10. Because pin 10 was previously high, U4 pin 14 was low causing a low at U4 pin 5. The trigger pulse low at U4 pin 4 causes a 10 ns ECL high puise at U4 pin 2. At the same time, U4 pin 14 goes high and after the time delay set by R126 and C62, U4 pin 5 also goes high. This causes U4 pin 2 to return low.

In the gate mode CR14 holds U4 pin 11 high, forcing pin 14 low. The length of the control pulse at U4 pin 2 is now equal to the period during which U4 pin 7 is held high. In the continuous mode, U4 pin 2 is held high by CR16 regardless of any input trigger signals.

# 4.4.9 Trigger Baseline

Refer to sheet 5. In the trigger mode, with no trigger inputs, U5 pin 12 is held low. On the next positive going triangle, the trigger reset (TRIG RST) signal at U5 pin 11 causes U5 pin 14 to go high. This turns Q18 off and Q17 on, which turns off Q19. The Q19 emitter voltage is pulled down by the negative current sources Q20 and Q21, causing CR19 to conduct. Because the anode is at ground and CR18 is matched to CR19, the voltage at the anode of CR18 is also zero. This causes the triangle on the positive going ramp to stop at ex-

actly zero volts. When a trigger signal occurs, U5 pin 12 goes high for about 10ns, causing pin 15 to also go high. This turns on Q18 and turns off Q17, which turns on Q19, causing the emitter to rise to about 1.7 volts. This reverse biases CR18 and CR19 causing the generator to run for exactly one cycle. In the gate mode, U5 pin 12 is held high for the duration of the input signal causing the generator to run for this interval plus the time required to complete a partial cycle.

In the trigger or gated mode, quiescent state, positive charging current I flows in CR18. As the VCG current is varied, I also varies, causing the voltage across CR18 to vary. To prevent this from causing a baseline shift, current (I) must also flow in the reference diode CR19. A negative current source (ITRGBL) is connected to the bases of Q20 and Q21. Negative current (-1) flows through the collector of Q20 and R133. Because of the configuration of Q20 and Q21, and because R133 and R134 are both  $1k\Omega$ , an equal amount of current - I also flows through the collector of Q21 and R134, causing -21 to flow at the junction of R133 and R134. Half of this current (-I) flows through CR19, while the remaining current flows through CR18. Therefore, the anode of CR18 is held at zero volts regardless of the VCG summing node current.

The  $\overline{\text{RUN}}$  signal is used to hold the sync output low during quiescent periods.

# 4.4.10 Sync

Refer to sheet 2. The SYNC OUT amplifier is driven from the signal at U6 pin 10 in the triangle and sine functions, and from U6 pin 7 when the function switch is in the square function. These two inputs are wire ORed at U6 pin 13.

In the triangle and sine functions, SYNC SEL allows R23 to pull CR4 high causing a low at U6 pin 2. This enables the signal from the zero crossing detector output (U10 pin 15), and disables the hysteresis switch input at U6 pin 7. When the positive going ramp crosses 0 volts at the zero crossing detector input U10 pin 13, U10 pin 15 and U6 pin 10 go high. This causes a low at U6 pins 14 and 13. U6 pin 9 goes low and pin 15 goes high turning on Q5 and turning off Q6. This results in a high at SYNC OUT. As the triangle at U10 pin 13 crosses 0 volts in a negative direction, pin 15 goes low, causing Q5 to be turned on, producing a low at SYNC OUT. Therefore the SYNC OUT always toggles when the triangle crosses 0 volts.

When the square wave function is selected, CR4 pulls U6 pins 4 and 6 low. U6 pins 2 and 11 now go high, disabling the zero crossing detector input from pin 10,

and enabling the square wave input from U6 pin 7. U5 pin 3 now drives the SYNC OUT connector in a similar manner as U10 pin 15. The SYNC OUT is in phase with the square wave output.

R26, a  $49.9\Omega$  resistor sets the  $50\Omega$  output impedance.

# 4.4.11 Square Shaper

The square shaper schematic is located on sheet 6. In square function, CR20 pulls U4 pin 13 low, enabling the hysteresis switch input (HYS) at U4 pin 12. A low at U4 pin 12 causes alow at U4 pin 15 and a high at pin 9. Q22 turns on while Q23 is turned off, producing a +1.2 volt high at the bases of the current switch control transistors Q24 and Q25. Transistor Q25 is on, reverse biasing CR23. Transistor Q24 is off allowing positive current to flow through R147, CR22, R154 and into the preamplifier node via R152.

When HYS toggles high, Q23 turns on forcing the bases of Q24 and Q25 to -1.2 volts. Q24 turns on and Q25 turns off, allowing negative current to flow through R157, CR23, R154 and the the amplifier node via R152.

R152 and R154 form a current divider to obtain a 2mA full scale current into the preamplifier. Overshoot caused by diode capacitance is reduced by R153 and C73. The output of the square shaper is disabled in all other functions by turning on Q26 and CR24 which reverse bias CR22 and CR23 and prevents current from flowing through R152.

# 4.4.12 Preamplifier

Refer to sheet 7 of the schematic circuitry. For all functions, full scale output voltage is produced when 2mA is injected into the input summing node U1 pin 8. Transistor array U1 forms a cascaded differential stage. Transistor Q27 is a fixed current source. Q28 and Q29 form a high gain voltage follower. DC negative feedback is applied through R195 to U1 pin 8. The closed loop voltage gain of the amplifier is determined by the ratio of R195 to the input resistors, R152 for square wave and R176 for triangle. The sine converter output supplies the correct current directly from U3 pin 2 to U1 pin 8. The servo action of the preamplifier holds this point at 0 volts, therefore no voltage can be measured. U1 pin 4 is the non-inverting input and is used both to adjust the offset to 0 volts at TP2 using R185 and to inject the sine converter compensation signal (SINCMP) described under paragraph 4.3.7, Sine Converter. High frequency compensation is provided by R182, C81, C86 and C153. Zener diode CR29 provides increased collector voltages for U1 pins 11 and 12 and also allows these two points to be relatively close in voltage.

# 4.4.13 Output Amplifier

The output amplifier consists of an ac coupled amplifier for signals above about 16 kHz, and a dc coupled amplifier for signals below about 16 kHz, and to maintain zero dc output offset within specified limits. Refer to the simplified output amplifier schematic, figure 4-3.

Assume zero input voltage at the junction of R203 and R218. The output at R222 and R224 is maintained at 0 volts by dc amplifier U2. U2 pin 3 is connected to a 0 volt reference. If the output drifts away from 0 volts, this will be sensed at U2 pin 2 through R256, R257 and R254. Amplifier U2 will sense a difference between its inputs and produce an output voltage which adjusts the bias in the ac coupled amplifier to return the output to 0 volts. Because R218 and R223 form half of a balanced bridge, and R253, R256 and R257 form the second half, the amplifier node at the junction of R218 and R223 will be held at 0 volts as U2 has returned the junction of R253 and R256 to 0 volts.

A dc input of +1 volt at R218 and R253 is sensed as a positive increase at U2 pin 2, causing U2 pin 6 to go negative. The ac amplifier output goes negative in response to the dc control input. This continues until the output becomes sufficiently negative to sink all the input current, and return U2 pin 2 to 0 volts. The bridge circuit causes the ac amplifier node to be 0 volts. If the input is +1 volt and the node at the junction of R218 and R223 is 0 volts then the input current is 1/12 I = 8.26 mA. All of this current must flow in R223. Because the node is at 0 volts, the output voltage must be -8.26 mA  $\times$   $2k\Omega$  = -16.52V. Therefore the amplifier voltage gain = R223/R218 = 16.52.

Above about 16 kHz, the ac amplifier controls the summing node directly, sinking or sourcing current through R223 by adjusting the output voltage to hold the node at 0 volts. The ac amplifier gain is also R223/R218 = 16.25. This is divided by 2 at the output terminal, due to the  $50\Omega$  source impedance resistors R222 and R224, providing the output is also terminated into  $50\Omega$ .

Refer to sheet 7. The top half of the circuit amplifies the positive portion of the signal, and the bottom half amplifies the negative part. Q30 and Q31 form an ac gain stage. An emitter follower stage is formed by Q32 and Q33, to provide a low impedance drive to the second voltage gain stage Q36 and Q39. This stage drives the parallel output emitter followers Q37 and Q38 on the positive side, and Q40 and Q41 on the negative. Diodes CR23 and CR26 set thermally stable bias for the output transistors. Networks R211, R212, C94 and C93 bypass emitter resistor R208, while R245, R246, C107 and C106 bypass R244. As fre-




Figure 4-3. Simplified Output Amplifier

quency is increased, these components decrease the local negative feedback in the driver stage, increasing the high frequency gain. Voltage regulators VR5 and VR6 have external current limiting circuitry set to limit at about 220 mA to prevent damage in the event of a shorted transistor. When the offset button is depressed, offset current is injected directly into both nodes in proportion to the feedback resistor values. The amplifier responds exactly as described above for a dc input.

# 4.4.14 Output Attenuator

Refer to sheet 7. Each attenuator button selects an independent voltage divider, which has  $50\Omega$  input and output impedances to correctly load the amplifier and to provide a constant  $50\Omega$  impedance at the FUNC OUT terminal.

The 10dB attenuator has a 3.16/1 voltage division ratio. The 20dB attenuator has a 10/1 voltage division ratio, and the 40dB stage has a 100/1 ratio. These ratios multiply in voltage. For example if the 20dB and 40dB buttons are depressed, the voltage division ratio is 1000/1. The attenuators add algebraically in dB, therefore any attenuation from 10 to 70dB may be selected in 10dB steps.

# 4.4.15 Signal Routing Gates

All signal routing is performed by logic gates that are controlled by the MODE, PULSE, and FUNCTION switches, refer to the pulse board schematics sheets 1 and 3. These logic gates are part of the following circuit blocks: Switch Position Decoding logic, One Shot Trigger Steering logic, and Trigger Selection logic. For detailed information on signal routing relative to

switch settings, refer to the simplified pulse board schematics in section 6.

# 4.4.16 Variable Duty Cycle One Shots

When triggered, a one shot produces a pulse whose duty cycle is controlled by a variable current source and timing capacitor. There are three variable duty cycle one shots on the pulse board: Width, Delay/Burst, and Sync. The three one shots each serve special functions, but they all have certain common features. First, a general description provides an understanding of how a variable one shot works. Then, subsequent paragraphs gives detailed descriptions of each of the three one shots.

# 4.4.16.1 General Description

A basic variable one shot, refer to figure 4-3, consists of a fixed duty cycle one shot, latch, comparator, range capacitors, and variable current source.

The one shot is initiated by the positive going transition of a triggering pulse. A fixed duty cycle one shot converts this positive transition to a 5ns pulse, which sets the latch. When set, the latch output (pin 3) becomes reversed biased, essentially an open circuit. At this time, the timing capacitor (C1 or C2) begins charging via the variable current source. As the capacitor is charged, a negative going ramp is produced. When the ramp reaches -2.4V, the comparator changes state (low to high) to produce a positive going transition. This transition resets the latch, terminates the ramp, and returns the comparator output to low. Another trigger pulse now can retrigger the one shot. The one shot output is a buffered pulse from the latch (pin 4).




Figure 4-4. Variable Duty Cycle One Shot

The variable current source controls the timing capacitor charging rate. The front panel vernier controls the current source over a 10:1 range.

### 4.4.16.2 Width One Shot

The width one shot, refer to the pulse board schematic sheet 2, receives a trigger pulse from either WIDTH TRIG 1 or 2. This trigger pulse is converted to a 5ns pulse which sets the latch (U13 pin 6). When set, the latch output (U13 pin 9) goes low which turns off Q2 that reverse biases Q3 and Q5. Now the current source, Q9 and Q7 can charge the timing capacitor (C11, C12, C13, C14, C15, C16, or C18). The amount of charging current is controlled by the PULSE WIDTH/BURST WIDTH vernier. Charging the capacitor produces a negative-going ramp. The ramp is buffered by transistor Q6 which drives the comparator U12 pin 4. The emitter current of Q6 is controlled by transistor Q8, part of the current source. This makes the buffers current proportional to the charging current, which minimizes timing errors at long pulse width settings. The comparator output U12 pin 3 changes states (low to high) when the comparator input reaches its trip point (approximately -2.4V). The positive-going transition resets the latch U13 pin 13.

When reset, the latch output U13 pin 9 goes high turning on Q2 and Q3. Q3 begins to discharge the timing capacitor at a 30 mA rate. At the same time, Q5 is turned on which forces U12 pin 7 high; this prevents triggering of the one shot.

As the ramp discharges and approaches — .4V, Q4 acts as a fast clamp circuit which reduces the discharge current to 10 mA. As the current through R15 increases the current through R16 will decrease to cause the current through Q3 and Q5 to decrease. With less current through Q5, U12 pin 10 returns low, thus enabling the latch U13 pin 12. The one shot can be triggered again.

During the quiescent state, transistor Q3 and Q4 sink all the current from the current source. This prevents the timing capacitor from charging.

The pulse from the width one shot is originated at the latch (U13 pin 15), buffered by the amplifier (U12 pins 14 and 15), and fed to the trigger selection logic.

# 4.4.16.3 Delay One Shot/Burst Oscillator

The delay one shot/burst oscillator is similar to the width one shot (ref: paragraph 4.4.16.2), except added circuits allow it to function, in burst modes, as an oscillator.

As a one shot, a trigger pulse will set the latch (U11 pin 3). The current source (Q20 and Q22) charges the timing capacitor (C38, C39, C40, C41, C42, C43, C44 or C45); the PULSE DELAY/BURST RATE VERNIER controls the amount of charging current. A negative-going ramp is produced. When the ramp reaches — 2.4V, the comparator toggles resetting the latch. The output pulse from the one shot is originated at the latch (U11 pin 15), buffered by the amplifier (U10 pins 14 and 15), and routed to the one shot trigger steering logic.

When continuous or gated modes are selected, the delay one shot functions as an oscillator. BURST RATE and VERNIER controls the oscillator frequency. To enable the oscillator, the control line B(G+C) goes low. This turns on Q18 and forces control line BED high. With BED high Q23 turns on, this disables the trip point compensation circuit (U10 pin 5). In addition, control line DLY DIS goes high, thus turning off transistor Q17 and Q19 which reduces the current from the current sources.

With BURST CONT selected, the control lines GATE OUT (U3 pin 11) and GATE ENB (U3 pin 10) goes high, which forces T (U3 pin 14) high. With B(G+C) and T high, the one shot is enabled as an oscillator.

With BURST GATE selected, the control line B(G+C) remains high, but, the line T follows the trigger input signal, This enables the oscillator each time T goes high.

With BURST TRIG selected, a pulse will trigger the oscillator to produce a single oscillator cycle.

# 4.4.16.4 Sync One Shot

The sync one shot, refer to pulse board schematic sheet 2, receives its trigger input (SYNC TRIG) from the one shot trigger steering logic. The fixed duty cycle one shot converts the SYNC TRIG pulse into a 5ns pulse that sets the latch (U5 pin 9). The current source (R41) charges the range capacitor (C25, C26, C27, C28, C29, or C30) to produce a negative going ramp. When the ramp reaches the reference level (approximately -2.4V) the comparator (U4 pin 7) toggles high to reset the latch (U5 pin 12). On the 100ns and 20ns pulse width ranges the resistors R43 and R44 parallels the current source resistor R41, this increases the charging current to C30.

The output pulse from the sync one shot is originated at the latch (U5 pin 15), buffered by an amplifier (U4 pins 14 and 15), and routed to the ECL to  $500\Omega$  converter.

# SECTION 5

### 5.1 FACTORY REPAIR

Wavetek maintains a factory department for those customers not possessing the necessary personnel or test equipment to maintain the instrument. If an instrument is returned to the factory for calibration or repair, a detailed description of the specific problem should be attached to minimize turnaround time.

### 5.2 REQUIRED TEST EQUIPMENT

Voltmeter	Millivolt dc measurement
	(0.1% accuracy), true rms
Oscilloscope, Dual Chann	el100 MHz bandwidth
Counter	20 MHz (0.01% accuracy)
50Ω Feedthru	±1% accuracy, 2W
Distortion Analyzer	To 200 kHz
RG58U Coax Cable 3 ft	length BNC male contacts
Spectrum Analyzer	To 20 MHz

### 5.3 COVER REMOVAL

#### NOTE

Before removing the covers, disconnect the instrument from the ac power source.

Invert the instrument and remove the four screws in the bottom cover. Remove the bottom cover.

#### NOTE

Remove the cover only when it is necessary to make adjustments or measurements.

#### 5.4 CALIBRATION

After referring to the following preliminary data, perform calibration, as necessary, per table 5-1, 5-2. If performing partial calibration, check previous settings and adjustments for applicability. Calibration points are

shown in figure 5-1. Notice that the pulse board does not require calibration.

### NOTE

The completion of the calibration procedure returns the instrument to correct alignment.

### CALIBRATION LIMITS AND TOLERANCES ARE NOT INSTRUMENT SPECIFICATIONS

Instrument specifications are given in Section 1 of this manual.

1. All measurements made at the FUNCTION OUT connector must be terminated into a  $50\Omega$  (  $\pm$  1%) load.

#### WARNING

With the covers removed, dangerous voltage points may be exposed. Contact with any of these points could cause serious injury or death.

2. Start the calibration by removing covers as described in paragraph 5.3, connecting the unit to an ac source and setting these front panel switches as follows:

SYMOff	(extended)
TRIG LEVEL	12 o'clock
DC OFFSETOff	(extended)
OUTPUT ATTEN 0 dB (al	l extended)

3. Allow the unit to warm up at least 2 hours for final calibration. Keep the instrument covers on to maintain heat. Remove covers only to make adjustments or measurements.

### Table 5-1. Calibration Procedure

Note: Where there are no entries, open column indicates previous entry is applicable.

	Note: Where there are no entries, open column indicates previous entry is applicable.												
	Test	Dial	Freq   Mult	Vern/ Sym	Mode	Func	Ampl	Test Point	Tester	Adjust	50Ω Load	Result	Remarks
1 (1)	± 15V Supply	2.0	1K	cw	FUNC	Sqr	cw	See remarks	DVM	Verify	No	30 ± 1.5 Vdc	Read voltage between +15V and -15V on PC board.
1 (2)	± 15V Balance	_	_		CONT	_	_	Board + 15V	_	R3	_	See remarks	Match + 15V and - 15V readings within 10mV. Ref gnd is TP7.
1 (3)		-	-	-	_	_	_	Board - 15V		Verify	_		
								+ 5V	<b>-</b>	_		+5 ± .25 Vdc	
2	+ 5V Supply	_	_	_		_	_	- 5V		_	_	-5 ± .25 Vdc	
3	- 5V Supply	_			_			FB1	<b> </b>	_		+21.9 ± 1.1 Vdc	1
4	+ 23V Supply	_	_		-	_		FB2	l _	_	_	-21.9 ± 1.1 Vdc	
5	- 23V Supply	_		_	_		-	FUNC	<b> </b>	R258	Yes	0 ± 20 mVdc	
6	Power Ampl Zero	-		_	-	dc	ccw	OUT		11230	, 45		
_	B 7		_	l _	_	_	cw	_		R185	-		
<del>7</del> 8	Preamp Zero  Top of Dial Symmetry	_	_	_	-	Sqr	-	-	Scope	R96		Asym <1μs	Set for min asym. (Set by alternate triggering of scope ± slope.)
9	VCG Null	.02	100K	-	-	-	-	_	_	R65	-	See remarks	Set for min freq shift when VCG is grounded. Repeat steps 8 and 9 as necessary.
							1	_		R94	1 _	Asym <1μs	Set for min asym.
10	100:1 Symmetry	_	_		<b>↓</b> —	-			Counter	R63	<del> </del>	160 (+0, -20) Hz	
11	1000:1 Frequency			ccw	4 -			1	DVM	R17	1 _	0 ± 20 mVdc	-
12	Triangle Offset	2.0	1K	cw	-	Tri	4 -	_		R159		<.18%	1
13 (1)	Sine Distortion	-	_	<del> </del>		Sine	_	_	Dist. Analyzer	R165		<.35%	If not <0.35%, perform step 26
13 (2)		-	10K		-	ł				Verify			and continue with step 13.
14 (1)	Triangle Trigger	-	1K	-	FUNC		1 -	-	DVM	R51	] -	0 ± 20 mV	Note reading for use in next step.
14 (2)	Baseline	Tra- verse	_	-	-	-	-	-	Scope	See remarks	_	Step 14 (1) read- ing ± 180 mV	Verify the dc limits.
		- Verse		_		Sine	ㅓ _	_			-		
15 16 (1)	Sine Trigger Baseline Dial Alignment	2.0	=	_	FUNC	Sqr		SYNC	Counter	R81	1 -	2 kHz ± 10 Hz	
			-		CON	'		001		Verify	7 _	100 ± 10 Hz	If satisfactory skip to step 18 (1).
16 (2)		0.2	-	_	-	-	_	-		R81	┪	2.088 kHz ± 10	Remove dial and set the shaf ccw.
16 (3)		See remarks	_	-	-	-	-	_		'		Hz	
16 (4)		—	-	-	_	-	-	-	_	See		200 ± 20 Hz	Replace dial, align to 0.2, tighten set screw and verify setting.
17	Dial Tracking	See	1K	1 -	-	-	-	-	_	Verify	_	Dial mark ± 40 Hz	Verify frequency at each major dial mark.
18 (1)	X10M Frequency	remarks	10M	<del> </del>	_	-	-		Counter	C37	-	200 MHz ± 100 kHz	Optimize C66 value if setting is out of range for C37.
18 (2)		See remarks		-	_	-	_	_	_	Verify		Dial mark ± 600 kHz	Verify frequency at each major dial mark. Retouch C37 setting if necessary.

Table 5-1. Calibration Procedure (Continued)

	Test	Dial	Freq Mult	Vern/ Sym	Mode	Func	Ampl	Test Point	Tester	Adjust	50Ω Load	Result	Remarks
19 (1)	X1M Frequency	2.0	1 M	cw	FUNC CONT	Sqr		SYNC OUT	Counter	Verify	Yes	See remarks	Trim C33 to Set 2MHz freq between 2.020 and 2.040MHz.
19 (2)	_	Major Div.	_	_	_	_	_	-	_	Verify		Dial mark ± 40 kHz	
20	X100K Frequency	2.0	100K		_	_	_	-			-	200 ± 40 kHz	Optimize R39 value if necessary.
21	X10K Frequency		10K	1 —	-	_	_			Verify		20 ± .4 kHz	
22	Capacity Mult Symmetry	0.1	100	-	-	_	_	FUNC OUT	Scope	R106		< 20µs	Set for min asym. (Veriy important for low freq sine dist.)
23 (1)	Capacity Mult Frequency	2.0	_	_	-	-	_	SYNC OUT	Counter	R102	_	199.5 ± .5 Hz	
23 (2)	<del></del>	_	10	1 _			_	-		Verify	_	50 ± 1 ms	Retouch R102 setting if necessary.
23 (3)		_	1	1	<u> </u>		_			-		500 ± 10 ms	
23 (4)		_	0.2	1 —	-	<u> </u>	_	_			_	5s ± 100 ms	
24	Low Frequency Aberrations	-	1K	-	-	-		FUNC OUT	Scope	R254		See remarks	Adjust the "Corner Shape" for just noticeable peaking.
25 (1)	Function Output Amplitude	1 -	_	_	_	Sine	_	_	DVM	R203	_	5.35 Vrms ± 01V	
25 (2)	<del></del>	.5	100K	-	-	See re- marks	_	_	Scope	See remarks	_	15 Vp-p ( – 0, + 1.5V)	Verify sine, tri and sqr ampl
26	High Frequency Aberrations	_	10M	-	_	Sqr	_	-	Sample Scope	R245 R211	_	< 0.6 Vp-p	Worst case aberrations not to exceed 4% of full ampl for each peak.
27	Square Wave Rise & Fall Time	-	_	_	_	-		_		Verify		< 13ns	
28 (1)	Harmonic Content	See re-	_	_	-	Sine	_	_	Spec. Analyzer	] -		<27 dB	Look for worst case over calibrated dial travel
28 (2)	<u> </u>		1M	1 _	_	_		<b> </b> _		1 –	_	< 33 dB	
29 (1)	Sine Roll-off	10	_	-	-		See	-	DVM	AMPLI- TUDE	_	17.5 dBm ± 1 dB	Set OUTPUT ATTN to - 10 dB. Set AMPLITUDE to 17.5 dBm ± 1 dB.
29 (2)	_	See re- marks	_	-	-	_	Hold setting	1 -		See remarks	-	17.5 dBm ± .2 dB	Look for worst case over calibrated dial travel.
29 (3)		_	10M	_	_	-	-	-	_		_	175. dBm ± 1 dB	




Figure 5-1. Calibration Points

### 6.1 FACTORY REPAIR

Wavetek maintains a factory repair department for those customers not possessing the necessary personnel or test equipment to maintain the instrument. If an instrument is returned to the factory for calibration or repair, a detailed description of the specific problem should be attached to minimize turnaround time.

### 6.2 BEFORE YOU START

#### WARNING

With the covers removed, dangerous voltage points may be exposed. Contact with any of these points could cause serious injury or death.

Since no troubleshooting guide can possibly cover all the potential problems, the aim of this guide is to give a methodology which, if applied consistently, will lead to the problem area. Therefore, it is necessary to familiarize yourself with the instrument by reviewing the functional description and the detailed circuit description in conjunction with the schematic. Successful troubleshooting depends upon understanding the circuit operation within each functional block as well as the block relationships.

For pulse problems, refer to paragraph 6.5. For all other problems, refer to paragraph 6.3.

### 6.3 MAIN BOARD TROUBLESHOOTING

Table 6-1 gives an index of common symptoms for the main board. (For pulse board troubleshooting, refer to paragraph 6.5.) For each symptom a troubleshooting guide is referenced (Paragraphs 6.3.1 through 6.3.15) that, when correctly followed, will lead to a solution to the problem.

The main board troubleshooting guide is arranged in three (3) levels:

- Identify improperly set controls.
- 2. Isolate the faulty functional blocks.
- 3. Identify the faulty circuit or component.

Individual component troubleshooting is given in paragraph 6.6, recommended test equipment is given in paragraph 5.2 and circuit schematics are in the back of this manual.

In all problems:

- 1. Double check for proper control settings.
- 2. Calibrate or rule out calibration as a problem.
- 3. Inspect components, wiring and circuit boards for heat damage.
- 4. Recalibrate as necessary after circuit repair.

Find the instrument symptom caused by main board in table 6-1 and proceed as directed to the proper troubleshooting paragraph. See paragraph 6.5 for pulse board related problems.

Table 6-1. Main Board Related Symptoms

Table 6-1. Main Board Related Symptoms				
Symptom	Paragraph			
Fuse blows, no dial lamp.	6.3.1			
Power supply >100 mVp-p ripple or out of specification.	6.3.2			
Function out (all functions) distorted or missing.	6.3.3			
Square output distorted or missing.	6.3.4			
Sine wave output distorted or missing.	6.3.5			
Triangle output distorted or missing.	6.3.6			
Sync output distorted or missing (FUNC OUT normal).	6.3.7			
Excessive high frequency sine or triangle roll off, excessive square wave overshoot and	6.3.8			
rise/fall time.				
Low frequency square wave tilt.	6.3.9			
Time symmetry cannot be adjusted within specification.	6.3.10			
Frequency accuracy and dial response problems.	6.3.11			
Trigger, gate and trigger baseline problems.	6.3.12			
Voltage at VCG IN connector not changing frequency properly.	6.3.13			
DC offset not functioning correctly.	6.3.14			
Variable symmetry problems	6.3.15			

### 6.3.1 Fuse Blows, No Dial Lamp

1. Fuse size incorrect for voltage setting.

- 2. Line voltage selector incorrectly positioned.
- Disconnect P5. If ac voltages are now correct, refer to the power supply guide, paragraph 6.4.1.
   If not, inspect the transformer and power receptacle.

# 6.3.2 Power Supply > 100 mVp-p Ripple or Out of Specification

- 1. Check line voltage selector for correct position.
- If the supply is 0V, check for a short between the faulty supply and ground by lifting the jumpers at rear of the board and removing the pulse board..
- 3. Lift P5 from the board. If the voltages at P5 are not close to the values shown on the schematic table, inspect the transformer and power receptacle. If the voltages are normal, connect P5, then lift the jumpers (rear of board) for faulty supply. If the supplies are still bad, refer to paragraph 6.4.1. If not, the problem is caused by an excessive current drain by the generator circuits.

## 6.3.3 All Waveforms at FUNC OUT Distorted or Missing

Improperly set controls:

- OUTPUT ATTEN or AMPLITUDE controls incorrectly set too low for scope gain or voltmeter range.
- FUNCTION switch incorrectly set to DC or PULSE/BURST.
- MODE switch incorrectly set to TRIG (FUNC) or GATE (FUNC) or BURST modes.
- SYM or DC OFFSET buttons depressed.

### Functional block isolation:

- Verify power supply voltages are within ± 5% of nominal, with less than 100 mVp-p of ac ripple. If not, refer to paragraph 6.4.1
- Check for a nonlinear triangle. If the triangle is nonlinear on only one range, check for a leaky capacitor on that range. If the triangle is nonlinear in more than one range, check for leaky capacitors or faulty active components in the frequency multiplier and triangle buffer circuits.
- 3. If the waveform is bad in one of the four lowest ranges (.1, 1, 10, 100), but the remaining ranges are normal, refer to the capacitance multiplier guide 6.4.9.
- If the waveform is bad only in 1M or 10M FREQ MULT positions, refer to paragraph 6.4.3. If the

- delay compensation circuit appears normal, refer to figure 6-1.
- If square wave symmetry, measured at FUNC OUT, is out of specification and cannot be calibrated, refer to paragraph 6.3.10.
- 6. If none of the above conditions apply, refer to figure 6-1.

# 6.3.4 Square Wave Distorted or Missing

Improperly set controls:

- 1. SYM button depressed.
- Excessive dc offset overdriving output amplifier.
- 3. Function switch improperly set to PULSE/BURST.
- 4. Incorrect PULSE/SQUARE OUTPUT button depressed.

### Functional block isolation:

- Verify power supply voltages are within ±5% of nominal, with less than 100 mVp-p of ac ripple. If not, refer to paragraph 6.4.1.
- 2. If the waveform is bad in one or more of the four lowest ranges (.1, 1, 10, 100), but the remaining ranges are normal, refer to paragraph 6.4.9.
- 3. If symmetry is not in specification and cannot be calibrated refer to paragraph 6.3.10.
- 4. If none of the above conditions apply, refer to figure 6-2.


# 6.3.5 Sine Wave Distorted or Missing

Improperly set controls:

- SYM button depressed
- 2. Excessive dc offset overdriving output amplifier.

### Functional block isolation:

- Verify power supply voltages are within ±5% of nominal, with less than 100 mVp-p of ac ripple. If not, refer to paragraph 6.4.1.
- Check the triangle for nonlinearity at FUNC OUT.
   If it is nonlinear, but only on one range, check for a leaky capacitor on that range. If the triangle is nonlinear on more than one range, check for a leaky capacitor or faulty active component in the frequency multiplier and triangle buffer circuits. (NOTE: Some nonlinearity above 200 kHz is normal and not specified.)
- 3. If the waveform is bad in one or more of the four lowest ranges (.1, 1, 10, 100), but the remaining ranges are normal, refer to paragraph 6.4.9.






Figure 6-2. Square Output Troubleshooting




Figure 6-3. Sine Output Troubleshooting

- 4. Verify that square wave symmetry, at FUNC OUT, is in specification. If not and cannot be calibrated, refer to paragraph 6.3.10.
- 5. If none of the above conditions apply, refer to figure 6-3.

#### 6.3.6 Triangle Distorted or Missing

Improperly set controls:

- 1. SYM button depressed.
- 2. Excessive dc offset overdriving output amplifer.

### Functional block isolation:

- 1. Verify power supply voltages are within  $\pm 5\%$  of nominal with less than 100 mVp-p of ac ripple. If not, refer to paragraph 6.4.1.
- Check the triangle for nonlinearity at FUNC OUT.
   If it is nonlinear, but only on one range, check for a leaky capacitor on that range. If the triangle is nonlinear on more than one range, check for a leaky capacitor or faulty active component in the frequency multiplier and triangle buffer circuits. (NOTE: Some nonlinearity above 200 kHz is normal and not specified.)
- 3. If the waveform is bad in one or more of the four

- lowest ranges (.1, 1, 10, 100), but the remaining ranges are normal, refer to paragraph 6.4.9.
- Verify square wave symmetry at FUNC OUT is in specification. If not and cannot be calibrated, refer to paragraph 6.3.10.
- 5. If none of the above conditions apply, refer to figure 6-4.

# 6.3.7 Sync Output Distorted or missing (FUNC OUT Normal)

Improperly set controls:

 Because the FUNC OUT is normal, this cannot be caused by improperly set controls.

Functional block isolation:

 If there is no ECL square wave at U6 pin 10, refer to paragraph 6.4.7. If there is an ECL square wave, refer to paragraph 6.4.8.

# 6.3.8 Excessive High Frequency Sine or Triangle Roll Off

Improperly set controls:

1. Excessive dc offset overdriving output amplifier.




Figure 6-4. Triangle Output Troubleshooting

2. Verify  $50\Omega$  load on the cable at oscilloscope end.

### Functional block isolation:

- Verify power supply voltages are within ±5% of nominal with less than 100 mVp-p of ac ripple. If not refer to paragraph 6.4.1. Use a X10 probe with a very short ground lead and a spectrum analyzer, RF voltmeter or a 200 MHz bandwidth scope when performing sine or triangle roll-off tests.
- 2. If none of the above conditions apply, refer to figure 6-5.

### 6.3.9 Low Frequency Square Wave Tilt

Improperly set controls:

1. Scope improperly set to ac.

Functional block isolation:

- Verify power supply voltages are within ±5% of nominal, and less than 100 mVp-p of ac ripple. If not, refer to paragraph 6.4.1
- If none of the above conditions apply, refer to figure 6-6.

# 6.3.10 Time Symmetry Cannot Be Adjusted To Within Specifications

Improperly set controls:

- 1. SYM button depressed.
- 2. Function switch improperly set to PULSE/BURST.

### Functional block isolation:

- Verify power supply voltages are within ±5% of nominal, with less than 100 mVp-p of ac ripple. If not, refer to paragraph 6.4.1.
- If symmetry is out of specification in one of the four lowest ranges (.1, 1, 10, 100), but the remaining ranges are normal, refer to paragraph 6.4.9.
- If symmetry is out of specification on FREQ MULT settings 1M or 10M only, refer to paragraph 6.4.3.
- If the voltages across R86 and R97 are not equal (typically 3.8V, Freq Dial: 2.0 Freq Mult: 100K or less), refer to paragraph 6.4.2

# 6.3.11 Frequency Accuracy and Dial Response Problems

Improperly set controls:

- 1. SYM button depressed.
- External signal connected to VCG in BNC.
- 3. VERNIER not in FREQ CAL position.

Functional block isolation:

1. Verify power supply voltages are within  $\pm 5\%$  of




Figure 6-5. High Frequency Waveform Troubleshooting

- nominal with less than 100 mVp-p ac ripple. If not, refer to paragraph 6.4.1.
- 2. If the problem occurs in one of the four lowest frequency ranges (.1, 1, 10, 100), but the remaining ranges are normal, refer to paragraph 6.4.9.
- 3. If the frequency accuracy is out of specification on FREQ MULT settings 1M and 10M, refer to paragraph 6.4.3.
- 4. If the frequency is out of specification, but only on one range, check the range capacitor for that range.
- 5. If the problem occurs on the 1K, 10K, or 100K range, check the range capacitor.
- 6. On the 1K range and frequency dial set at 2.0, check for 3.8V across R86 and R97. As the dial is

- rotated, this voltage should linearly track the dial settings within  $\pm 3\%$  of full scale. If not, refer to paragraph 6.4.2.
- 7. If none of the above conditions apply, refer to figure 6-7.

# 6.3.12 Trigger, Gating and Trigger Baseline Problems

Improperly set controls:

- MODE incorrectly set to other than TRIG (FUNC) or GATE (FUNC).
- FUNCTION incorrectly set to DC or PULSE/ BURST with improper PULSE DELAY or PULSE WIDTH settings.
- 3. DC OFFSET overdriving output amplifier.




Figure 6-6. Low Frequency Square Wave Troubleshooting




Figure 6-7. Frequency Accuracy Troubleshooting




Figure 6-8. Trigger Gate Troubleshooting

#### Functional block isolation:

- Verify power supply voltages are within ±5% of nominal, with less than 100 mVp-p of ac ripple. If not, refer to paragraph 6.4.1.
- If the trigger baseline cannot be calibrated within specification, set MODE to GATE and monitor the emitter of Q19. With TRIG IN disconnected, rotate the TRIG LEVEL ccw. The voltage should go about -0.7 Vdc. Rotating the TRIG LEVEL cw should change this voltage to about +1.8 Vdc. If these voltage readings are normal, check CR18 and CR19.
- 3. If none of the above conditions apply, refer to figure 6-8.
- For high frequency (1M and 10M ranges) trigger or gate problems, set the controls as follows:

Frequency Dial

2.0

FREQ MULT:

10M

SYM:

OFF

MODE:

TRIG or GATE

(Depends on symptom-

GATE preferred)

TRIG LEVEL:

12 o'clock

Set the scope as follows:

Horizontal:

20 ns/div

Vertical:

1 V/div

Inject a 15 MHz 1 Vp-p trigger signal and refer to figure 6-9.

# 6.3.13 Voltage At VCG IN Connector Not Changing Frequency Properly

improperly set controls:

- 1. Excessive VCG IN voltage for dial setting (maximum input voltage is +5.0 Vdc with the dial set at .02 and the Freq VERNIER turned ccw).
- 2. Mode control improperly set to a BURST mode.

### Functional block isolation:

 Set the frequency dial to 2.0, FREQ MULT to 1K, and VCG IN with no input. Measure voltage across R86 and R97 (+3.8 Vdc). In addition, as the frequency dial is rotated, the voltage linearly tracks the dial settings within ±3% full scale. If it functions properly, check R67, R68, R69 and associated circuitry, but if not, refer to paragraph 6.3.11.




Figure 6-9. High Frequency Trigger/Gate Troubleshooting

# 6.3.14 DC Offset Not Functioning Correctly

Improperly set controls:

- 1. Signal peak plus offset exceeding + or 7.5V (with a  $50\Omega$  load), or  $\pm$  15V open circuit.
- Check OUTPUT ATTEN since this also attenuates output offset.

### Functional block isolation:

- Verify power supply voltages are within ±5% of nominal with less than 100 mVp-p of ac ripple. If not, refer to paragraph 6.4.1.
- Take the following voltage measurements with the DC OFFSET button depressed and the DC OFFSET control rotated cw:
  - a) The junction of R260 and C116 should vary from +8.0V to -8.0V.
  - b) U2 pin 2 should hold at 0.0V.
  - c) U2 pin 6 should vary from -1.0V to +1.0V.
     (Drifting of this voltage is typical because of constant compensation by U2 of variations in output transistor currents.)

3. If none of the above conditions apply, refer to paragraph 6.4.15.

# 6.3.15 Variable Symmetry Problems

Improperly set controls:

- SYM button is incorrectly extended.
- Note: When SYM is depressed the output frequency should be one-tenth the selected frequency.
- 3. DC offset is overdriving the output amplifier.
- Mode switch incorrectly set to a BURST mode.

### Functional block isolation:

- Verify power supply voltages within ±5% of nominal with less than 100 mVp-p of ac ripple. If not, refer to paragraph 6.4.1.
- When the voltage at the right leg of R88 (VERNIER/SYM CW) is -15V and when the voltage at the left leg of R88 (VERNIER/SYM CCW) is -15V, refer to paragraph 6.4.2. If not, check R88 and SW8.

### 6.4 CIRCUIT GUIDES

Circuit guides provide listings of voltage levels, waveforms, and hints that, when used with the schematics, are helpful in isolating faulty circuits. Table 6-2 is an index of circuit guides.

Table 6-2. Circuit Guide Index

Circuit Guide	Paragraph
Power Supply	6.4.1
Current Source	6.4.2
Loop Delay Compensation	6.4.3
Current Switch	6.4.4
Hysteresis Switch	6.4.5
Triangle Buffer	6.4.6
Zero Crossing Detector	6.4.7
Sync	6.4.8
Capacitance Multiplier	6.4.9
Trigger	6.4.10
Trig Baseline	6.4.11
Square Shaper	6.4.12
Sine Converter	6.4.13
Preamplifier	6.4.14
Output Amplifier	6.4.15

### 6.4.1 Power Supply Guide

1. To determine a faulty power supply, check for the voltages given in table 6-3.

Table 6-3. Power Supply Checks

Supply	Voltage Tolerance	Maximum Regulator Input Ripple (p-p)	Maximum Regulator Output Ripple (p-p)
±15V Balance	30 ± 1.5 Vdc (a)		
+ 15V	(b)	1.5 Vac	10 mV
– 15V	(c)	1.5 Vac	10 mV
+ 5V	± 750 mV	1.5 Vac	10 mV
– 5V	± 750 mV	1.5 Vac	10 mV
+ 23V	± 1.15 Vdc	1.5 Vac	10 mV
- 23V	± 1.15 Vdc	1.5 Vac	10 mV

- (a) Measured between +15V and -15V supplies.
- (b) Measure and note +15V supply (V + 15).
- (c) -15V supply =  $-|V_{+15} \pm .01V|$ .

- 2. If the regulator input is bad, remove P5 and check for:
  - a. Shorted or open diodes (CR1, CR2, or CR3).
  - b. Shorted or open capacitors at the input of the regulator.
  - c. Short between the regulator metal mounting tab and chassis ground.
- 3. If the regulator input is good, check for:
  - a. Shorted or open capacitors at the output of the regulator.
  - b. Short between regulator metal mounting tab and chassis ground.
  - Excessive loading by main board circuits; to verify, lift jumper of the appropriate supply.
  - d. If all of the above conditions appear normal, replace the voltage regulator.

### 6.4.2 Current Source Guide

**Top of Dial Check:** Set the controls as follows; then perform the checks in table 6-4.

Control	Setting
Frequency Dial	2.0
FREQ MULT	1K
VERNIER	FREQ CAL
SYM	Off (extended)
VCG IN	Disconnected

Table 6-4. Current Source Check (Top of Dial)

Table 0-4. Culton Coulds Chican (1-op 31 - 1-1-)					
Test Point	Desired Results				
U14 pin 7	-5 ± .5 Vdc				
U13 pins 1, 2	-5 ± 5 Vdc				
Measure across R83	+3.8 ± .38 Vdc				
U8 pin 6	$-10.3 \pm 1.03  \text{Vdc}$				
Measure across R84 and R93	+3.8 ± .38 Vdc				
U13 pin 6	0 ± .01 Vdc				
U7 pin 6	+10.2 ± 1.02 Vdc				
Measure across R86 and R97	+3.8 ± .38 Vdc				

**VCG Check:** Set the controls as follows; then perform the checks in table 6-5.

Control	Setting
Frequency Dial	.02
FREQ MULT	1K
VERNIER	Full ccw
SYM	Off (extended)

VCG IN

Table 6-5. Current Source (VCG IN)

+5.0 Vdc input

Test Point	Desired Results			
U7 pin 6	+14.38 ± 1.44 Vdc			
U8 pin 6 (disconnect VCG IN)	-14.3 ± 1.43 Vdc			

10 MHz Range Check: Set the controls as shown below, then perform the checks in table 6-6.

Control	Setting
Frequency Dial	2.0
FREQ MULT	10M
VERNIER	FREQ CAL
SYM	Off (extended)
VCG IN	Disconnected

Table 6-6. Current Source Check (10 MHz Range)

Tubic o c. Curting	
Test Point	Desired Results
Measure across R99	+5.9 ± .59 Vdc
Measure across R83	+6.05 ± .61 Vdc
U8 pin 6	-8.2 ± .82 Vdc

**Variable Symmetry Check:** Set the controls as shown then measure the voltage across resistors R84, R85, R86, R87, R93, and R97. The measured voltages should read  $+0.38 \pm .04V$ .

Control	Settings
Frequency Dial	2.0
VERNIER	12 o'clock position
VCG IN	Disconnected
FREQ MULT	1K
SYM	On (depressed)

# 6.4.3 Loop Delay Compensation Guide

Set the controls as shown; then perform the checks in table 6-7.

Controls	Settings
Frequency Dial	2.0
VERNIER	FREQ CAL
VCG IN	Disconnected
FREQ MULT	10M
SYM	Off (extended)

Table 6-7. Loop Delay Compensation Checks

Pesired Results + 9.2 ± .92 Vdc + 8.5 ± .9 Vdc + 0.68 ± .07 Vdc - 9.05 ± .91 Vdc	
$+8.5 \pm .9 \text{Vdc}$ $+0.68 \pm .07 \text{Vdc}$	
+0.68 ± .07 Vdc	
_ 9.05 + 91 Vdc	
- 3.03 <u>- 3.03 </u>	
-8.32 ± .83 Vdc	
-4.2 ± .42 Vdc -1.6 ± .16 Vdc (+ Peak reference)	
-2.17 ± .22 Vdc (- Peak reference)	

## 6.4.4 Current Switch Guide

Set the controls as shown; then take waveform measurements. Refer to figure 6-10.

Controls	Settings
Frequency Dial	2.0
FREQ MULT	1K
SYM	Off (extended)
MODE	CONT (FUNC)




Figure 6-10. Current Switch Waveforms

## 6.4.5 Hysteresis Switch Guide

Set the controls as shown; then perform the checks in table 6-8, and take waveform measurements. Refer to figure 6-11.

Controls	Settings
Frequency Dial	2.0
FREQ MULT	1K
SYM	Off
MODE	CONT (FUNC)

Table 6-8. Hysteresis Switch Guide

Test Point	Desired Results	
U10 pin 4	-0.9 ± .09 Vdc (+ Peak reference)	
U10 pin 9	-2.8 ± .28 Vdc (- Peak reference)	
Q7 and Q8 emitters	-3.0 ± .3 Vdc	




Figure 6-11. Hysteresis Switch Waveforms


### 6.4.6 Triangle Buffer Guide

Set the controls as shown; then perform the checks in table 6-9 and take waveform measurements. Refer to figure 6-12. If, after setting the controls, the generator loop does not run, lift R45 at E23 and inject a  $\pm$  1.0V triangle into R45.

Controls	Settings
Frequency Dial	2.0
FREQ MULT	1K
SYM	Off
MODE	CONT (FUNC)

Table 6-9. Triangle Buffer Checks

Test Point	Desired Results
Q11 drain	+6.5 ± .65 Vdc
Q12 emitter	$0.3 \pm .03$ Vp-p triangle, offset $-10 \pm 1$ Vdc
Q12 base	$0.3 \pm .03$ Vp-p triangle, offset $-9.3 \pm .9$ Vdc
Q13 collector	+5.0 ± .5 Vdc



(a) Requires a X10 Probe (high impedance)

Figure 6-12. Triangle Buffer Waveforms

### 6.4.7 Zero Crossing Detector Guide

Set the controls as shown; then take waveform measurements. Refer to figure 6-13.

Controls	Settings	
Frequency Dial	2.0	
FREQ MULT	1K	
SYM	Off	
MODE	CONT (FUNC)	




Figure 6-13. Zero Crossing Detector Waveforms

### 6.4.8 Sync Guide

Set the controls as shown then perform the checks in table 6-10 and take waveform measurements, see figure 6-14.

Controls	Settings
Frequency Dial	2.0
FREQ MULT	1K
SYM	Off
MODE	CONT (FUNC)

Table 6-10. Sync Check

	Desired Results	
Test Point	Function: Sine or Triangle Wave	Function: Square Wave
CR4 cathode	+1.2 ± .12 Vdc	-5 ± .5 Vdc
U6 pins 4 and 6	-1 ± .1 Vdc	-4.3 ± .43 Vdc
U6 pins 2 and 11	-1.8 ± .18 Vdc	-0.8 ± .08 Vdc
Q5/Q6 emitters	-1.6 ± .16 Vdc	-1.6 ± .16 Vdc

# 6.4.9 Capacitance Multiplier Guide

Set the controls as shown; then take the waveform measurements. Refer to figure 6-15.

Settings
2.0
100
Off
CONT (FUNC)




Figure 6-14. Sync Waveforms




Figure 6-15. Capacitance Multiplier Waveforms

## 6.4.10 Trigger Guide

**TRIG or CONT Check:** Set the controls as shown; then take the waveform measurements. Refer to figure 6-16.

Controls	Settings
Frequency Dial	2.0
FREQ MULT	1K
MODE	TRIG (FUNC) or
	CONT (FUNC)
TRIG IN	± 1V 1 kHz Square wave





Figure 6-16. Trigger Waveforms (TRIG or CONT)

**GATE Checks:** Set the controls as shown; then take the waveform measurements. Refer to figure 6-17.

Controls	Settings
Frequency Dial	2.0
FREQ MULT	1K
MODE	GATE (FUNC)
TRIG IN	± 1V 1 kHz Square wave



### 6.4.11 Trigger Baseline Guide

**Trigger or Gate Mode Problems:** Set the controls as shown; then take the waveform measurements. Refer to figure 6-18.

Controls	Settings
Frequency Dial	2.0
FREQ MULT	10K
SYM	Off
MODE	TRIG (FUNC) or
	GATE (FUNC)
	(Depends on symp-
	tom—GATE (FUNC)
	preferred
TRIG LEVEL	Approximately
	centered
TRIG IN	± 1V 10 kHz Square
	wave




Figure 6-18. Trigger Baseline Waveforms

**Continuous FUNCTION Mode Problems:** Set the controls as shown; then take the waveform measurments. Refer to table 6-11.

Controls	Settings
Frequency Dial	2.0
FREQ MULT	10K
SYM	Off
MODE	CONT (FUNC)

Table 6-11. Trigger Baseline Check (Continuous)

Test Point	Desired Results
U5 pin 12	$-0.8 \pm .08  \text{Vdc}$
U5 pin 14	-1.8 ± .18 Vdc
Q17 emitter	$-1.5 \pm .15  \text{Vdc}$
Q19 base	+2.6 ± .26 Vdc
Q19 emitter	+ 1.7 ± .17 Vdc
Q20 emitter	+5.5 ± .55 Vdc
Q21 emitter	+5.5 ± .55 Vdc
Q13 emitter	± 1.0V triangle

### 6.4.12 Square Shaper Guide

Set the controls as shown; then perform the checks in table 6-12 and take waveform measurements. Refer to figure 6-19.

Controls	Settings
Frequency Dial	2.0
FREQ MULT	1K
SYM	Off
MODE	CONT (FUNC)
FUNCTION	See Table 6-12 and Fig 6-19

Table 6-12. Square Shaper Checks

	Desired Results	
Test Point	Sine or Triangle	Square
Q22 emitter	$-3.0 \pm .3  \text{Vdc}$	$-3.0 \pm .3 \text{ Vdc}$
U4 pin 13	$-0.8 \pm .08  \text{Vdc}$	$-4.3 \pm .43  \text{Vdc}$
Q26 base	$-0.8 \pm .08  \text{Vdc}$	-4.2 ± .42 Vdc
Q26 emitter	-1.6 ± .16 Vdc	$-4.0 \pm .4 \text{ Vdc}$
CR24 anode	+1.6 ± .16 Vdc	-1.5 ± .15 Vdc

### 6.4.13 Sine Converter Guide

Set the controls as shown; then perform the checks in table 6-13 and take waveform measurements. Refer to figure 6-20.

Controls	Settings
Frequency Dial	2.0
FREQ MULT	1K
SYM	Off
MODE	CONT (FUNC)
FUNCTION	Sine




Figure 6-19. Square Shaper Waveforms

Table 6-13. Sine Converter Checks

Test Point	Desired Results
Junction R170 and R171	+14.8 ± 1.5 Vdc
Junction R173 and R174	$-14.8 \pm 1.5 \text{Vdc}$
U3 pin 2	0.0V (Full scale current = 2 mA




Figure 6-20. Sine Converter Waveforms

# 6.4.14 Preamplifier Guide

**DC Problems:** Set the FUNCTION control to DC; then perform the checks in table 6-14.

Table 6-14. Preamplifier Checks (DC)

Tuble e :	
Test Point	Desired Results
U1 pin 2	+14.86 ± 1.5 Vdc
U1 pin 3	$-0.7 \pm .07  \text{Vdc}$
U1 pin 13	-1.4 ± .14 Vdc
U1 pin 9	$-0.7 \pm .07  \text{Vdc}$
U1 pin 4	0.0 ± 10 mV
U1 pin 8	0.0 ± 10 mV
U1 pin 12	+5.8 ± .58 Vdc
U1 pin 11	+6.6 ± .66 Vdc
Q27 base	+9.6 ± .96 Vdc
Q27 emitter	+ 10.3 ± 1 Vdc
Q28 collector	+11.3 ± 1.1 Vdc
	-i

**Function Problems:** Set the controls as shown; then take the waveform measurements. Refer to figure 6-21.

Settings
2.0
1K
Off
CONT (FUNC)
Square




Figure 6-21. Preamplifier Waveforms

# 6.4.15 Output Amplifier Guide

Set the controls as shown; then take the waveform measurements. Refer to table 6-15.

Controls	Settings
FUNCTION	DC
DC OFFSET	Off

Table 6-15. Output Amplifier Checks

Test Point		Desired Results	
	Base	+11.7 ± 1.2 Vdc	
Q30	Emitter	+11 ± 1.1 Vdc	
	Collector	+19 ± 1.9 Vdc	
Q32	Collector	+ 22.8 ± 2.3 Vdc	
	Base	- 12 ± 1.2 Vdc	
Q31	Emitter	-11.3 ± 1.1 Vdc	
	Collector	- 19 ± 1.9 Vdc	
Q33	Collector	$-22.7 \pm 2.3  \text{Vdc}$	
	Base	+ 18.3 ± 1.8 Vdc	
Q36	Emitter	+ 19 ± 1.9 Vdc	
	Collector	+0.7 ± .07 Vdc	
007	Emitter	$+0.05 \pm .003  \text{Vdc}$	
Q37	Collector	+ 22.5 ± 2.3 Vdc	
Q38	Emitter	+0.05 ± .005 Vdc	
0007	Cathode	+23 ± 2.3 Vdc	
CR27	Anode	+0.6 ± .06 Vdc	
VDE	Input	+31 ± 3.1 Vdc	
VR5	Output	+24 ± 2.4 Vdc	
Q34	Collector +22.8 ± 2.3		
	Base	$-18.3 \pm 1.8  \text{Vdc}$	
Q39	Emitter	-19 ± 1.9 Vdc	
	Collector	$-0.05 \pm .005  \text{Vdc}$	
040	Emitter	$-0.05 \pm .005  \text{Vdc}$	
Q40	Collector	$-21 \pm 2.1 \text{ Vdc}$	
Q41	Emitter -0.05 ± .005		
CR28	Anode -23 ± 2.3 Vo		
Q35	Base -0.6 ± .06 V		
	IN	-31 ± 3.1 Vdc	
VR6	ADJ	$-21.3 \pm 2.1 \text{ Vdc}$	
	OUT	$-23.6 \pm 2.4  \text{Vdc}$	
	Pin 2	0.0 ± 10 mVdc	
U2	Pin 6	$-0.05 \pm .005  Vd$	

## 6.5 PULSE BOARD TROUBLESHOOTING

The easiest method of isolating pulse board problems is to use the front panel switches. To begin, set the controls as shown in table 6-16. If the malfunction is present, go to figures 6-22 and 6-23. If the malfunction is not present, begin pressing the switches listed in table 6-17 until the malfunction occurs. Use the figure or table referenced to further isolate and solve the problem.

Figures 6-22 through 6-33 and table 6-19 are directly related to switch positions. Most figures associated with the switch positions are simplified schematics, timing diagrams, or troubleshooting charts.

The simplified schematics are provided as aids because of the complicated logic switching of the pulse board. These schematics use solid-heavy lines to indicate signal flow, and dashed-heavy lines to indicate logic control lines. Rectangles represent circuit blocks, most of which are covered in figures 6-34 through 6-44. See table 6-18 for a listing of these figures. Those blocks not covered are simple circuits and are shown on the schematics in the rear of this manual.

Table 6-16. Initial Settings

Controls	Settings	
Frequency Dial	2.0	
PULSE DELAY/BURST RATE	10K/1K	
VERNIER	ccw	
PULSE	NORM	
PULSE WIDTH/BURST WIDTH	10μs/100μs	
VERNIER	ccw	
INV	Extended (noninverted)	
PULSE/SQUARE OUTPUT	:Ft:	
FREQ MULT	10K	
VERNIER/SYM	FREQ CAL (cw)	
SYM	Extended (VERNIER selected)	
MODE	CONT (FUNC)	
TRIG LEVEL	ccw	
FUNCTION	PULSE/BURST	
DC OFFSET button	Extended (off)	
OUTPUT ATTEN	All extended (0 dB)	
AMPLITUDE	MAX (cw)	




Table 6-17. Pulse Board Problem Switch Position

Со	ntrols	Figure	Table	Paragraph
PULSE:	NORM	6-22 and 6-23		
	PULSE DLY	6-24 and 6-25		
	DBL PULSE	6-26 and 6-27		
	SYNC DLY	6-28 and 6-29		
FUNCTION:				6.3.4
	PULSE	6-22 and 6-23		
MODE:			1	
FUNC:	CONT	6-22 and 6-23		
	TRIG	6-30 and 6-31		
	GATE	6-22 and 6-23		
BURST:	CONT	6-32 and 6-33		
	TRIG	6-32 and 6-33		
	GATE	6-32 and 6-33		
PULSE/SQI	JARE OUTPU	Т:		
			6-19	
			6-19	
			6-19	
	INV		6-19	
OUTPUT: PULSE/SQUARE OUT		6-19		
!	PULSE SYNC	OUT	6-19	
I	FUNC OUT (F	UNCTION: )	6-19	

Table 6-18. Circuit Block Figures

Title	Figure
T Enable Block Diagram	6-34
T Enable Troubleshooting	6-35
DLY Enable Block Diagram	6-36
DLY Enable Troubleshooting	6-37
Pulse Output Block Diagram	6-38
Pulse Output Troubleshooting	6-39
Sync One-Shot Troubleshooting	6-40
Width One-Shot Troubleshooting	6-41
Width One-Shoot Current Source Troubleshooting	6-42
Width One-Shot Timing Diagram	6-43
Delay One-Shot Troubleshooting	6-44
Delay One-Shot Timing	6-45

# Table 6-19. PULSE/SQUARE OUTPUT Checks

Before performing the following checks, set the controls as shown.

Control	Settings
Frequency	2.0
FREQ MULT	1K
SYM	Extended (off)
MODE	CONT (FUNC)
FUNCTION	Ⴂ or PULSE
PULSE/SQUARE	
OUTPUT	Set to position for mal- function. See table below.

Switch Position for Malfunction	Check
ıπ	SW9-A/B, J2 pin 9, See paragraph 6.4.12
'L!	SW8-A/B, J1 pin 10, See paragraph 6.4.12
Ft	SW10-A/B, J2 pins 9 and 10, See paragraph 6.4.12
INV (trigger on SYNC OUT)	SW7-A/B, CR13, U2 pins 3, 4, 5.
FUNCTION- \(\bar{\Bar}\)	J2 pin 2, CR12.
FUNCTION-PULSE	J2 pin 1, CR11.




Figure 6-23. Pulse-Norm Troubleshooting





Figure 6-25. Pulse Dly Troubleshooting






Figure 6-24. Pulse Dly Block and Timing Diagram




Figure 6-26. Dbl Pulse Block and Timing Diagram




Figure 6-27. Dbl Pulse Troubleshooting




Figure 6-29. Sync Dly Troubleshooting




Figure 6-28. SYNC DLY Block and Timing Diagrams





Figure 6-30. Trig (Func) Block Diagram






Figure 6-32. Cont (Burst)/Gate (Burst) Block and Timing Diagrams




Figure 6-33. Cont (Burst) Troubleshooting




Figure 6-34. T Enable Block Diagram.




Figure 6-35. T Enable Troubleshooting




Figure 6-36. DLY Enable Block Diagram.




Figure 6-37. DLY Enable Troubleshooting




Figure 6-38. Pulse Output Block Diagram.




Figure 6-39. Pulse Output Troubleshooting




Figure 6-40. Sync One-shot Troubleshooting




Figure 6-41. Width One-shot Troubleshooting




Figure 6-42. Width One-Shot Current Source Troubleshooting




Figure 6-44. Delay One-shot Troubleshooting




Figure 6-43. Width One-shot Timing Diagram.




Figure 6-45. Delay One-shot Timing Diagram.

# 6.6 TROUBLESHOOTING INDIVIDUAL COMPONENTS

### 6.6.1 Transistor

- A transistor is defective if more than one volt is measured across its base-emitter junction in the forward direction.
- A transistor when used as a switch may have a few volts reverse bias voltage across base emitter junction.
- If the collector and emitter voltages are the same, but the base emitter voltage is less than 500 mV forward voltage (or reversed bias), the transistor is defective.
- A transistor is defective if its base current is larger than 10% of its emitter current (calculate currents from voltage across the base and emitter series resistors).
- 5. In a transistor differential pair (common emitter stages), either their base voltages are the same in normal operating condition, or the one with less forward voltage across its base emitter junction should be off (no collector current); otherwise, one of the transistors is defective.

### 6.6.2 Diode

A diode (except a zener) is defective if there is greater than one volt (typically 0.7 volt) forward voltage across it.

# 6.6.3 Operational Amplifier

- The "+" and "-" inputs of an operational amplifier will have less than 15 mV voltage difference when operating under normal conditions.
- When the output of the amplifier is connected to the "-" input (voltage follower connection), the

- output should be the same voltage as the "+" input voltage; otherwise, the operational amplifier is defective.
- 3. If the output voltage stays at maximum positive, the "+" input voltage should be more positive than "-" input voltage, or vice versa; otherwise, the operational amplifier is defective.

## 6.6.4 FET Transistor

- No gate current should be drawn by the gate of an FET transistor. If so, the transistor is defective.
- The gate-to-source voltage is always reverse biased under a normal operating condition; e.g., the source voltage is more positive than the gate voltage for 2N5485, and the source voltage is more negative than gate voltage for a 2N5462. Otherwise, the FET is defective.
- If the device supplying gate voltage to an FET saturates, the FET has too large a Vgs (pinch off) for the circuit and should be replaced.

# 6.6.5 Capacitor

- 1. Shorted capacitors have 0V across their terminals.
- Opened capacitor can be located (but not always) by using a good capacitor connected in parallel with the capacitor under test and observing the resulting effect.
- Leaky capacitors will often have a decreased voltage across their terminals.

# 6.6.6 Digital ECL ICs

- 1. The device is operating correctly if the output high state is -0.81 to -0.96V and low state is -1.65 to -1.85V.
- The input must show the same two levels as in step 1.

# SECTION PARTS LIST AND SCHEMATICS

### 7.1 DRAWINGS

The following assembly drawings, (with parts lists) and schematics are in the arrangement shown below.

### 7.2 ERRATA

Under Wavetek's product improvement program, the latest electronic designs and circuits are incorporated into each Wavetek instrument as quickly as development and testing permit. Because of the time needed to compose and print instruction manuals, it is not always possible to include the most recent changes in the initial printing. Whenever this occurs, an errata is prepared to

summarize the changes made and is inserted in the shipping carton with this manual. If no errata exists, the manual is correct as printed.


### 7.2 ORDERING PARTS


When ordering spare parts, please specify part number, circuit reference, board, serial number of unit and the function performed.


#### NOTE


An assembly drawing number is not necessarily the assembly part number. However, the assembly parts list number is the assembly part number.


DRAWING DRAWING I	NUMBER
Instrument Schematic 0004-00-	-0181
Instrument Parts List 1000-00-	-0181
Chassis Assembly 0102-00-	-0951
Chassis Parts Lists 1101-00-	-0951
Generator Board Schematic 0103-00-	2926
Generator Board Assembly 1100-00-	
Generator Board Parts List 1100-00-	2929
Generator Board Switch Assembly 0102-00-	
Generator Board Switch Parts List 1202-00-	0953
Pulse Board Schematic 0103-00-	0946
Pulse Board Assembly 1100-00-	0946
Pulse Board Parts List 1100-00-	0946
Pulse Board Switch Assembly 0102-00-	0966
Pulse Board Switch Parts List 1202-00-	0966
Rear Panel Assembly 0102-00-	0952
Rear Panel Parts List 1101-00-	
Front Panel Assembly 0102-00-	N981
Front Panel Parts List 1101-00-0	


































THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND DESIGN RIGHTS BELONGING TO MAVETER AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION DEBATION AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION -R214--CR27₩ -R207--- R205--RV1-OE8 -R206--- C97--VR4 | | VR2 -R250---R251--VR5 -C157-<del>--</del>C1--←CR28— —R252— C4 —R1— ---R2--**ASSEMBLY** POWER SUPPLY O TO + CR3 F C9 R119 Õ E22 TRIGGER | / / - 15V**Q**, **→**CR4 TP1 🔿 -C116--R202-1 0. 1 → CR21---CR17►+ O × DET -R196- 1 R124 -R246-ŎE: — C46 U14 / / — R72 — CURRENT FB1 Ó —R66— CURRENT —R64— SOURCES 041 | 0 ---~ O \R65 R228 O TP4 040 - R247 -C108-- R230 ₽ 2 - R74 - 1 - R213 Ť (C81 1 TO 014 —C98— - R221 -- R208--SINE 1 — R172— - R163— - R163— - C76— - CONVERTER -R212--C94; R220 000 FREQ MULT -R204 -R216--C103- R211 -R223-—C5C——R79— -C101-OUTPUT -R176- SW5 \_\_J\_\_ TOE24 B CR32 SW8 0 U9 -R114- 1 1 1 1 E27 012 E See separate parts list 1100-00-2929 -C60-1.555 -655-SW6 SW2 SW3 SW4 SW1 5 = -C58--R104-R102 -C122-- C55-CAP MULTIPLIER SW7 -C120-TRIANGLE BUFFER I MADE FROM 0100-00-0834-3H WAVETEK 34 BHJ. 1 A 1984 GENERATOR BOARD FINISH WAVETER PROFES DO NOT SCALE DING 1100-00-2926 SHEET


8 BY DATE APP REV THIS DOCUMENT CONTAINS PROPRIETARY INFOR-MATION AND DESIGN RIGHTS BELONGING TO WAYETER AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION, OPERATION, AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION. D JAVETEK NO. GTY/PT D ORIG-MFOR-PART-NO MFCR HAVETEK NO. QTY/PT PART DESCRIPTION ORIG-MEGR-PART-NO REFERENCE DESIGNATORS REFERENCE DESIGNATORS PART DESCRIPTION ORIG-MFGR-PART-NO MFQR IAVETEK NO. GTY/PT REFERENCE DESIGNATORS PART DESCRIPTION 0101-00-2929 1500-44-7203 NONE ASSY DRAWING 0101-00-2929 NONE FLPAC C5R472F C34 CAP, MYLR, . 0047MF, 50V ASSY. PC BD PREPPED 1208-00-2931 SCHEMATIC 0103-00-2926 NUME 500-44-7303 NONE C50473F CAP, MYLR, . 047MF, 50V C35 191-0950 REF . 1208-00-1721 1500-44-7403 NONE SPK ASSY, XSISTER MINTO 190-0996 ELPAC CAP, MYLR, 47MF, 50V C36 C57 BRACKET CAP, CER DISK, 5PF, 1KV, 10% 0311-00018 1500-00-5011 1500-51-3000 C153 C66T C85 75-TRIKO-02 3. 5/13PF(0 TRIKO CAP VAR CER 3.5/13PF 160V REF: 108.0130 C37 C81 NONE SPK ASSY, BOARD MNTG ANGLE 190-1024 1206-00-1024 500-01-0011 CAP, CER, 10PF, 1KV DD-100 C156 C30 C73 C86 2800-11-0003 TRANSIPAD 10123N(DBS) 208-00-2930 NONE ASSY, KIT PREWAVE NONE 1208-00-2930 CAP, CER, 100PF, 1KV DD-101 1500-01-0111 800-11-0004 C31 LOAD 191-0950 REF #: 531-218 TRANSIPAD NONE 1208-00-1720 CAP, CER, . 001UF, 1KV DD-102 1500-01-0211 100-00-0001 C104 C105 C91 FERRY 56-590-65/3B FB3 FB4 FERRITE BEAD C122 CAP, CER, MON, 1MF, 50V, AXIAL CAC03Z5U104Z05QA 500-01-0405 C1 C10 C100 C101 C103 C108 CAP, CER, MON, . 1MF, 50V, CAC03Z5U104Z050A 1500-01-0405 FARIT 3100-00-0002 BALUN CORE 2873000902 FB1 FB2 600-01-0103 BECK C33T CAP, MICA, 56PF, 500V DM15-560J ARCO 500-15-6000 POT. TRIM, 100 91AR100 R17 R203 R211 R245 R96 C121 C123 C152 C154 C157 CAP, ELECT, 1000MF/50V RADIAL LEAD, SP . 30 4600-01-0315 C13 RE102M50V16X25 500-31-0203 C158 C18 C20 C21 C22 C23 91AR10K BECK C158 C18 C29 C21 C22 C23 C26 C27 C28 C27 C38 C37 C40 C41 C42 C43 C44 C46 C47 C48 C47 C5 C50 C52 C53 C54 C58 C61 C63 C64 C65 C67 C70 C71 C74 C75 C76 C77 C77 C8 C80 R106 R185 R94 POT, TRIM, 10K BECK 4400-01-0402 71AR100 R165 R63 R65 POT, TRIM, 100K 100-02-0079 CONN, HEADER -640386-0 1600-02-0101 POT, TRIM, 200 91AR200 R159 R254 R3 J1 J2 J3 J4 CONN, BOTTOM ENTRY, PC 09-52-3102 MOLEX 2100-02-0128 4600-02-0201 BECK C83 C87 C88 C92 C96 C97 C99 FOT, TRIM, 2K 91AR2K R102 NONE SOCKET, PIN S-430**-**25 2100-03-0064 RECK 4600-02-0301 91AR20K POT, TRIM, 20K R258 R51 1500-01-5111 CAP, CER, 150PF, 1KV DD-151 TP1 TP2 TP3 TP4 TP5 TP6 TP7 BUSS BAR STANDOFF C102T 2110-001 BECK 4600-05-0104 91AR500 POT, TRIM, 500 CAP, CER DISK, 1. 5PF, 1KV, TEMP NCD1. SPF1KVK750-CR NIC 1500-01-5507 C59 NONE L6/50 LAMP 2400-02-0014 4700-25-0100 STKPL RC-1/2-10J RES. C. 1/2W. 5%. 10 R213 R220 R221 R228 R230 NONE SUPER KIT 2500-0191-02 2500-0191-02 ASSEMBLY NO. 1208-00-2930 ASSEMBLY NO. 1100-00-2929 ASSEMBLY NO. 1208-00-2930 REV WAVETEK WAVETEK WAVETEK ASSY, KIT PREWAVE LOAD 191-0950 ASSY, PCA GENERATOR BD ASSY, KIT PREWAVE LOAD PARTS LIST PARTS LIST PARTS LIST PAGE 3 191-0950 PAGE 1 PAGE 1 ORIG-MFGR-PART-NO HAUFTEK NO GTY/PT PART DESCRIPTION WAVETEK NO. QTY/PT REFERENCE DESIGNATORS REFERENCE DESIGNATORS PART DESCRIPTION DRIC-MEOR-PART-NO MECR PART DESCRIPTION GTY/PT ORIG-MFOR-PART-NO WAVETEK NO. REFERENCE DESIGNATORS MFCR R247 500-02-2011 NONE SUPER KIT 2500-0191-03 2500-0191-03 CAP, CER, 22PF, 1KV DD-220 STKPL 4700-25-2704 RC-1/2-275J RES, C, 1/2W, 5%, 2. 7M CRL STANDOFF, SHACE . 187L . 250DIA, 4-40, KNURL DD-221 1500-02-2111 700-25-3904 C107 C94 CAP, CER, 220PF, 1KV BR6911SPB-0. 187-34 LYNTE 2800-06-0018 RES, C, 1/2W, 5%, 3. 9M RC-1/2-395J 1500-03-0001 DD-300 4701-03-1000 C16 C24 C25 C60 C68 C69 CAP, CER, 30PF, 1KV RES. MF. 1/8W. 1%, 100 RN35D-1000F 9103 R138 R139 R166 R167 NONE HEATSINK 2600-11-0006 500-03-3011 C45 C51 C62 C82 CAP, CER, 33PF, 1KV DD-330 POT, CONT, 500 FROM: 4600-05-0105 R201 1609-75-0106 609-75-0106 CK-502 CRL 1500-05-0210 4701-03-1001 CAP, CER. . 005MF, 50V RN55D-1001F RES, MF, 1/8W, 1%, 1K R10 R121 R125 R130 R133 В CRL 500-05-6101 R134 R14 R140 R15 R200 R23 DD-561SLL R39T RES. NF. 1/8W, 12, 2, 21K RN550-2211F 4701-03-2211 C115 CAP, CER, 560PF, 1KV RAA RAB R53 R6 R74 R82 R83 ARCO 500-11-5100 В R222 RES. MF. 1W. 1%. 100 RN70D-1000F 4701-33-1000 C15 CAP, MICA, 150PF, 500V DM15-151J 4701-03-1002 RN55D-1002F RES, MF, 1/8W, 1%, 10K R190 R260 R36 R67 R69 Q40 Q41 CD15FC561F03 CDE 1500-15-6102 2N5160-18(0BS C32 CAP, MICA, 560PF, 300V 4901-05-1600 1701-03-1003 RES, MF, 1/8W, 1%, 100K RN55D-1003F 037 038 1500-31-0002 R110 CAP, ELECT, 10MF/25V NRE 10/63 TRANS, SEL, 2N386 1998-00-0051 MUTK 4998-00-0051 C106 C19 C93 QTY: 1: 4901-03-B660 RADIAL LEAD, SP .10 RN55D-1004F 4701-03-1004 RES, MF, 1/8W, 1%, 1M R111 R52T R64 CAP. ELECT. 100MF.35V RADIAL LEAD.SP .20 SU1 SU2 SU3 SU4 SWITCH 102-00-0009 NRE101M35V10X12. 5 NIC 1500-31-0102 MEPCO 4701-03-1009 C11 C110 C12 C2 C6 C95 5043ED1ÓR100 102-00-0009 R104 R113 R162 R182 R196 R204 R205 R206 R248 R251 R252 R255 R45 R54 R55 RES. ME. 1/8W, 1%, 10 SWITCH, 2PDT, MOM. 5102-00-0010 5102-00-0010 500-31-0203 NRE102M50V16X25 CAP, ELECT, 1000NF/50V C14 C3 C4 4701-03-1101 SWITCH, 4PDT, P-F 5102-00-0011 5102-00-0011 RADIAL LEAD, SP .30 RN55D-1101F RES, MF, 1/8W, 1%, 1. 1K R21 R253 CAP, ELECT, 2200MF, 16V RADIAL LEAD, SP .30 NONE BUTTON, CONICAL F01-01 (BLACK) ECEA1CV222SC 1500-32-2201 4701-03-1210 103-04-0006 RN55D-1210 R1 R143 R218 R5 RES, MF, 1/8W, 1%, 121 THERMISTOR 18.6 OHMS +/-25% CUST COATED R161 4701-03-1211 155-180FAK-B01 5300-00-0002 RES, MF, 1/8W, 1%, 1. 21K RN55D-1211 R16 R192 R2 R216 R229 R4 CAP ELECT 16V RADIAL 1500-36-8201 NRE682M16V22X41 C9 4701-03-1212 RES, MF, 1/8H, 1%, 12, 1K RN55D-1212F R170 R175 1500-41-0444 C55 CAP, MYLAR, . 1MF, 100V 225P10491WD3 SPRAC ASSEMBLY NO. 1208-00-2930 ASSEMBLY NO. 1100-00-2929 ASSEMBLY NO. 1208-00-2930 TITLE TITLE WAVETEK WAVETEK WAVETEK ASSY, KIT PREHAVE LOAD ASSY, PCA GENERATOR BD ASSY, KIT PREMAVE LOAD PARTS LIST PARTS LIST PARTS LIST PAGE 4 PAGE 2 PAGE 2 REMOVE ALL BURRS AND BREAK SHARP EDGES WAVETEK SAN DIEGO + CALIFORM Α FLEASE APPRO PARTS LIST PCA, GENERATOR FINISH WAVETEK PROCESS DO NOT SCALE DWG 1100-00-2929 191 NOTE: UNLESS OTHERWISE SPECIFIED SHEET 1 OF 3 23338 1 3 5 4 7 6


2 THIS DOCUMENT CONTAINS PROPRIETARY INFOR-MATION AND DESIGN RIGHTS BELONGING TO WAYETE AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALBRATION, OPERATION, AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION. REV BY DATE APP D REFERENCE DESIGNATORS PART DESCRIPTION ORIG-MFOR-PART-NO MFOR HAVETEK NO. GTY/PT REFERENCE DESIGNATORS PART DESCRIPTION DRIC-HEOR-PART-NO R163 R31 MFOR HAVETEK NO. GTY/PT RES, MF, 1/8W, 1%, 124 RN55D-1240E REFERENCE DESIGNATORS PART DESCRIPTION 4701-03-1240 ORIG-MFOR-PART-NO R36 MFOR HAVETEK NO. GTY/PT RES, MF, 1/8W, 1X, 12, 4K RN55D-1242F 4701-03-1242 R131 R141 R22 RN55D-4641F R231 R264 RES, MF, 1/8W, 1%, 4, 64K 4701-03-4641 ESBN1 RES, MF, 1/84, 1%, 140 RN55D-1400F R44 R57 4701-03-1400 RES, MF, 1. 8W, 1%, 46. 4 RN550-4484E CR32 CR33 R152 DIODE, ZENER SOOMW SILICON PLANAR 701-03-4649 RES, MF, 1/8W, 1%, 150 RN55D-15006 R120 R129 R155 R181 R207 R250 R41 4801-01-0959 4701-03-1500 RES. MF. 1/8, 12, 499 RN550-4990F R114 R117 4701-03-4990 RES, MF, 1/8W, 1%, 1. 5K RN55D-1501F CR7 DIODE, HIC 4701-03-1501 1N5282 R168 R173 R100 R105 R178 R189 R71 R72 RES. MF, 1/8W, 1%, 4, 99K CONDUCTANCE, ULTRA FAIR 4801-01-5282 RES. MF. 1/8W. 1%, 15K N55D-4991F RN55D-1502F 1701-03-1502 4701-03-4991 R202 R34 R164 R98 RES, MF, 1/8W, 1%, 15 RES, MF, 1/8W, 1%, 49, 9K RN55D-4900c NSSD-1580F CR1 CR3 DIODE, RECTIFIER, 4701-03-1509 4701-03-4992 R127 R135 R137 R197 R9 2KBP02F R150 4801-02-0254 RES. MF. 1/84, 12, 1 A24 ES. MF. 1/8W. 12. 51 1 RN55D-1621F RN550-51R1F 4701-03-1621 TRM 4701-03-5119 R267 CR22 CR23 CR24 DIODE, ULTRA FAST RES, MF, 1/8W, 1%, 165 N55D-1650F RES, MF, 1/8W, 1%, 523 1 N4244 RN550-5230F T/CSF TRW 4807-02-0777 4701-03-1650 4701-03-5230 CR10 CR11 CR12 CR13 CR14 CR15 CR16 CR17 CR20 CR21 CR25 CR26 CR4 CR5 R208 R244 DIODE 1N4148 COMPUTER, G/P, 75V, 200M A, SWITCHING RES. MF, 1/8H, 1%, 182 RES, NF, 1/8W, 1%, 59 RN55D-5980F RN55D-18206 4807-02-6666 4701-03-5909 4701-03-1820 R142 R144 R146 R156 R210 R214 R243 R249 R30 R32 R73 R70 RES, MF, 1/8H, 1%, 200 RES, MF, 1/8W, 12, 604 RN55D~2000F RN550-6040F 4701-03-2000 4701-03-6040 R145 R209 R242 CR30 CR31 CR8 CR9 DIODE 5082-2811 SCHOTTKY, 15V, 20MA RES, MF, 1/8W, 1%, 619 1N55D-6190F 5082-2811 R223 R35T R40 4809-02-2811 4701-03-6190 RES. MF. 1/84, 1%, 2K RN55D-2001F R240 R266 4701-03-2001 RES, MF, 1/8W, 1X, 61, 9 RN55D-61R99 CR18 19 DIODE, SET, 2-FD-777 GTY: 2: 4807-02-0777 R257 R59 4701-03-6199 RES, MF, 1/8W, 1%, 20K 48<del>98-00-</del>0003 RN55D-20026 R115 R116 R122 R123 1878-00-0003 TRM 4701-03-2002 ES. MF. 1/8H, 12, 681 RN55D-6810F R188 4701-03-6810 TRW ES, MF, 1/8W, 1%, 215 CR2 TRU 4701-03-2150 BRIDGE ASSY, 4 AMP RES, MF, 1/8W, 1%, 6. 81K N55D-6811F RS602 R191 R193 DIODE TRW 4899-00-0037 4701-03-6811 RES, MF, 1/8W, 1%, 21. 5K N55D-2152F R263 R268 RV1 4701-03-2152 DIODE, VARISTOR RES, MF, 1/8W, 1%, 68. 1 V56ZAB R126 R153 RES. NF. 1/8N. 1%, 221 4701-03-AR19 R179 R195 R261 R42 R43 RN55D-2210F **G34** TRANS 2N2219A NPN GENERAL PURPOSE TO-5 4701-03-2210 RES. MF. 1/8W. 1%, 750 2N22194 901-02-2191 4701-03-7500 R246 R47 RES, MF, 1/8W, 1%, 78. 7 Q5 Q6 TRANS, SILICON, PLANAR, EPITAXIAL, NPN, TO-18 4701-03-7879 2N2369A WAVETEK 4901-02-3691 ASSEMBLY NO. 1208-00-2930 ASSY, KIT PREWAVE LOAD 191-0950 PARTS LIST WAVETEK ASSEMBLY NO. 1208-00-2930 ASSY, KIT PREWAVE LOAD 191-0950 PARTS LIST WAVETEK PAGE 5 ASSEMBLY NO. 1208-00-2930 ASSY. KIT PREHAVE LOAD 191-0950 PARTS LIST PAGE 7 PAOF 9 REFERENCE DESIGNATORS PART DESCRIPTION ORIO-MFOR-PART-NO WAVETEK NO GTY/PT REFERENCE DEBIGNATORS PART DESCRIPTION R11 R37T OR TO-MFOR-PART-NO MFOR HAVETEK NO. QTY/PT RES, MF, 1/8H, 1%, 2, 21K RN55D-2211F REFERENCE DEBIONATORS 4701-03-2211 PART DESCRIPTION ORIG-MEGR-PART-NO R18 HAVETEK NO GTY/PT RES, NF, 1/8W, 12, 240 N55D-2400F **R60** 4701-03-2400 RES, MF, 1/8H, 1%, 8. 25K R20 R232 R233 R234 R265 N55D-8251F 4701-03-8251 RES, MF, 1/8W, 1%, 249 RN55D-2490F R101 4701-03-2490 RES, NF, 1/8W, 1%, 909 TRANS 2N2905A PNP R147 R148 R157 R215 R225 R66 R78 R91 N550-9090s 901-02-9051 4701-03-9090 RES, NF, 1/8H, 1%, 2, 49K RN55D-2491F R108 012 013 017 018 619 022 023 TRANS, NPN, TO-92 025 026 028 03 030 032 04 4701-03-2491 RES, MF, 1/8W, 1%, 9. 09K RN350-9091F 4701-03-9091 R107 2N3563 FAIR R154 4901-03-5630 RES, MF, 1/84, 1%, 24, 9K RES. MF. 1/8W. 1X, 90. 9 N350-90R96 RN55D-2492F TRH 4701-03-9099 4701-03-2492 R177 R217 R219 R227 RES, MF, 1/4H, 1%, 1K REB, MF, 1/8H, 1%, 2, 74K RN55D-2741F NAOD: 0016 TRH 010 В 4701-03-2741 4701-13-1001 TRANS, NPN, -TO-92 1P83646 R25 R26 4901-03-6460 RES, NF. 1/4H, 1%, 49, 9 EB, NF, 1/8W, 12, 27 4 029 TRW 4701-13-4999 TRANS, GENERAL PURPOSE, NPN, TO-92 4701-03-2749 202503 R194 R184 4901-03-9030 RES, MF, 1/8W, 1X, 301 RES, NF. 1/4H, 12, 619 В RN55D-3010 N60D-6190F TRM 4701-13-6190 4701-03-3010 R118 R183 R49 R50 R7 R79 R235 R23A Q14 RES, MF, 1/2N, 1%, 95. 3 TRANS 2N3904 NPN GENERAL PURPOSE T RES, MF, 1/8W, 1%, 3. 01K RN55D-3011F NASD-95836 FAIR 4901-03-9040 TRW 4701-03-3011 4701-23-9539 R224 REB. NF. 1W. 1X. 100 R186 RN70D--1000F 915 916 920 921 TRANS 2N3906 PNP GENERAL PURPOSE TO-92 4701-33-1000 RES, MF, 1/8W, 1%, 301K 2N3906 (OBS R237 R238 R239 R241 FAIR RN55D-3013F 4901-03-9060 4701-03-3013 RES, MF, 1W, 1%, 61. 9 R212 N70D-61R9F TRM 4701-33-6199 RES. MF. 1/8H, 12, 30, 1 RN55D-30816 R12 **G36** TRANS 4701-03-3019 RES NETWORK 470 10PIN SIP BUSS 4310R-101-471 R259 4901-05-1600 BOURN 4770-00-0009 REB. NF. 1/8H. 1%, 332 Q11 RN55D-3320 TRANS N-CHANNEL JEETS 4701-03-3320 R19 R124 R24 4901-05-4860 RES NETWORK 68002X SPIN SIP BUSS RES, MF, 1/8W, 1%, 3, 32K 01 02 024 027 031 033 4308R-101-681 N55D-3321F BOURN TRANS 2N5771 PNP SWITCH TO-92 770-00-0031 4701-03-3321 2N5771 R77 R90 4901-05-7710 RES, MF, 1/8W, 1%, 3, 65K RNSSD-3AS1F R112 4701-03-3651 RES. MF. . 6W. 1%, 10M R132 R149 ML-181 U7 CADDO 4799-00-0003 TRAN BIPOLAR PNP DUAL RES, MF, 1/8H, 1%, 392 RN99D-3920F CR29 LINSY 902-35-2000 DIODE, ZENOR, 5.1V. 500MH, GIB, IN751A 4701-03-3920 R176 R33 1N751A RES, MF, 1/8W, 1%, 464 FATR 4801-01-0751 RN55D-4640F TRANS, SEL, 2N3866 GTY: 1: 4901-03-8660 4701-03-4640 4998-00-0051 CR27 CR28 WVTK 1998-00-0051 DIODE, ZENER, 6.2V, 1NB234 4801-01-0823 WAVETEK ASSEMBLY NO. 1208-00-2930 OP AMP LOGOCP 7000-00-8001 ASSY, KIT PREHAVE LOAD 191-0950 PARTS LIST WAVETEK ASSEMBLY NO. 1208-00-2930 ASSY, KIT PREHAVE LOAD : 191-0950 PARTS LIST WAVETEK PAGE 6 ASSEMBLY NO. 1208-00-2930 REV ASSY, KIT PREHAVE LOAD 191-0950 PARTS LIST PAGE 8 PAGE 10 REMOVE ALL BURRS AND BREAK SHARP EDGES WAVETEK SAN DIEGO - CALIFORN EASE APPROV PARTS LIST PCA, GENERATOR NOTE UNLESS OTHERWISE SPECIFIED FINISH WAVETEK PROCESS SISHOP GRAPHICS/ACCUPRESS REORDER NO. A-1894 DO NOT SCALE DWG 191 1100-00-2929 7 6 5 23338 SHEET 2 OF 3 3 2 1


6

















# MADE FROM 0100-00-0946 REV. B

REMOVE ALL BURRS AND BREAK SHARP EDGES	DRAWN	DATE	WAVETEK SAN DIEGO - CALIFORNI		
MATERIAL	PROJENGR		TITLE	Sad Direct - Catholine	
	RELEASE APPROV	<u></u>	PULSE BOARD		
FINISH WAVETEK PROCESS	TOLERANCE UNLESS OTHERWISE SPECIFIED XXX - 010 ANGLES - 1 XX - 030				
	DO NOT SCALE DWG		191	1100-00-0946	
			CODE 23338	SHEET OF \$	

