
OPERATOR'S & MAINTENANCE MANUAL

Model178-S-1324

50 MHz Programmable Waveform Synthesizer





OPERATOR'S & MAINTENANCE MANUAL

Model 178 50 MHz Programmable Waveform Synthesizer

© 1986 Wavetek

This document contains information proprietary to Wavetek and is provided solely for instrument operation and maintenance. The information in this document may not be duplicated in any manner without the prior approval in writing from Wavetek.



WAVETEK SAN DIEGO, INC. 9045 Balboa Ave., San Diego, CA 92123 P. O. Box 85265, San Diego, CA 92138 Tel 619/279-2200 TWX 910/335-2007

Manual Revision: 7/90 Manual Part Number: 1300-00-0168 Instrument Part Number: 1000-00-0168

WARRANTY

Wavetek warrants that all products manufactured by Wavetek conform to published Wavetek specifications and are free from defects in materials and workmanship for a period of one (1) year from the date of delivery when used under normal operating conditions and within the service conditions for which they were furnished.

The obligation of Wavetek arising from a Warranty claim shall be limited to repairing, or at its option, replacing without charge, any product which in Wavetek's sole opinion proves to be defective within the scope of the Warranty. In the event Wavetek is not able to modify, repair or replace non-conforming defective parts or components to a condition as warrantied within a reasonable time after receipt thereof, Buyers shall be credited for their value at the original purchase price.

Wavetek must be notified in writing of the defect or nonconformity within the Warranty period and the affected product returned to Wavetek's factory or to an authorized service center within (30) days after discovery of such defect or nonconformity.

For product warranties requiring return to Wavetek, products must be returned to a service facility designated by Wavetek. Buyer shall prepay shipping charges, taxes, duties and insurance for products returned to Wavetek for warranty service. Except for products returned to Buyer from another country, Wavetek shall pay for return of products to Buyer.

Wavetek shall have no responsibility hereunder for any defect or damage caused by improper storage, improper installation, unauthorized modification, misuse, neglect, inadequate maintenance, accident or for any product which has been repaired or altered by anyone other than Wavetek or its authorized representative and not in accordance with instructions furnished by Wavetek.

Exclusion of Other Warranties

The Warranty described above is Buyer's sole and exclusive remedy and no other warranty, whether written or oral, is expressed or implied. Wavetek specifically disclaims the implied warranties of merchantability and fitness for a particular purpose. No statement, representation, agreement, or understanding, oral or written, made by an agent, distributor, representative, or employee of Wavetek, which is not contained in the foregoing Warranty will be binding upon Wavetek, unless made in writing and executed by an authorized Wavetek employee. Under no circumstances shall Wavetek be liable for any direct, indirect, special, incidental, or consequential damages, expenses, losses or delays (including loss of profits) based on contract, tort, or any other legal theory.

CONTENTS

SECTION 1	GENERAL DESCRIPTION	
	1.1 THE MODEL 178 1.2 ADDITIONAL STORED SETTINGS OPTION 1.3 SPECIFICATIONS 1.3.1 Versatility 1.3.2 Main Generator 1.3.2.1 Frequency Resolution 1.3.2.2 Frequency Precision 1.3.2.3 Amplitude Precision 1.3.2.4 Waveform Characteristics 1.3.3 Sweep Generator 1.3.3.1 Sweep Modes 1.3.3.2 Sweep Characteristics 1.3.3.3 Pulses 1.3.4 General 1.4 OPTIONS	1-1 1-2 1-2 1-3 1-3 1-3 1-3 1-3 1-4 1-4
SECTION 2	INSTALLATION AND INTERFACE	
	2.1 MECHANICAL INSTALLATION 2.2 ELECTRICAL INSTALLATION 2.2.1 Power Connection 2.2.2 Signal Connections 2.2.3 GPIB Connections 2.2.4 GPIB Address 2.2.5 Intial Checkout and Operation	2-1 2-1 2-1 2-2 2-2
SECTION 3	OPERATION	
	3.1 DATA ENTRY 3.2 POWER 3.3 BASIC COMMAND STRUCTURE 3.3.1 Characters 3.3.2 Action Vs Parameters 3.3.3 Programming Parameter Values 3.4 ERRORS 3.4.1 Class 1 Errors 3.4.2 Class 2 Errors 3.4.3 Class 3 Errors 3.5 EXECUTING THE PROGRAM 3.6 CURSOR 3.7 TRIGGER MODE AND SLOPE 3.8 MAIN GENERATOR 3.8.1 Frequency 3.8.2 Amplitude 3.8.3 Offset 3.8.4 Function 3.8.5 Modes 3.8.6 Phase 3.9 SWEEP GENERATOR	3-2-3-3-3-3-3-3-4 3-4 3-5-3-5-3-5-3-7 3-7-3-7 3-8 3-8 3-8 3-9

CONTENTS (Continued)

	3.9.1 Start and Stop Frequency	. 3-10
	3.9.2 Sweep Time	. 3-11
	3.9.3 Sweep Width	. 3-11
	3.9.4 Sweep Mode	. 3-11
	3.9.5 Hold and Resume	. 3-11
	3.9.6 Marker, Marker Frequency and Marker Output	3-12
	3.10 STORED SETTINGS	
	3.10.1 Storing Program Sets	
	3.10.2 Recalling Stored Programs	
	3.10.3 High Speed Recall of Stored Settings	
	3.10.4 Deleting Programs	
	3.11 OUTPUT	
	3.11.1 Front/Rear Function Output	
	3.11.2 Output On/Off	
	3.11.3 Sync Output	
	3.12 CLEAR ENTRY	
	3.13 RESET	
	3.14 DISPLAY TEST	
	3.15 STATUS	. 3-13
	3.16 GPIB	. 3-13
	3.16.1 Bus Lines Defined	. 3-14
	3.16.2 Commands	3-14
	3.16.2.1 Listen Addresses	
	3.16.2.2 Talk Addresses	
	3.16.2.3 Secondary Address	
	3.16.2.4 Universal Commands	
	3.16.2.5 Addressed Commands	
	3.16.3 Data Transfer	
	3.16.5 Service Request Enable	
	3.16.6 End of String or Terminator Specification	
	3.16.7 GET Mode	
	3.16.8 Local	
	3.16.9 Display	
	3.17 PULSE OPERATION	. 3-17
SECTION 4	CIRCUIT DESCRIPTION	
	4.1 INTRODUCTION	
	4.2 GENERAL DESCRIPTION	. 4-1
	4.2.1 Digital Control	. 4-1
	4.2.2 High Frequency Generator	. 4-1
	4.2.3 Low Frequency Generator	. 4-1
	4.2.4 Output	
	4.3 FREQUENCY REFERENCE AND SYNTHESIZER LOOP	
	4.3.1 Frequency Reference	
	4.3.2 Frequency Synthesizer Loop	
	4.3.2.1 Phase Lock Frequency Generator	
	4.3.2.2 Divide-by-N Theory	
	4.3.2.3 Divide-by-N Description	
	4.4 MIXING SYSTEMS AND SQUARE/SYNC CIRCUITS	
	4.4.1 High Frequency Mixer	. 4-7

CONTENTS (Continued)

	4.4.2 Square and Sync Generator	4-9
	4.5 LOW FREQUENCY GENERATOR	4-9
	4.5.1 Three Divide-by 100 Counters	4-10
	4.5.2 Synchronization of the Low Frequency Sine and Square Counters	4-10
	4.5.3 Trigger Base Line Selection	4-13
	4.5.4 Low Frequency Mixer	4-13
	4.5.5 Ramp Waveform	4-13
	4.6 TRIGGER CIRCUITS	
	4.6.1 Trigger Theory	4-14
	4.6.2 Trigger Start/Stop Switch	4-15
	4.6.3 Trigger Input and Control Logic	4-16
	4.7 OUTPUT CIRCUITS	4-18
	4.7.1 Bandpass Switches	
	4.7.2 AM Modulator	
	4.7.3 Triangle Converter	4-19
	4.7.4 Waveform Selector	4-20
	4.7.5 Preamplifier	4-20
	4.7.6 Binary Attenuator	4-20
	4.7.7 Power Amplifier	4-22
	4.7.8 DC Offset Circuit	4-23
	4.7.9 Output Attenuator	4-23
	4.7.10 Sweep Ramp Generator	4-29
	4.8 DIGITAL CONTROL	4-29
	4.8.1 Front Panel	4-29
	4.8.1.1 Input/Output Microprocessor and Support Circuits	
	4.8.1.2 Display	
	4.8.1.3 Keyboard	
	4.8.1.4 General Purpose Interface Bus	
	4.8.1.5 Beeper	
	4.8.1.6 Optical Isolator	4-38
	4.8.2 Main Microprocessor and Support Circuits	4-38
	4.8.3 Frequency Control Logic	
	4.8.3.1 Overview	
	4.8.3.2 Input	
	4.8.3.3 Data Flow	
	4.8.3.4 Arithmetic Logic Units	
	4.9 POWER SUPPLY	. 4-45
SECTION 5	PERFORMANCE VERIFICATION/CALIBRATION	
	5.1 FACTORY REPAIR	. 5-1
	5.2.1 Required Test Equipment	. 5-1
	5.2.2 Verification Procedure	
	5.3 CALIBRATION	
	0.4 FAIN FILTER	. o-o

CONTENTS (Continued)


SECTION 6	TROUBLESH	OOTING	
	6.2 BEFORE 6.3 STARTIN	Y REPAIR YOU START IG ESHOOTING INDIVIDUAL COMPONENTS	6-1 6-1
SECTION 7	PARTS AND	SCHEMATICS	
APPENDIX	7.2 ERRATA	GSNG PARTS	7-1
	APPENDIX A	American Standard Code for Information Interchange (ASCII)	
	APPENDIX B APPENDIX C APPENDIX D	Programming Command Summary Displays Output and Timing for	
	APPENDIX E	Basic Modes and Functions	

SAFETY FIRST-



Protect yourself. Follow these precautions:

- Don't touch the outputs of the instrument or any exposed test wiring carrying the output signals. This instrument can generate hazardous voltages and currents.
- Don't bypass the power cord's ground lead with two-wire extension cords or plug adaptors.
- Don't disconnect the green and yellow safety-earth-ground wire that connects the ground lug of the power receptacle to the chassis ground terminal (marked with).
- Don't hold your eyes extremely close to an rf output for a long time. The normally nonhazardous low-power rf energy generated by the instrument could possibly cause eye injury.
- Don't plug in the power cord until directed to by the installation instructions.
- Don't repair the instrument unless you are a qualified electronics technician and know how to work with hazardous voltages.
- Pay attention to the **WARNING** statements. They point out situations that can cause injury or death.
- Pay attention to the CAUTION statements. They point out situations that can cause equipment damage.



SECTION GENERAL DESCRIPTION

1.1 MODEL 178

The Model 178 Programmable Waveform Synthesizer is a 1 μ Hz to 50 MHz multifunction sweep synthesizer that can operate as a trigger, gate or burst generator at levels to 20 volts peak-to-peak. It is synthesized to 8 digits in all modes.

Its main generator, an 8 digit 50 MHz synthesizer, produces sine and square waves and, at reduced frequencies, triangles, ramps, pulses and haverwaves.

An external reference input can phase lock the synthesizer by locking the reference source. Phase locking allows the synthesizer to operate as a variphase generator with phase offset in 0.01° increments.

The output level is specified into a 50Ω load from 1 mV to 20 Vp-p with 3 digits resolution. DC offset can be programmed to vary the waveform base line ± 10 V. Amplitude is displayed in units of Vp-p, Vrms or dBm for any waveform.

The internal sweep generator varies the main generator frequency (linearly or logarithmically) between the start and stop frequencies. The sweep generator has its own operating modes: triggered, gated, hold at start and hold at stop. In addition, ten programmable frequency markers, available one at a time, can be used to indicate critical frequencies within the sweep. The sweep generator can internally trigger the main generator to produce pulses with a 10 μ s to 10 min. repetition rate and 5 μ s to 5 days pulse width.

Two external inputs may be used to phase- or amplitude-modulate the synthesizer. If the synthesizer is phase modulated, the main generator (when operating at frequencies above 500 kHz) varies up to \pm 360°. When amplitude modulated, the output can be modulated up to 200%.

Data entry is from the front panel or GPIB with microprocessors controlling the data. Numeric input is entered in free format: fixed, floating or exponential notation. Parameters may be entered in any order. Internally, all entries are checked for errors and interactively displayed on the front panel.

Up to 5 complete sets of programming may be stored and rapidly recalled.

1.2 OPTIONS

Option 001 allows up to 40 sets of complete front panel settings to be stored in memory. Memory is battery backed up (internally recharged) for 60 days (minimum) retention of settings. Memory is expandable to 240 settings.

Option 002 provides an additional high stability frequency reference crystal for greater accuracy. The high stability frequency has an accuracy of $\pm 5 \times 10^{-8}$ and an aging rate of 5×10^{-9} /day (average) or $<4 \times 10^{-8}$ / week.

1.3 SPECIFICATIONS

1.3.1 Versatility Waveforms

Sine \wedge , square \square , triangle \wedge , ramps \nearrow , \nwarrow , haversine \bigwedge , \bigvee , havertriangles \bigwedge , \bigvee , \bigwedge (sine) \bigotimes , and DC.

Operational Modes

NOTE

- 1. All modes are synthesized.
- 2. See Frequency Range Section for frequency capability in each mode.
- 3. Trigger modes: Trigger jitter <1% of waveform period.

Continuous: Generator runs continuously.

Triggered: Generator is quiescent until triggered by an external signal, internal sweep signal, GPIB or manual trigger, then generates one cycle at selected frequency.

Gated: As triggered mode, except generator oscillates for the duration of the gate signal plus the remainder of the waveform in progress.

Triggered Haverwave: As triggered mode, except output is a sine or triangle waveform starting at -90° (or $+90^{\circ}$).

Gated Haverwave: As gated mode, except output is a sine or triangle waveform starting at -90° (or $+90^{\circ}$).

Triggered Burst: As triggered mode, except the number of cycles output for each trigger input is selectable from 1 to 65,536 (2¹⁶) counts.

Triggered Haverwave Burst: As triggered burst, except output is a sine or triangle waveform starting at -90° (or $+90^{\circ}$).

Frequency Sweep: Output frequency can be swept by internal sweep generator. (See Sweep Generator).

Frequency Range

Low-end frequency for all waveforms is 1μ Hz.

Continuous Mode:

All Triggered Gated and Burst Modes:

 \wedge , \square , \wedge , \bigotimes (AM sine) to 200 kHz. \bowtie , \nwarrow to 20 kHz.

Main Output

All waveforms are available to 20 Vp-p maximum into 50Ω load. Combined amplitude/dc offset waveforms not to exceed $\pm 10\text{V}$ peak into 50Ω . Output voltage into an open circuit is double indicated voltage when a voltage less than $\pm 5\text{V}$ peak is selected. Output available from front or rear. Source impedance: 50Ω (for < 10V output), hi Z (for > 10V output). Output may be floated up to 42V peak.

Phase Offset: Output phase may be changed from ± 1000 revolutions ($\pm 360,000^{\circ}$) in 0.01° resolution steps to 500 kHz and 0.1° (or better) resolution steps above 500 kHz.

Amplitude Conversion

Permits entry and display of amplitude for all waveforms in units of Vrms, Vp-p and dBm.

DC Offset and DC Voltage Output

0 to \pm 10 Vdc into 50 Ω . Output voltage is double into open circuit when voltage less than \pm 5 Vdc is selected.

Auxiliary Outputs

TTL and TTL Sync: At generator frequency, 50Ω source impedance, 50% duty cycle, <5 ns transition time.

Reference Output: 10 MHz, 1 Vp-p sine, 50Ω source impedance.

Sweep Ramp: (See Sweep Generator).

Frequency Marker: (See Sweep Generator).

Inputs

Trigger: A TTL level transition can trigger or gate both main generator and/or internal sweep generator. Triggering slope up $(\cancel{\digamma})$ or down $(\cancel{\lnot})$ is selectable.

Reference: An external 0.5V to 10 Vp-p sine or pulse clock of ± 5 ppm or better stability and accuracy automatically locks the internal reference. External clock may be 1, 2, 3..., 9 or 10 MHz. Input impedance is 1 k Ω .

Amplitude Modulation: Modulation levels up to 20 kHz. Input impedance is 600 ohms. Amplitude reduced by approximately 50% with 0V input. 5.4 Vp-p, \pm 15%, ac signal (with 0V offset) provides 99% modulation. AC signal with -2.7 Vdc, \pm 15%, provides 200% modulation. Modulation bandwidth typically 10 MHz. Sync output unaffected by modulation.

Phase Modulation: Rates from DC to 10 kHz minimum. Input impedance is 10 k Ω . \pm 5V input delivers approximately \pm 360° shift. Output deviation is \div 100 for main output frequencies 500 kHz and below.

Data Entry

Front panel keyboard with display and GPIB programming.

1.3.2 Main Generator

1.3.2.1 Frequency Resolution

8 digits or 1µHz.

1.3.2.2 Frequency Precision Accuracy

Better than 0.0005% of program setting, $\pm 0.01~\mu Hz$.

Stability

Long Term: $\pm 1 \times 10^{-6}$ /mo. Temperature: $\pm 1.2 \times 10^{-7}$ /°C.

Signal to Phase-Noise

Better than $-46 \, dB$ in a 30 kHz band centered on carrier but excluding a $\pm 1 \, Hz$ band around the carrier.

Spurious

-60 dBc or 30 μV whichever is greater, 1 μHz to 200 kHz. -54 dBc or 30 μV whichever is greater, >200 kHz to 500 kHz.

-44 dBc or 30 μV whichever is greater, >500 kHz to 50 MHz.

1.3.2.3 Amplitude Precision

Resolution and Accuracy

NOTE

DC offset range is 0 to ± 10 Vdc

Amplitude Range	Accuracy (Amplitude)
10.02 to 20.00 Vp-p	±1% ±20 mV
1.01 to 10.0 Vp-p	±1% ±10 mV
0.101 to 1.00 Vp-p	±3% ±2 mV
10.1 to 100 mVp-p	±4% ±100 μV
1.00 to 10.0 mVp-p	±5% ±20 μV

NOTE

Specified for 1 kHz sine wave, or for dc output into a precision 0.1% 50Ω load.

Resolution: 3 digit \leq 10.0 Vp-p, 4 digit (20 mV) >10 Vp-p. DC Offset: \pm 1% of setting \pm 40 mV (worst case).

NOTE

Amplitude and dc offset share the output attenuator.

Frequency Response

Frequency Range	Response
1 μHz to 20 kHz	±1%
>20 kHz to 500 kHz	±3%
>500 kHz to 25 MHz	±7%
>25 MHz to 50 MHz	±15%

Specified relative to 1kHz sine wave, >100 mV to 6Vp-p, 0V offset into 50Ω .

Frequency Range	Response
1 μHz to 20 kHz	±1%
>20 kHz to 500 kHz	±3%
>500 kHz to 7 MHz	±7%
>7 MHz to 20 MHz	±12%
>20 MHz to 50 MHz	±20%

Specified relative to 1 kHz sine wave, >6V to 10 Vp-p, 0V offset into 50Ω .

For square add 1%. For triangle add 1% to 20 kHz; for greater than 20 kHz, unspecified.

For ramps add 5% to 10 kHz; add 15% to 20 kHz.

Amplitude and Offset Stability

Short Term: 0.1% ±1 mV for 10 min. Long Term: 0.5% ±5 mV for 6 months. Measured at room temperature.

1.3.2.4 Waveform Characteristics

Sine Distortion

Harmonically related signals less than:

- -55 dB to 50 kHz.
- -40 dB to 500 kHz.
- -30 dB to 50 MHz.

Specified for 1 Vrms (2.83 Vp-p) sine wave.

Square Wave Rise and Fall Time

Less than 10 ns, 1.01 to 10.00 Vp-p. Less than 12 ns, greater than 10 Vp-p.

Square Wave Aberrations

≤5% ± 50 mV of p-p voltage.

1.3.3 Sweep Generator

Sweep generator is fully synthesized and may be used independently or for frequency sweeping and triggering the main generator. Frequency sweep may be selected linear or logarithmic, and up or down. Sweep may be triggered, interrupted with hold, and continued with resume.

1.3.3.1 Sweep Modes

Continuous Sweep: Sweep generator sawtooth runs continuously.

Triggered Sweep: Incoming trigger causes a single sweep and resets to the start frequency.

Triggered Sweep/Triggered Reset: As in triggered sweep, but sweep holds at stop frequency until subsequent trigger returns frequency to start frequency.

1.3.3.2 Sweep Characteristics

Sweep Time

0.01 to 600.00 sec, $10\mu s$ resolution.

Sweep Output

0 to approximately +5V ramp synthesized to 2000 steps per sweep. 600Ω output impedance.

Frequency Marker Output

TTL levels. One of the ten preset markers can be selected. Output is low when the main generator frequency is below marker frequency; output is high when above. Crystal clock accuracy equal to that of synthesizer.

Maximum Sweep Range

Low Band: 1 μ Hz to 500 kHz. High Band: 5 kHz to 50 MHz.

Minimum Sweep Range

Linear: Any start and stop frequencies with a minimum separation of:

Low Band: 20 mHz per 1s of sweep time. High Band: 2 Hz per 1s of sweep time.

Log: Any start and stop frequencies with ratio greater than 2.

Sweep Resolution

Frequency Resolution including Start, Stop, Hold, Markers: 8 digits or 1 μ Hz.

Sweep Frequency Update: Every 5 μ s (lin and log).

Log Slope Update: Every 2 ms.

1.3.3.3 Pulses

Square function triggered by sweep generator. Pulse parameters of period and width are controlled by sweep time and main generator frequency respectively. Pulses are generated to high synthesizer resolution and accuracy. Pulse is continuous or triggered externally.

Period

10 μs to 600s.

4 digits or 10 μ s resolution (Control: Sweep Time); jitter <2% of pulse width.

Width

5 μ s to 500,000s (>5 days); 8 digits resolution (Control: Main Frequency); <0.05% jitter.

> NOTE Width is usable to 1 μs.

1.3.4 General

Stored Settings

Up to 5 complete instrument setups can be stored and recalled from volatile (RAM) memory. Settings may be modified or deleted.

GPIB Programming

Standard General Purpose Interface Bus (GPIB) programming per IEEE Standard 488-1978. Interface is optically isolated from signal ground. Interface includes Listener (AH1 and L4), Talker (SH1 and T6), SRQ (SR1), Local Lockout (RL1), Device Clear (DC1), Group Execute Trigger (DT1) capabilities, and open collector logic (E2).

Parameter	Time
Command Handshake	15 μs
Data Handshake	65 μs
Frequency	11 ms
Amplitude	14 ms

DC Offset	14 ms
Mode	4 ms
Function	5 ms
Output	4 ms
Stored Settings	13 ms
Execute	8 ms

NOTE

Above programming speeds are typical. Programming times vary with different controllers. Data rate follows slowest listener on bus.

Environmental

Accuracy applies for $25^{\circ}\text{C} \pm 10^{\circ}\text{C}$ after 30 minutes warm-up unless otherwise noted. Instrument will operate from 0°C to 50°C to 10,000 ft altitude at 90% relative humidity. Storage temperature from -25°C to $+65^{\circ}\text{C}$.

Dimensions

44.5 cm (17.5 in.) wide; 13.3 cm (5 1/4 in.) high; 53.4 cm (21 in.) deep. Supplied with rack mount adapters.

Weight

13.6 kg (30 lb) net; 19.4 kg (43 lb) shipping.

Power

90 to 105V, 108 to 126V, 198 to 231V or 216 to 252V; 48 to 67 Hz; less than 180 watts.

1.3.5 Options

001 Additional Stored Settings

Provides nonvolatile memory for 240 additional stored settings. Memory is battery backed up (internally recharged) for 60 day (minimum) retention of settings.

002 High Stability Frequency Reference

An additional frequency reference crystal for greater accuracy.

Accuracy: ±5 X-10⁻⁸

Aging Rate: 5 X 10⁻⁹/day (average) <4 X 10⁸/week.

SECTION 2 INSTALLATION AND INTERFACE

2.1 MECHANICAL INSTALLATION

After unpacking the instrument, visually inspect all external parts for possible damage to connectors, surface areas, etc. If damage is discovered, file a claim with the carrier who transported the unit. The shipping container and packing material should be saved in case reshipment is required.

CAUTION

Do not mount this instrument by front panel alone. Slides or tray support is necessary to prevent instrument damage. (Ref: Figure 2-1.)




Figure 2-1. Optional Slide Mounting

The generator can be used as a bench instrument or rack mounted. In either use, ensure that there is no impedance to air flow at any surface of the instrument. Before rack mounting, it may be desirable to perform the initial checkout (paragraph 2.2.5) to verify operation of all functions.

2.2 ELECTRICAL INSTALLATION

2.2.1 Power Connection

NOTE

Unless otherwise specified at the time of

purchase, this instrument was shipped from the factory with the power transformer connected for operation on a 120 Vac line supply and with a 2 amp fuse.

Conversion to other input voltages requires a change in rear panel fuse holder voltage card position and fuse (figure 2-1A) according to the following procedure.

- 1. Disconnect the power cord at the instrument, open fuse holder cover door and rotate fuse-pull to left to remove the fuse.
- Remove the small printed circuit board and select operating voltage by orienting the printed circuit board to position the desired voltage to the top left side. Push the board firmly into its module slot.

Card Position	Input Vac	Fuse
100	90 to 105	2 amp
120	108 to 126	2 amp
220	198 to 231	1 amp
240	216 to 252	1 amp

- 3. Rotate the fuse-pull back into the normal position and insert the correct fuse into the fuse holder. Close the cover door.
- 4. Connect the ac line cord to the mating connector at the rear of the unit and the power source.




Figure 2-1A. Voltage Selector and Fuse

2.2.2 Signal Connections

NOTE

Use RG58U or equivalent 50Ω coaxial cables equipped with BNC connectors to distribute FUNCTION OUT signals.

Instrument BNC connectors are:

EXT TRIG IN, front and rear panel, TTL SWEEP OUT, front panel, 0 to $\approx 5 \text{V}$, 600Ω impedance. SYNC OUT, front panel, TTL, 50Ω impedance SYNC OUT, rear panel, TTL, 50Ω impedance FUNCTION OUT, front and rear panel, 10 Vp-p, 50Ω impedance; 10 to 20 Vp-p, $>10~\text{k}\Omega$ impedance. REF IN, rear panel, 0.5V to 10 Vp-p, 1 to 10 MHz REF OUT, rear panel, 10 MHz, 2 Vp-p, 50Ω impedance MARKER OUT, rear panel, TTL

AM IN, rear panel 5 Vp-p (100% modulation), 600Ω impedance

 ϕ MOD IN, rear panel, 5 Vp-p Maximum, 10 $k\Omega$ impedance

Table 2-1. GPIB Data In/Out

Pin		Signal
1	DIO1	
2	DIO2	
3	DIO3	True When Low
4	DIO4	
5	EOI	
6	DAV	
7	NRFD }	True When High
8	NDAC \$	
9 10	IFC }	True When Low
11	ATN	True Wildir Low
12	Chassis Ground	٠,
13	DIO5	4
14	DIO6	
15	DIO7 }	True When Low
16	DIO8	1100 1111011 == 11
17	REN	
18	Í	
19		
20		
21	}	Signal Ground
22		
23		
24	J	

Signal ground may be floated up to ± 42 volts with respect to chassis ground. Be aware that if one signal ground is floated, all signal grounds, on both front and rear panels, are likewise affected.


2.2.3 GPIB Connections

The GPIB I/O rear panel connection is shown in figure 2-2; pin connections and signal names are given in table 2-1. The panel connector is an Amphenol 57-10240 or equivalent and connects to a GPIB bus cable connector (available from Wavetek in 1 and 2 meter lengths). The GPIB interface is optically isolated from the main generator.

Table 2-2. GPIB Address Codes

	ASCII			Switch Position			Hex decir			
Device	Listen	Talk	1	2		3	4	5	Listen	Talk
0	(space)	@	0	0		0	0	0	20	40
1	!	Α	1	0		0	0	0	21	41
2	٠,	В	0	1		0	0	0	22	42
3	#	С	1	1		0	0	0	23	43
4	\$	D	0	0		1	0	0	24	44
5	%	Ε	1	0		1	0	0	25	45
6	&	F	0	1		1	0	0	26	46
7	,	G	1	1		1	0	0	27	47
8	(Н	0	0		0	1	0	28	48
9)	I	1	C		0	1	0	29	49
10	*	J	0	1		0	1	0	2A	4A
11	+	K	1	1		0	1	0	2B	4B
12	,	L	0	C		1	1	0	2C	4C
13	-	М	1	C		1	1	0	2D	4D
14	•	N	0	1		1	1	0	2E	4E
15	/	0	1	1		1	1	0	2F	4F
16	0	Р	0			0	0	1	30	50
17	1	Q	1	(0	0	1	31	51 52
18	2	R	0	1		0	0	1	32	52 53
19	3	S	1	1		0	0	1	34	53 54
20	4	T	0	(-	1	0	1	35	54 55
21	5	U V	1 .	-		1	0	1	36	56
22	6 7	W	0			1	0	1	37	57
23	1		0		•	0	1	1	38	58
24	8	X Y	1			0	1	1	39	59
25	9	Z	0			0	1	1	39 3A	5A
26 27	:	[1		! 1	0	1	1	3B	5B
27	'		C)	1	1	1	3C	5C
28	< =	1	1)	1	1	1	3D	5D
29 20	1]			ر 1	1	1	1	3E	5E
30	>		1 0		•				1 00	<u> </u>

Address 31 is not allowed.



Location	Function	Paragraph
1	Function Output	2.2.2, 3.11,
		App E
2	Reference Input	2.2.2, 3.8.6
3	Reference Output	2.2.2, 3.8.6
4	Sync Output	2.2.2
5	Power Cord Receptacle	2.2.1
6	Fuse and Fuse Holder	2.2.1
7	Marker Output	2.2.2, 3.9.6
8	Phase Modulation Input	2.2.2, 3.8.6
9	GPIB (General Purpose Interface	2.2.3, 3.16
	Bus) Connector	
10	AM Input	2.2.2, 3.8.4
11	GPIB Address Selector Switch	2.2.4
12	Trigger Input	2.2.2, 3.7

Figure 2.2 Rear Panel and Cross Reference

2.2.4 GPIB Address

For instruments on the General Purpose Interface Bus (GPIB), ensure that the GPIB address is correct. The GPIB address can be changed by the switch on the rear of the instrument (see figure 2-2) by simply setting the multiple section switch located on the rear panel according to table 2-2. The switch sections are labeled from 1 through 5 and their open position noted (OPEN = Binary "O" in table 2-2). To verify the address,


press ADR on the front panel. The device number (decimal) and ASCII listen and talk addresses will be displayed.


2.2.5 Initial Checkout and Operation

Make the equipment setup as shown in figure 2-3 and perform the steps in table 2-3 to verify Model 178 operation. If further explanations are required, refer to figure 3-1 and table 3-1.

Table 2-3. Operation Verification

Step	Test	Tester & Setup	Program	Desired Results
1	Wake-up state and Self Test	Connect Model 178 and oscilloscope as shown in figure 2-3. Scope setting: CH1 0.5 V/div, CH2 0.1 V/div, select CH1 only, horizontal 0.2 ms/div, trigger to external	Power: ON	Display: All segments, decimal points and commas light up for one second Typical OF 20, SELF-TEST for one second, then WAVETEK MODEL 178. Scope: CH1 1 kHz, 1 Vp-p sine wave.
2		Select CH2		CH2, sweep signal 0 to ≥ + 200 mV, 2s per sweep.
3	Wake-up Status		Press STATUS key	Display (changes automatically): FREQ 1 kHZ AMPL 1 V P-P OFFSET 0 V FUNC SINE (0) MODE CONTINUOUS (0) BURST COUNT 2 PHASE 0 DEG SW STRT 500 HZ SW STOP 5 kHZ MKR FRQ 1 kHZ SWP OFF (0) SWEEP TIME 2 SEC OUTPUT ON (1) FRONT OUTPUT (0) EXTERNAL TRIGGER (0) TRIG SLOPE POS (0)








Figure 2-4. Step 59 Setup

Table 2-3. Operation Verification (Continued)

Step	Test	Tester & Setup	Program	Desired Results
4	Status Search		STATUS	Status display sequence stops
5			t	Status progresses forward.
6			ļ	Status progresses backward.
7			STATUS	Status display sequentially continues.
8	Display Test		DISPLAY TEST	All segments decimal points, and commas light up. Back to last display when released.
9			Press FREQ key a few times	Beeper sounds everytime key is pressed.
10			Press , then FREQ key a few times	Beeper is silent.
11			J	Beeper enabled.
12	Command Recall		Press each of the 8 keys in the MAIN generator section 4 times then CMD RCL	Strings of characters shown on display.
13			Press or	Moves characters left or right, 4 at a time.
14	GPIB Address and Status		ADRS	Display: GPIB ADDR (Ref: Table 2-2)
15	Set Frequency		FREQ	Display: FREQ 1 kHZ.
16			-	Display: FREQ 1.0000000 kHZ.
17			Ť	Frequency LSD increases.
18			Į.	Frequency LSD decreases.
19			or	Different digits are intensified (selected for editing).
20	Reset Frequency	Select CH1	←or → until digit selection (intensification) stops.	Display: FREQ 1 KHZ Scope: 1 kHz, 1 Vp-p sine wave.
21	Set Amplitude		AMPL	Display: AMPL 1 V P-P
22			Use cursor, ← → ↑ ↓, to increase or decrease amplitude	Scope: Amplitude increasing or decreasing.
23	Amplitude	Scope setting: 5 V/div	AMPL 20 EXEC	Scope: Sine wave 20 Vp-p. Display: AMPL 20 VP-P

Table 2-3. Operation Verification (Continued)

Step	Test	Tester & Setup	Program	Desired Results
24		2 V/div	AMPL 10 EXEC	Scope: 10 Vp-p
25		20 mV/div	AMPL .1 EXEC	Scope: 100 mVp-p
26		5 mV/div	AMPL 1 EXP - 2 EXEC	Scope: 10 mVp-p
27		5 mV/div	AMPL 1 EXP - 3 EXEC	Scope: 1 mVp-p
28		0.5 V/div	AMPL 1 EXEC	Scope: 1 Vp-p
29	Offset	Scope setting: 1 V/div	OFFSET 2 EXEC	Scope: 1 Vp-p sine wave, + 2 Vdc offset.
30			OFFSET -2 EXEC	- 2 Vdc offset.
31			Use cursor to increase or decrease offset	Offset increases or decreases.
32			OFFSET 0 EXEC	1 Vp-p sine wave, 0 Vdc offset.
33	Function (Waveform, Low Frequency)	Scope setting: 0.2 V/div	FUNC	Display: FUNC SINE (0). Scope: 1 Vp-p, sine wave.
34			t	Display: FUNC TRIANGLE (1). Scope: 1 Vp-p triangle wave.
35			1	Display: FUNC SQUARE (2). Scope: 1 Vp-p square wave.
36			1	Display: FUNC RAMP (3). Scope: 1 Vp-p ramp.
37			1	Display: FUNC DC (4). Scope: 0 Vdc.
38			ī	Display: FUNC AM SINE (5). Scope: 0.5 Vp-p, sine wave.
39	Function (Waveform, High Frequency)	Scope setting: Horizontal 50 ns/div	FUNC 0 FREQ 1 EXP7 EXEC	Display: FREQ 10 MHz Scope: 10 MHz, 1 Vp-p sine wave.
40			FUNC 2 EXEC	Display: FUNC SQUARE (2). Scope: 10 MHz, 1 Vp-p square wave.
41		Scope setting: Vert 2V/div, Horiz 10 ns/div	AMPL 10 FREQ 5 EXP7 EXEC	Display: FREQ 50 MHz. Scope: 50 MHz, approx 8 Vp-p square wave.
		NOTE: Quality of wavef	orm is dependent on cable length an	d speed of scope.
42	System Reset (Reset to wake-up state)	Scope setting: Horizontal 0.5 ms/div CH1 0.5 V/div	RESET	Display: RESET. Scope: 1 kHz, 1 Vp-p sine wave.
43	Amplitude Definition		AMPL	Display: AMPL 1 V P-P
44			AMPL DEF	Display: AMPL IN VP-P (0).

Table 2-3. Operation Verification (Continued)

Step	Test	Tester & Setup	Program	Desired Results
45			†	Display: AMPL IN VRMS (1)
46			AMPL	Display: AMPL 354 mV RMS.
47			FUNC 1 EXEC AMPL	Display: AMPL 289 mV RMS. Scope: 1 Vp-p triangle.
48			FUNC 2 EXEC AMPL	Display: AMPL 500 mV VRMS. Scope: 1 Vp-p square wave.
49			FUNC 0 AMPL 1 EXEC	Display: AMPL 1 V RMS. Scope: 2.83 Vp-p, sine wave.
50			FUNC 1 EXEC AMPL	Display: AMPL 1 V RMS. Scope: 3.46 Vp-p, triangle wave.
51			FUNC 2 EXEC AMPL	Display: AMPL 1 V RMS. Scope: 2 Vp-p square wave.
52			FUNC 3 EXEC AMPL	Display: AMPL 1 V RMS. Scope: 3.46 Vp-p, ramp.
53			AMPL 2 EXEC	Display: AMPL IN dBm (2).
54			AMPL	Display: AMPL 13 dBm. Scope: 3.46 Vp-p ramp.
55			FUNC 2 EXEC AMPL	Display: AMPL 13 dBm. Scope: 2 Vp-p square wave.
56			FUNC 1 EXEC AMPL	Display: AMPL 13 dBm. Scope: 3.46 Vp-p triangle wave.
57			FUNC 0 EXEC AMPL	Display: AMPL 13 dBm. Scope: 2.83 Vp-p sine wave.
58	System reset		RESET	Display: RESET. Scope: 1 kHz, 1 Vp-p sine wave.
59	Triggered	Attach scope per figure 2-4. Scope: CH1 0.5 V/div CH2 1 V/div Horizontal 2 ms/div	EXT/INT 1 TIME .01 MODE (Main) 1 EXEC	Display: MODE TRIGGERED (1). Scope: CH1, 1 cycle of sine wave, CH2, Sync pulse, 0 to ≥2.5V
60	Gated	Trigger to CH2	1	Display: MODE GATED (2). Scope: CH1-Burst of sinewave. CH2-Burst of sync pulses.
61	Burst		1	Display: MODE BURST (3). Scope: CH1-2 cycles of sine wave. CH2-2 sync pulses.
62			BURST 1 1	Display: BURST COUNT 4. Scope: CH1-4 cycles of sine wave. CH2-4 sync pulses.

Table 2-3. Operation Verification (Continued)

Step	Test	Tester & Setup	Program	Desired Results
63	Trigger Haver		MODE (Main) †	Display: MODE TRIG HAVER(4). Scope: CH1-1 cycle of haversine CH2-One sync pulse.
64	Gated Haver		1	Display: MODE GATED HAVER(5) Scope: CH1-Burst of haversine. CH2-Burst of sync pulses.
65	Burst Haver		1	Display: MODE BURST HAVER (6). Scope: CH1-4 cycles of haversine. CH2-4sync pulses.
66			FUNC	Display: FUNC SINE (0)
67			1	Display: FUNC TRIANGLE (1). Scope: CH1-4 cycles of havertriangle. CH2-4 sync pulses.
68			1	Display: FUNC SQUARE (2). Scope: CH1-4 cycles of square wave. CH2-4 sync pulses.
69			1	Display: FUNC RAMP (3). Scope: CH1-4 cycles of ramp. CH2-4 sync pulses.
70	Inverted Burst Haver		AMPL -1 EXEC	Display: AMPL - 1 V P-P Scope: CH1-4 cycles of inverted ramp. CH2-4 sync pulses.
71			FUNC	Display: FUNC SQUARE (2). Scope: CH1-4 cycles of inverted square. CH2-4 sync pulses.
72			1	Display: FUNC TRIANGLE (1). Scope: CH1-4 cycles of inverted havertriangle. CH2-4 sync pulses.
73			1	Display: FUNC SINE (0). Scope: CH1-4 cycles of inverted haversine. CH2-4 sync pulses.
74	System Reset		RESET	Display: RESET. Scope: CH1-1 kHz, 1 Vp-p sine wave. CH2-0 to ≈2.5V sync pulses.
75	Continuous Sweep, Linear.	Attach scope per figure 2-3. Scope: Trigger to internal. Horizontal to .5 ms/div. Vertical mode to chop. Sync to CH1.	MODE (Sweep) 1 EXEC	Display: SWP CONT LIN (1). Scope: CH1-Frequency sweeping from 500 Hz to 5 kHz, 2s per sweep. CH2- 0 to ≈5V, 2 sec ramp.

Table 2-3. Operation Verification (Continued)

Step	Test	Tester & Setup	Program	Desired Results
76	Trigger Sweep, Reset, Linear		1	Display: SWP TRIG RST LIN (2). Scope: CH1-500 Hz sine wave. CH2-0 Vdc.
77			MAN TRIG	Scope: CH1-Sweeping to 5 kHz and reset back to 500 Hz. CH2- Ramp to ≈5V and reset to 0V.
78	Trigger Sweep and Hold, Linear		† Scope: CH1-500 Hz sine wave. CH2-0 Vdc.	Display: SWP TRIG HOLD LIN (3) Scope: CH1-500 Hz sine wave. CH2-0 Vdc.
79			MAN TRIG	Scope: CH1-Sweep to and hold at 5 kHz. CH2-Ramp to ≈5 Vdc.
80			MAN TRIG	Scope: CH1-Reset to 500 Hz. Ch2-Reset to 0 Vdc.
81	Sweep Hold and Resume		TIME 10 EXEC MAN TRIG	Display SWEEP TIME 10 SEC Scope: CH1-Frequency sweep starts. CH2-Ramp to≈5Vdc
82			HOLD	Scope: CH1-Constant frequency. CH2-Stops ramping. Display: Indicates frequency at hold.
83			RESUME	Scope: CH1-Sweep continues, stops at 5 kHz. CH2-Continues to ≈5 Vdc. Display: RESUME
84			MAN TRIG	Scope: CH1-Reset to 500 Hz. CH2-0 Vdc. Display: SWEEP TIME 10 SEC
85	Sweep Hold, Search and Resume		MAN TRIG	Scope: Sweep starts.
86			HOLD	Scope: Constant frequency.
87			- 1 4 -	Scope: CH1-Frequency increasing or decreasing. CH2-Sweep output level remains constant.
88			RESUME	Scope: CH1-Sweep continues from where it was held. CH2-2 ramps to ≈5 Vdc.
89	Continuous Sweep, Logarithmic		START 100 STOP 1E5 FREQ FREQ MODE (Sweep) 4 EXEC	Display: SWP CONT LOG (4). Scope: CH1-Frequency sweeping from 100 Hz to 100 kHz logarithmically. CH2-2 ramps to ≈5 Vdc.
90	Triggered Sweep, Reset, Logarithmic		1	Display: SWP TRIG RST LOG (5). Scope: CH1-100 Hz. CH2-0 Vdc.

Table 2-3. Operation Verification (Continued)

Step	Test	Tester & Setup	Program	Desired Results
91			MAN TRIG	Scope: CH1-Frequency sweeps from 100 Hz to 100 kHz logarithmically, then resets to 100 Hz. CH2-Ramps to ≈5 Vdc, resets to 0 Vdc.
92	Triggered Sweep and Hold, Logarithmic		t	Display: SWP TRIG HOLD LOG (6). Scope: CH1-100 Hz. CH2-0 Vdc.
93			MAN TRIG	Scope: CH1-Frequency sweeps from 100 Hz to, and holds at, 100 kHz, logarithmically. CH2-2 ramps to ≈5 Vdc.
94	-		MAN TRIG	Scope: CH1-Reset to 100 Hz. CH2-Resets to 0 Vdc.
95	Sweep with Marker	Scope: Connect scope as in figure 2-5. Sync to external input. Horizontal 2 ms/div	MODE (SWEEP) 4 TIME .02 MARKER 1 EXEC	Display: MKR (1) 1 KHZ. Scope: CH1-Frequency sweeps from 100 Hz to 100 kHz. logarithmically. CH2-Marker switches from low to high when swept frequency is at 1 kHz.
96	Enter Marker Frequency		MARKER 2 MARKER 3E3 MARKER 3 MARKER 1E4	
			MARKER 4 MARKER 3E4	
97	Recall Marker Frequency		MARKER 1 EXEC	Display: MKR (1) 1 kHZ. Scope: Marker at 1 kHz of swept frequency.
98			1	Display: MKR (2) 3 kHZ. Scope: Marker at 3 kHz of swept frequency.
99			1	Display: MKR (3) 10 kHZ. Scope: Marker at 10 kHz of swept frequency.
100	_		1	Display: MKR 30 kHZ. Scope: Marker at 30 kHz of swept frequency.
101	Modify Marker Frequency		MARKER — ↑ ↓ or → FREQ	Scope: Marker on CH2 will move left or right, and display will indicate the up-dated frequency.
102	Store Stored Settings. (If Option 001 is installed, use procedure similiar to steps 102 through 110 to verify storage locations 6 thru 45.)	Connect scope as in figure 2-6. Horizontal to 1 ms/div.	RESET FUNC 1 EXEC	Scope: 1 kHz triangle.
103			STORE 1 EXEC	Display: NO. 1 LAST STORED
104			FUNC 2 AMPL 2 EXEC	Scope: 1 kHz, 2 Vp-p squarewave.

Table 2-3. Operation Verification (Continued)

Step	Test	Tester & Setup	Program	Desired Results
105			STORE 2 EXEC	Display: NO. 2 LAST STORED
106			FREQ 2E3 FUNC 0 EXEC	Scope: 2 kHz, 2 Vp-p sine wave.
107			STORE 3 EXEC	Display: NO. 3 LAST STORED
108	Recall Stored Settings.		RECALL 1 EXEC	Display: SETTING 1 RECALLED Scope: 1kHz, 1Vp-p triangle
109			1	Display: SETTING 2 RECALLED Scope: 1kHz, 2 Vp-p square wave.
110			1	Display: SETTING 3 RECALLED Scope: 2kHz, 2 Vp-p sine wave.
111	Output OFF/ON		RESET	Display: RESET. Scope: 1 kHz, 1 Vp-p sine wave.
112			OFF/ON 0 EXEC	Display: OUTPUT OFF, LD OUT (0) Scope: No signal, FUNCTION OUT open circuit.
113			OFF/ON 2 EXEC	Display: OUTPUT OFF, LD IN (2). Scope: No signal, FUNCTION OUT shorts to ground through a 50Ω resistor.
114			I	Display: OUTPUT ON (1). Scope: 1 kHz, 1 Vp-p sine wave.
115	Front or Rear Output		FRONT/ REAR	Display: FRONT OUTPUT (0). Scope: (CH1) 1 kHz, 1 Vp-p sine wave. (CH2) no signal.
116			FRONT/ 1 EXEC	Display: REAR OUTPUT (1). Scope: (CH1) no signal. (CH2) 1 kHz, 1 Vp-p sine wave.
117			ļ	Return to front output.
118	External Trigger	Connect scope and Model 182A (TTL source) as in figure 2-7. Set Model 182A	RESET	Display: RESET.
119		frequency to 100 Hz. Sync on CH2. Horizontal to 2 ms/div. Scope trigger to	MODE (Main) 2 EXEC	Display: MODE GATED (2). Scope: Burst of sine wave (CH1) when square (CH2) is high.
120		internal.	SLOPE 1 EXEC	Display: TRIG SLOPE NEG (1). Scope: Burst of sine wave (CH1) when square (CH2) is low.

Table 2-3. Operation Verification (Continued)

Step	Test	Tester & Setup	Program	Desired Results
121	Amplitude Modulation	Connect scope and sine generator as shown in figure 2-8. Sync on CH2. Set Model 182A to	RESET	Display: RESET.
122		100 Hz, 3 Vp-p sine wave. Scope trigger internal. Horizontal to 2 ms/div.	FREQ 1 EXP 4 FUNC 5 EXEC	Display: FUNC AM SINE (5). Scope: Modulated sine wave (CH1), 100 Hz, 3 Vp-p sine wave (CH2).




Figure 2-5. Step 95 Setup




Figure 2-6. Step 102 Setup




Figure 2-7. Step 118 Setup




Figure 2-8. Step 121 Setup




Figure 3-1. Front Panel Controls and Connectors

SECTION 3 OPERATIONS

3.1 DATA ENTRY

Using the Model 178 is quite straight forward and is easily understood by trial and error method while the microprocessor "converses" with you during operating, informing you what was programmed, what is possible to program and when an error is made. Perform the procedures of table 2-3 to familiarize yourself with Model 178 operation. Keyboards are shown in figure 3-1 and cross referenced to table 3-1, which in turn references the applicable text. Readout that occurs when the keys are pressed are listed in Appendix C. Readout is literal and in two slightly different modes. For example, for frequency, amplitude and offset, when FREQ, AMPL or OFFSET keys are pressed, as for an inquiry as to status, the words MICROHERTZ, MILLIVOLTS, etc., are used; when the operator starts keying in the parameter argument, no unit of measure is displayed. Coded parameters, such as function, mode and output show their programmed argument in parentheses.

An audible tone indicates that a key is pressed. Pressing will prevent or restore the key tone. If there is no tone when keys are pressed, pressing restores the tone and vice versa.

Information exclusive to the GPIB is given in paragraph 3.16.

Additional reference information appears in the appendixes:

Appendix A - ASCII and IEEE (GPIB) Code Chart

Appendix B - Programming Command Summary

Appendix C - Displays

Appendix D - Output and Timing for Basic Modes and Functions.

Appendix E - Mode Combinations and Output

Table 3-1 Function Cross Reference

Location in Figure 3-1	ASCII Character	Function	Action (A) or Parameter (P)	Appendix C and Paragraph
1	N	Sweep Start Frequency	Р	3.9.1
2	0	Sweep Stop Frequency	Р	3.9.1
3	XN	Marker Selection	P	3.9.6
4	XO	Marker Frequency	Р	3.9.6
5	XJ	Resume Sweep	Α	3.9.5
6	XH	Sweep Hold	Α .	3.9.5
7	T	Sweep Time	P	3.9.2
8	S	Sweep Mode	P	3.9.4
9	F	Frequency	P	3.8.1
10	Α	Amplitude	P	3.8.2
11	D	DC Offset	P	3.8.3
12	l c	Function (Waveform)	P	3.8.4
13	K	Phase	P	3.8.6
14	L	Set Phase Zero Reference	A	3.8.6
15	R J	Burst Count	P	3.8.5
16	В	Main Generator Mode	P	3.8.5
17	0 thru 9	Number Characters	P	3.3
18	z	Reset	A	3.13
19		Display Test	A	3.14
20		Status	A	3.15

Table 3-1 Function Cross Reference (Continued)

Location in Figure 3-1	ASCII Character	Function	Action (A) or Parameter (P)	Appendix C and Paragraph
21	V	Amplitude Definition	Р	3.8.2
22		√(Tone On/Off)	Α	3.1
23		Program Execution	Α	3.5
24		Clear Entry	Å P	3.12
25	E	Exponent	P	3.3.3
26		Function Output		3.11.1, App E
27		Sync Output		2.2, 3.11.3
28	XP	Output Front/Rear	P	3.11.1
29	Р	Output Off/On	P	3.11.2
30	Y	Recall Stored Setting	P	3.10
31	М	Store Setting	P	3.10
32	G	Trigger, Int/Ext	Р	3.7
33	Q	Triggering Slope	Р	3.7
34	J	Manual Trigger Pressed	Α	3.7
34	Н	Manual Trigger Released	A	3.7
35		Local Control Enable	Α	3.16
36		Command Recall	A	
37		GPIB Address	A	2.2.4, 3.16.2.1
38		Sweep Generator Output		3.9.4, App E
39		External Trigger Input		3.9.4
	υ	Recall Previous Program	A	3.10.2
	w	Recall Next Program	A	3.10.3
	XG	GET Mode	P	3.16.7
	XQ	SRQ Enable	P	3.16.5
	XT	Talk Message	P	3.16.4
	XV	Terminator Select	P	3.16.6
40		Readout		3.16.9, App C
41		Cursor	A	3.6

3.2 POWER

Power is turned on and off with a front panel pushbutton. When the power is turned on, the entire display lights up for a display element test. Then, the generator automatically performs a self test routine. "SELF TEST" is displayed at this time. When testing is completed, "WAVETEK 178" is displayed. At least two seconds must elapse between power OFF and power ON for proper reinitialization of logic. When the power comes on, the output is automatically enabled.

3.3 BASIC COMMAND STRUCTURE

The Model 178 is programmed by sending ASCII coded characters (ref: table 3-1 and Appendix A) to the microprocessor via one of the two possible input ports (keyboard or GPIB) shown in figure 3-2. If input characters are present on more than one input port, they are read first from the GPIB and then from the

keyboard. Thus, if the GPIB port is continuously supplied with characters, then no characters will ever be read from the keyboard.

3.3.1 Characters

Characters used to program the 178 are divided into classes:

1. Alphabetic Characters—The characters A through Z (except E) select actions or commands. The X character used in front of another alphabetic character selects an alternate set of actions or commands. The X must directly precede the alphabetic character without intervening characters of any kind. For example, P selects the output and off/on and XP selects front/rear function output, but X A P (where A is a space character) selects output off/on, not front/rear output because a space character.




Figure 3-2. Memory Structure

not X, was placed immediately before the P. Alphabetic characters are generated from the keyboard by pressing the labeled action and parameter keys. The characters generated by such keys are printed in a corner of the key.

- 2. **Numeric Characters**—The characters 0 through 9, E, —, and decimal point (.).
- 3. Special Character—Quote (').
- **4. Terminator Character**—Initially the ASCII new line character (NL). This can be changed by programming.
- 5. Nonprogramming Characters—Any character not in one of the previously described classes. They have no effect on programming and may be interspersed freely among programming characters, except after X (refer to item 1).

3.3.2 Action Vs Parameter

The alphabetic characters are used to select either actions or parameters (ref: table 3-1). An action is a

sequence of events which happens when the letter that selects it is programmed or the key that selects it is pressed. There is no need for a numerical suffix. A programming parameter has one or two letters (and most have keys) plus a numeric value which controls some aspect of the instrument's operation.

To program an action, simply program the proper alphabetic character from either the front panel or GPIB port. The action will then take place, but only if the instrument is in the *enable* state at the moment when that character is read by the microprocessor (ref: REN, paragraph 3.16.1).

To examine the current value of a parameter, simply program the proper alphabetic character from either the front panel or GPIB port. The current value is then displayed on the front panel. Display occurs whether or not the instrument is enabled. If the character programmed does not correspond to a legal parameter in the instrument, nothing happens.

3.3.3 Programming Parameter Values

The numeric characters (0 through 9, E, -,) are used to program new parameter values. To change a parameter value, first program the alphabetic character which selects the desired parameter (F = frequency, etc.). Next, program the new value using numeric characters. Any sequence of characters which gives the new value is acceptable. For example, all of the sequences in table 3-2 cause the value 100 to be programmed.

Table 3-2. Examples of Value Programming

ASCII	Keyboard	Standard Notation
100	100	100
0100	0100	100 (leading zeros are ig- nored)
1E2	1 EXP 2	1×10^2
.01E4	.01 EXP 4	.01 × 104
.01E304	.01 EXP 304	.01 × 104 (last two exponent digits only are used)
1000E-1	1000 EXP ± 1	1000 × 10 ⁻¹
1E-2-	1 EXP ±2 ±	1 × 10² (two minus signs cancel)
1E.2	1 EXP .2	1 × 10 ² (decimal points in exponent are ignored).

The numbers to the left of the E are the mantissa; the digits to the right (only two are allowed) are the exponent. The result value is the mantissa times 10 to the exponent power: for example $9.99 E2 = 9.99 \times 10^2 = 999$.

Only one decimal point and one E (keyboard EXP) are allowed per number; additional ones are ignored. The sign toggle character may appear any number of times. It causes the sign of the mantissa (if E has not been programmed) or the exponent (if E has been programmed) to be reversed (if negative, then positive, and vice versa) each time it appears. Any number of nonprogramming characters may be interspersed with the numeric characters, as they have no effect. If an undesired value is entered, the CLEAR ENTRY key can be used to erase it.

Several parameters required codes for specific selections; for example, function codes 0 through 3 select sine wave. triangle wave. square wave and ramp waveform. Refer to Appendix B for codes.

Table 3-3. Round Offs

Parameter	Round Offs
Frequency	Up to 8 Digits, 1 μHz minimum.
Amplitude	To Nearest 20 mV,
•	10.02 to 20.00V
	To Nearest 10 mV,
	1.01 to 10.00V
	To Nearest 1 mV,
	99 to 1000 mV
	To Nearest 100 μ V,
	9.9 to 100.0 mV
	To Nearest 10 μ V,
	1.00 to 10.00 mV
Offset	Up to 3 Digits:
	To Nearest 10 mV,
	5.01 to 10.00V
	To Nearest 5 mV,
	1.005 to 5.00V
	To Nearest 1 mV,
	100.5 to 10.00 mV
	To Nearest 100 μV,
	10.05 to 100.0 mV
	To Nearest 10 μV,
	1.00 to 10.00 mV
Phase	Up to 5 Digits:
	± 360.00° ± .01°
Time (Sweep)	Up to 4 Digits or 10 μ s
	To Nearest .01s
Time (Sweep	
Off)	Up to 8 Digits:
	10 μ s to 600.00s to
	nearest 10 μ s
All Other	
Parameters	To Nearest Integer

Since the number input format is so general, the microprocessor must be told when the last numeric character has been entered so it can evaluate the number. This is done by programming either an alphabetic, special or terminator character. When this is done, the new value is rounded off (ref: table 3-3) and tested to see if it is a legal value for the setting being changed (ref: paragraph 3.4). If it is legal, the new value is entered into the instrument's scratch pad memory; however, it is not yet sent to the waveform circuits. That is usually done by programming the I action (EXEC key on the front panel). Other methods of execution are GET and cursor, which are described later. An asterisk (*) on the display indicates that the new parameter value programmed has not been executed and resides in scratch pad memory only (ref: figure 3-2). All parameter values may be erased before execution by using the CLEAR ENTRY key, the value stored in scratch pad is erased and the original value is displayed.

3.4 ERRORS

When an illegal value is programmed or interdependent parameter errors are detected, an error signal is indicated on the front panel or GPIB. Keyboard errors only are indicated on the front panel display and by a double "beep" of the key tone. For errors made via the GPIB (but not the keyboard), a service request (SRQ) is made, providing the service request function has been enabled (ref: paragraph 3.16.5). The controller can then serial poll its instruments to verify that the 178 sent the SRQ and can then inquire as to the nature of the error. The method of reporting errors on the GPIB is given in paragraph 3.16.4.

3.4.1 Class 1 Errors

Class 1 errors are caused by programming values outside the legal limits of the parameter being programmed. For example, programming an amplitude of 500 volts will cause a parameter error when the next alpha character is programmed. At this time, the 178 disregards the new values and retains the previously programmed values in scratch pad memory (see figure 3-2).

3.4.2 Class 2 Errors

Class 2 errors are interparameter inconsistencies, such as frequency greater than specified for a particular function. Tests are made every time an execute (I) is given, a setup is stored (M) or a cursor key is pressed. Resulting errors are displayed, and transfers of values are made to waveform circuits or storage regardiess of the error indicated. Notice that

upon receiving a Group Execute Trigger (refer to paragraph 3.16.7), the 178 programming is executed without error checking.

3.4.3 Class 3 Error

Class 3 error occurs if an empty stored setting is retreived. The error is displayed and the state of the 178 remains unchanged from the previously executed program.

3.5 EXECUTING THE PROGRAM

A program or setting can be executed, i.e., transferred to the waveform circuits, by the execute commands, GET (Group Execute Trigger) command, and the action keys: CURSOR 1 and CURSOR 1.

GPIB I and the front panel EXEC key are execute commands that cause parameter value and interparameter tests to be made and transfers the programmed values to the waveform generation circuits.

GET is a GPIB only command (no front panel key) that causes the 178 to execute and trigger, but without time consuming microprocessor error checking (ref: paragraph 3.16.7).

CURSOR 1 and CURSOR 1 are exclusively front panel functions which perform an execute with error checks after each digit increment or decrement.

GPIB **Z** and the front panel RESET are commands which reset the 178 to the original power up conditions (as described in table 2-3, step 3) and perform an automatic execute.

An asterisk (\star) on the display indicates that the new parameter value programmed has not been executed and resides in scratch pad memory only (ref: figure 3-2).

3.6 CURSOR

The four cursor keys can modify a parameter value or code.

NOTE

The modified value is automatically executed.

The ← and → cursor keys move the cursor left and right; cursor position is indicated by a flashing digit on the display. The † and ↓ cursor keys increment and decrement, respectively, the flashing digit. Holding a

cursor key down causes a continued change at a constant rate.

The † and ‡ keys can also increment and decrement parameter codes, such as function and mode codes. Cursor positioning $(\leftarrow \rightarrow)$ is not necessary for codes and codes do not flash to indicate cursor position.

When storing a program, press STORE key and then †. The program will be stored in the next memory location in numerical sequence. Keys † and ‡ can also be used to recall stored settings in numerical sequence.

During command recall, cursor \leftarrow and \rightarrow keys shift the display four characters to the left or right, respectively.

Cursors † and ‡ can also be used to recall marker frequency and status.

3.7 TRIGGER MODE AND SLOPE

Triggered and gated modes of the main generator are initiated either by external or internal triggers. External triggers are: external TTL level signal at front or rear panel BNCs, manual trigger at MAN TRIG key on the front panel or GPIB J and H commands. Internal trigger is the sweep generator; that is, each sweep generator cycle triggers or gates the main generator.

The sweep generator is triggered by the above named external triggers only.

NOTE

"External/Internal" trigger mode (G0 or 1) has no effect on sweep generator triggering. If the sweep generator is in a triggermode, external triggers (TTL level signals at front or rear panel BNCs, manual trigger at MAN TRIG key on the front panel or GPIB J and H programming codes) will initiate sweep generator output.

Both the main generator and sweep generator can be triggered by the same source, one may be triggered and the other not, or the external trigger may trigger the sweep generator which in turn triggers the main generator—all depends upon the generator modes (ref: table 3-4).

G followed by its code selects either internal or external trigger (affects main generator only):

G0 Selects external trigger.

Table 3-4. Mode Matrix

				!i			
				Linear Sweep (Logarithmic Sweep)			
			Sweep Off	Continuous Sweep	Trigger Sweep	Trigger Poset	Log Swe
		Trig Mode	S 0	S1 (S4)	S2 (S5)	1 ./ 1	S4, S5 and S6
ntinuous	ВО	*	B0,S0	B0,S1	B0,S2	B0,S3	
	B1 (B4)	Ext G0	B1,S0,G0	B1,S1,G0	B1,S2,G0	B1,S3,G0	
gerea		Int G1	B1,S0,G1	B1,S1,G1	B1,S2,G1	B1,S3,G1	
		Ext G0	B2,S0,G0	B2,S1,G0	B2,S2,G0	B2,S3,G0	
led		Int G1	B2,S0,G1	B2,Si,G1	B2,S2,G1	B2,S3,G1	
	B3 (B6)	Ext G0	B3,S0,G0	B3,S1,G0	B3,S2,G0	B3,S3,G0	
rst		Int G1	B3,S0,G1	B3,S1,G1	B3,S2,G1	B3,S3,G1	
- -	gered ed	gered B1 (B4) ed B2 (B5)	gered B1 (B4) Ext G0 Int G1 ed B2 (B5) Int G1 st B3 (B6) Int	gered B1 (B4) Ext G0 B1,S0,G0 Int G1 B1,S0,G1 Ext G0 B2,S0,G0 Int G1 B2,S0,G1 Int G1 B3,S0,G0 Int G0 B3,S0,G0 Int G0 B3,S0,G0	gered B1 (B4) Ext G0 B1,S0,G0 B1,S1,G0 ed B2 (B5) Ext G0 B2,S0,G0 B2,S1,G0 et B2 (B5) B2,S0,G1 B2,Si,G1 et B3 (B6) B3,S0,G0 B3,S1,G0 B3 (B6) Int B3,S0,G1 B3,S1,G1	gered B1 (B4) Ext G0 B1,S0,G0 B1,S1,G0 B1,S2,G0 ed B2 (B5) Ext G0 B2,S0,G0 B2,S1,G0 B2,S2,G0 st B3 (B6) Ext G0 B3,S0,G0 B3,S1,G0 B3,S2,G0 B3 (B6) Int G1 B2,S0,G1 B3,S1,G1 B3,S2,G0	gered B1 (B4) Ext G0 B1,S0,G0 B1,S1,G0 B1,S2,G0 B1,S3,G0 ed Int G1 B1,S0,G1 B1,S1,G1 B1,S2,G1 B1,S3,G1 ed Ext G0 B2,S0,G0 B2,S1,G0 B2,S2,G0 B2,S3,G0 et Int G1 B2,S0,G1 B2,S1,G1 B2,S2,G1 B2,S3,G1 et Ext G0 B3,S0,G0 B3,S1,G0 B3,S2,G0 B3,S3,G0

^{*} Trigger mode is applicable to main generator only. Trigger mode does not affect main generator continuous modes.

G1 Selects internal trigger.

J (pressing MAN TRIG) - Start trigger for the main and sweep generator. In main generator gated mode, the main generator is gated on.

H (releasing MAN TRIG) - In main generator gated mode, terminates the output of the main generator (the last cycle started is always completed).

Q followed by its code selects triggering either on the rising edge of the trigger signal or the falling edge:

- Q0 Selects triggering on the rising edge (_f_) of the trigger signal. The main generator gates on at the high level.
- Q1 Selects triggering on the falling edge (→) of the trigger signal. The main generator gates on at the low level.

3.8 MAIN GENERATOR

The following sections describe the keys and codes related to main generator operation. This block of keys are labeled MAIN on the front panel.

3.8.1 Frequency

Selecting F following a value (up to 8 digits) programs the main generator frequency. The frequency is programmable in hertz. See table 3-2 for value programming. At any time the frequency may be modified by the cursor (ref: paragraph 3.6). Upper frequency is limited by the operating mode and function, as shown in table 3-5.

Table 3-5. Mode/Function/Frequency

Mode	Function	Frequency
Cont	\sim , \mathbb{L} , AM	to 50 MHz
	^	to 500 kHz
	1	to 20 kHz
Trigger, Gate,	\sim , \mathbb{L} , \sim , AM	to 200 kHz
and Burst	1	to 20 kHz

3.8.2 Amplitude

V followed by its code selects the unit of measure for amplitude programming into a 50Ω load. (DC offset is always Vpeak.):

- **V0** Selects volts peak-to-peak into 50Ω .
- **V1** Selects volts rms into 50Ω .
- **V2** Selects dBm into 50Ω .

An **A** followed by a value (up to 3 digits) programs the amplitude at the function output. Amplitude may be programmed in volts peak-to-peak from 1 mV to 20 Vp-p specified into a 50Ω load. See table 3-2 for value programming, table 3-3 for round off and paragraph 3.11 for function output and load operation.

Amplitude values may be modified by the cursor (ref: paragraph 3.6).




Figure 3-3. Amplitude and Offset Schematic

The amplitude and offset are not completely independent of one another, because they share a common output amplifier and attenuator (see figure 3-3). In cer-

tain cases it may be necessary to decrease the number of digits of resolution of amplitude or offset in order to prevent clipping in the output amplifier or to make the programmed value of offset (or amplitude) appear at the output despite an unfavorable attenuator setting necessitated by a larger value of amplitude (or offset).

The sum of amplitude and offset control the output amplifier and attenuator. The output amplifier is limited to ± 10.00 volts peak and a 3 digit input (X.X X). The attenuator can operate at only $\times 10^{\circ}$, $\times 10^{-1}$, $\times 10^{-2}$, or $\times 10^{-3}$. Figure 3-4 is a guide to expected resolution.

3.8.3 Offset

D followed by a value (up to 3 digits) offsets the function output from 0 to +10V specified into a 50Ω load. Offset is programmed in volts dc. See table 3-2 for value programming, table 3-3 for round off and paragraph 3.11 for function output and load operation. Offset value may be modified by the cursor (ref: paragraph 3.6).

NOTE

When offset is used, 3 digit resolution of offset or amplitude may be reduced in some cases (ref: paragraph 3.8.2).

3.8.4 Function

C followed by a single digit parameter value selects function at the FUNCTION OUT BNC. Six function codes are used.

- **C0** Selects sine wave. Frequency maximum is 50 MHz in continuous mode and 200 kHz in trigger, gated or burst modes.
- C1 Selects triangle wave. Frequency maximum is 500 kHz in continuous mode and 200 kHz in trigger, gated or burst modes.
- C2 Selects square wave. Frequency maximum is 50 MHz in continuous mode and 200 kHz in trigger, gate or burst mode.




Figure 3-4. Resolution for Combinations of Amplitude and Offset

- **C3** Selects ramp. Frequency maximum is 20 kHz in continuous, trigger, gated burst modes.
- C4 Selects dc output voltage. The dc level is set by programming offset as described in paragraph 3.8.3.
- C5 Selects amplitude modulation. When AM is selected the main out level is reduced to half the programmed amplitude. An ac voltage (±2.5 Vp, typical, for 100% modulation; dc to 10 MHz minimum rate) at the AM IN BNC modulates the function output. When modulation levels vary between -2.5V and -7.5V the output level is inverted as shown in figure 3-5. Figure 3-6 show AM timing relationship.




Figure 3-5. AM Input Vs Envelope Output




Figure 3-6. AM Timing Relationships.

3.8.5 **Modes**

B followed by its code (0 through 6) selects the operating mode. The selected mode is indicated on the front panel readout when the MODE key is pressed. In addition to the main generator mode selection, output is affected by other variables (ref: table 3-4 and Appendix E). Many of the modes depend on a trigger. Refer to paragraph 3.7 for trigger mode and format selection.

- **B0** Selects continuous operation of the main generator.
- **B1** Selects triggered mode. The main generator is triggered by external signal, internal sweep signal, manual trigger of GPIB commands. When triggered, one cycle is generated.
- Selects gated mode. The onset of the trigger, regardless of its source (ref: mode **B1**), enables the main generator for the duration of the trigger signal plus the time required for the completion of the last cycle started.
- B3 Selects burst mode. Burst is the output of a preprogrammed number of cycles each time the generator is triggered at a preselected rate.
 R followed by its value (1 to 65,536) denotes the number of cycles in the burst each time it is triggered.
- Selects triggered haverwave. For ramp and square waveforms, triggered haverwave is identical to mode **B1**, triggered waveforms. For sine and triangle, triggered haverwave is one cycle of the waveform starting and ending at phase angle —90°. Square wave starts and ends at its negative peak. If waveform amplitude is programmed negative, the waveform starts and ends at +90° phase angle. Square wave starts and ends at its positive peak.
- B5 Selects gated haverwave. For ramp and square waveforms, gated haverwave is identical to mode B2, gated waveforms. For sine and triangle waveforms, gated haverwave is one or more cycles of the selected waveforms starting at phase angle -90°, if any. If waveform amplitude is programmed negative, the waveform starts at +90° phase angle. The onset of the trigger, regardless of its source (ref: mode B1), enables the main generator for the

duration of the trigger signal plus the time required for the completion of the last cycle started.

Selects burst haverwave. For ramp and square waveforms, burst haverwave is identical to mode B3, burst mode. For sine and triangle, burst is the output of a preprogrammed number of cycles of selected haverwave starting at phase angle -90°. If waveform amplitude is programmed negative, the waveform starts at +90° phase angle.

R followed by its value (1 to 65,536) denotes the number of cycles in the burst.

3.8.6 Phase

To shift output signal phase relative to some external signal, the basic 10 MHz reference must be locked to the reference clock of the external instrument; an external reference input can be a sine wave or pulse of a 500 mV to 10 Vp-p amplitude at 1, 2, 3, . . . or 10 MHz ± 5 ppm. A message REFERENCE NOT LOCKED is displayed if the 178 internal reference and the external reference source are not synchronized or if the external reference has high jitter.

The frequencies of the two signals to be phase locked should be adjusted to be identical or integer multiples. The phase angle of these two signals is not defined, but by programming **L**(PHASE REF) that phase angle becomes the reference phase "zero" for subsequent phase changes.

K followed by a value selects the phase shift (relative to phase "zero") measured in degrees. Phase value is programmable from ± 1000 revolutions ($\pm 360,000^\circ$) with 0.01° resolution steps to 500 kHz and 0.1° above 500 kHz. When executed, the phase shifts to the programmed angle relative to Phase Reference. Phase Reference may be redefined at any time by programming **L** (PHASE REF). Phase relationships relative to the reference generator are shown in figure 3-7.

NOTE

When function is square wave, there may be a $\pm 3.6^{\circ}$ phase offset error after you have phase shited the first time. This error is eliminated by programming **L** and noting the new phase reference angle from which to shift. Subsequent shifts will be to specified accuracy.

An input to ϕ MOD IN BNC phase modulates the 178. A 5 Vp signal deviates the function output approximately 360° when output frequency is > 500 kHz. For frequencies \leq 500 kHz, phase modulation is reduced

by 100 times. Phase modulation is relative to the reference source and at a deviation rate determined by ϕ Mod frequency (dc to 10 kHz minimum).




Figure 3-7. Phase Shift

Rear Panel REF OUT BNC is a source of 10 MHz, 2 Vp-p sine wave locked to the reference clock. Source impedance is 50Ω .

3.9 SWEEP GENERATOR

An internal generator sweeps the main generator either linearly or logarithmically from the start frequency to the stop frequency. Two overlapping sweep ranges are used: the low range 1 μ Hz to 500 kHz and the high range 5 kHz to 50 MHz. A class 2 error occurs when start and stop frequencies are not in the same range.

In addition to sweeping the main generator, when trigger mode is "internal" and the main generator is in a trigger or gate mode, the sweep generator triggers the main generator.

The following sections discuss sweep generator controls and operation.

3.9.1 Start and Stop Frequency

The main generator sweeps from the start frequency to the stop frequency. For sweep up (increasing frequency) the start frequency is lower than the stop frequency. For sweep down (decreasing frequency), the start frequency is higher than the stop frequency.

N followed by its value (up to 8 digits or 1 μ Hz) programs the start frequency. The start frequency is programmed in hertz. (See table 3-2 for value programming.)

O followed by its value (up to 8 digits or 1μ Hz) programs the stop frequency. The stop frequency is programmed in hertz.

3.9.2 Sweep Time

T followed by a value selects the time required to sweep between the start and stop frequencies. The value is programmed in seconds. (See table 3-2 for value programming.) Time can be programmed from 10 ms to 600.00s with 10 ms resolution in all sweep modes except "sweep off," which can be programmed from 10 μ s to 600.00s with 10 μ s resolution.

When sweeping, altering sweep time, sweep frequency or stop frequency causes the generator to reset to the start frequency.

3.9.3 Sweep Width

Sweep width is the difference between the start and stop frequencies. Maximum sweep width is limited by the sweep range, either 5 μ Hz to 500 kHz or 5 kHz to 50 MHz.

Minimum sweep is dependent on the sweep range and time. Any start and stop frequencies may be used provided a minimum separation is maintained:


Low band: 20 mHz per 1s of sweep time. High band: 2 Hz per 1s of sweep time.

Minimum width in logarithmic sweep mode is limited to the above restrictions and a start/stop frequency ratio of 2.

3.9.4 Sweep Mode

S followed by its single numeric value selects the sweep operating mode. The selected mode is indicated on the front panel readout when the MODE key is pressed. In addition to the sweep generator mode selection, output mode is affected by other variables (ref: table 3-4 and Appendix E). Many of the modes depend on a trigger. Refer to paragraph 3.7 for trigger mode and format selection.

- **S0** Selects sweep off mode.
- **S1** Selects continuous ramp. Normally used with continuous main generator mode to give continuous linear sweep. SWEEP OUT is a continuous 0 to approximately +5V ramp.



- S2 Selects triggered linear ramp. For each trigger, the main generator, in continuous mode, sweeps once and returns to the start frequency. SWEEP OUT is one 0 to approximately + 5V ramp starting with the trigger.
- reset. Upon receiving a trigger, the main generator, in continuous mode, will sweep from the start frequency to the stop frequency and hold at the stop frequency. Upon receipt of a second trigger the main generator returns to the start frequency. SWEEP OUT is a 0 to approximately +5V ramp starting with the first trigger and holding at approximately +5V until the second trigger occurs.
- S4 Selects continuous logarithmic ramp. Normally used with continuous main generator mode to give continuous logarithmic sweep. SWEEP OUT is a continuously recurring 0 to approximately +5V linear ramp.
- **S5** Selects triggered logarithmic ramp. Logarithmic version of mode **S2**.
- **S6** Selects triggered logarithmic ramp and triggered reset. Logarithmic version of mode **S3**.

3.9.5 Hold and Resume

XH (Hold) will stop the sweep and hold the main generator frequency until **XJ** (Resume) resumes the sweep. When held, the precise frequency is displayed as HOLD AT XX.XXXXXX Hz. When resumed, SWEEP RESUME is displayed.

While the sweep is being held, the FUNCTION OUT frequency can be modified by the cursor keys. When RESUME is pressed, the frequency returns to the "hold" frequency and then sweep continues. However, the ramp voltage at SWP OUT is not modified by cursor action even if the frequency during

hold is. To return the output to the start frequency rather than completing the sweep from the hold frequency, manual trigger or an external trigger is used. If the sweep generator is in triggered sweep/reset mode, two triggers will be necessary to restart the output at the start frequency.

Ramp voltage may drift during hold because of leakage current in the charging circuit; even so, the frequency remains constant. For most applications, this drift is negligible for holds less than 600 seconds.

3.9.6 Marker, Marker frequency and Marker Output

The frequencies of 10 markers can be preset but only one marker can be selected at a time. The marker output is a TTL-level low-to-high transition to indicate that the frequency has swept through the programmed marker frequency, as shown in figure 3-8. The marker output remains low at frequencies less than the marker frequency and at frequencies greater than the marker frequency the marker output remains high regardless of sweep direction.

At power on, all ten markers are preset to 1 kHz. If new marker frequencies are entered into each marker location, a reset, either from the keyboard or GPIB resets only marker #1 to 1 kHz. All other marker frequencies are unaltered. Marker frequencies can also be stored for convenience (ref: paragraph 3.10.1).

XN followed by a value (1 through 10) selects the marker number. Only the selected marker's frequency is indicated by the marker output. After a marker has been selected, the marker's frequency may be altered by programming **XO**, and the frequency (up to 8 digits) in hertz. The value replaces the former value upon the programming of the next alpha character.




Figure 3-8. Marker Output and Sweep Frequency

3.10 STORED SETTINGS

Up to 5 different sets of front panel settings can be stored in and recalled from Random Access Memory (RAM). Option 001 provides nonvoltile memory for 40 additional stored settings. Option memory is battery backed up (internally recharged) for 60 day (minimum) retention of settings. Memory is expandable to 240 stored settings.

3.10.1 Storing Program Sets

Program sets may be stored by keyboard or GPIB command. To store the program set that is in scratch pad memory (ref: figure 3-2), enter M followed by the storage location (1 through 5, or if option 001 is installed, 1 through 45). The next alpha programmed is the terminator, which allows the storage to occur. If a program was previously stored in that location, it will be erased and replaced by the new set. When a program is stored, the settings are tested for class one errors in the same manner as with an execute command (ref: paragraph 3.5). The program is always stored. whether or not errors were detected. Programs can be stored without interrupting the output of the 178 if a terminator other than EXEC (I) is used: this is possible because it is the scratch pad memory that is stored rather than the actual settings of the waveform circuits (ref: figure 3-2). Notice that during 178 operation. scratch pad memory can be changed and stored without affecting 178 output.

3.10.2 Recalling Stored Programs

The information stored in a program may be recovered either from the front panel or by a command over the GPIB. To recall, program a **Y** followed by the number of desired program. When the next alpha entry is made, the settings stored in the selected program are transferred to display memory and the scratch pad memory (ref: figure 3-2). Then data is available to be sent to the waveform circuitry of the instrument, or, if desired, it may be examined and altered by use of the front panel keys.

The identifying numbers of programs in RAM range from 1 through 5 (1 through 245 for full memory options). If the number of a program which does not exist or an illegal identifying number is programmed, an error will result.

Pressing the cursor 1 key or programming **W** causes the program next in sequence after the last program accessed to be recalled. This provides an automatic way to recall a sequence of programs. However, the

programs need not be numbered consecutively. If there is no program following the last program accessed, an error occurs.

Pressing the cursor \$\(\psi\) key or programming **U** is similar to the cursor \$\(\tau\) or **W** action previously described, except that programs are recalled in descending numeric order.

3.10.3 High Speed Recall of Stored Programs

The Group Execute Trigger (GET) allows a rapid GPIB recall of stored programs. In the GET mode of operation, the program is recalled and executed, and the waveform circuits are triggered, all within 2.5 ms of receiving the GET command. There are three possible modes of GET operation (ref: paragraph 3.16.7). There is no error checking.

3.10.4 Deleting Programs

To delete a program, program the letter **M** followed by a *minus* sign and a number of the program to be removed. When the number is terminated (by the next alpha character), the program is removed from storage; there is no other effect.

3.11 OUTPUTS

3.11.1 Front/Rear Function Output

One function output BNC is located on the front panel and one on the rear panel. At power up and reset the signal is from the front panel BNC only, the rear panel output is safely turned off for ATE applications. After power is on, programming selects front or rear output.

XP followed by a numerical code selects the front or rear panel BNC:

- **XPO** Selects front panel output and disconnects the signal from the rear panel.
- **XP1** Selects rear panel output and disconnects the signal from the front panel.

3.11.2 Output On/Off

P followed by a code switches the output on or off.

P0 Internally disconnects the signal from the selected function output BNC (as described in paragraph 3.11.1) making the signal unavailable at the connector. In P0, the function output presents a high source impedance at the BNC.

- **P1** Internally connects the signal to the selected function output BNC.
- P2 Internally disconnects the signal from the selected function output making the signal unavailable. The function output source impedance is 50Ω .

3.11.3 Sync Outputs

Sync outputs of TTL and TTL square wave are provided, respectively, at the BNC's on the front and rear panels. The sync signal is 0V to approximately 3V (TTL) from a 50Ω source. Sync outputs are in phase with the main generator square wave output only. Other timing relationships are shown in Appendix D.

3.12 CLEAR ENTRY

The CLEAR ENTRY key erases a parameter value which is being entered. The key removes the numeric digits entered after the last parameter letter entry. (Clearable entries are always prefixed by an asterisk on the display.) The display is replaced by the previous value (scratch-pad value) of the parameter being programmed.

3.13 RESET

The RESET key returns the 178 waveform parameters to their power-on condition. The readout becomes "RESET". Significant parameters values and conditions are given in table 2-3, step 3. In addition, the reset command resets marker #1 to 1 kHz, but markers 2 through 10 remain unaltered.

3.14 DISPLAY TEST

The DISPLAY TEST Key lights all 20 sets of character segments and semicolon as shown in figure 2-4.

3.15 STATUS

Pressing STATUS automatically displays the current waveform generator status one parameter and value at a time (ref: Appendix C). When STATUS is pressed a second time the cycling immediately stops. The parameters can then be manually searched by using the CURSOR (\$\dagger\$ or \$\dagger\$) keys (ref: table 2-3, steps 2 through 7).

3.16 **GPIB**

Almost all of the information in Section 3 is applicable to the General Purpose Interface Bus (GPIB) program-

ming of the 178, but the information in this paragraph is exclusive to the GPIB.

The GPIB interface is an implementation of IEEE Standard 488-1978. It supports the following interface functions: Source Handshake (SH1), Acceptor Handshake (AH1), Talker (T6), Listener (L4), Service Request (SR1), Remote Local (RL1), Device Clear (DC1) and Device Trigger (DT1). The talk capability allows a device to send data (such as error message readings) out over the bus. The listen capability allows a device to receive data (such as device programming information) from the bus.

3.16.1 Bus Lines Defined

The GPIB consists of 16 signal lines:

DIO1 - DIO8 Data In/Out Lines ATN Attention Remote Enable REN DAV Data Available **NRFD** Not Ready For Data NDAC Not Data Accepted FOL End Or Identify Service Request SRQ **IFC** Interface Clear

- 1. **DIO1 DIO8**—These eight lines (Data In/Out) are used to send commands from the controller and transfer data back and forth between instruments and the controller.
- 2. ATN—This line (Attention) is operated only by the controller. It specifies whether the information on lines DIO1 DIO8 is data (ATN false) or a command (ATN true). Whenever ATN is set true, no activity is allowed on the bus except for controller-originated messages; additionally, every device connected to the bus is required to receive and process every command sent by the controller.
- 3. REN—This line (Remote Enable) controls whether devices on the GPIB are in local or remote modes. In local mode, devices respond to front panel commands and do not respond to GPIB originated commands. In remote mode, the situation is reversed: GPIB originated commands are obeyed, while front panel commands are ignored. The 178 enters the remote state when it receives its listen address (ref: paragraph 3.16.2.1) and REN is enabled. The 178 then stays in the remote mode until the REN

line is put in the local state, a Go To Local (GTL) command is received or the LOCAL front panel key is pressed (ref: paragraph 3.16.2.4, item 4).

- 4. DAV, NRFD, NDAC—These are the "hand-shake" lines (Data Valid, Not Ready For Data and Not Data Accepted) which regulate the transmission of information over the lines DIO1 -DIO8. For each command or data byte transferred, a complete handshake cycle occurs. This handshake is designed to holdup the bus until the slowest device has accepted the information.
- 5. EOI—When ATN is false, EOI (End Or Identify) indicates that the data on lines DIO1 DIO8 is the last byte of a data message. When the 178 receives a data byte with EOI true, the 178 automatically supplies a terminator character (ref: paragraph 3.16.6) following the data byte. When the 178 transmits the last byte of a message (which is always a terminator character), it also sets EOI true.
- 6. SRQ—This line (Service Request) is used by the 178 and other devices on the bus to signal the controller that they request attention. (Ref: paragraph 3.16.5 for 178 Service Request Enable.) Since the SRQ line is common to all devices, additional tests must be made to determine which devices are signaling. The controller performs a Serial Poll to accomplish this.
- 7. IFC—This line (Interface Clear) is used by the controller to reset the interface logic in all devices connected to the bus to a known initial state.

3.16.2 Commands

Commands are sent over lines DIO1 - DIO8 with ATN true. They are divided into five classes.

- 1. Listen Addresses
- 2. Talk Addresses
- 3. Secondary Addresses
- 4. Universal Commands

DCL—Device Clear

SPE-Serial Poll Enable

SPD-Serial Poll Disable

LLO-Local Lockout

5. Addressed Commands

GTL—Go To Local SDC—Selective Device Clear GET—Group Execute Trigger

These commands and command groups are shown with their binary codes in Appendix A and further explanation follows.

3.16.2.1 Listen Addresses

Listen addresses are used to command a device to read any data bytes transmitted over lines DIO1 -DIO8. There are 31 different available addresses (hexadecimal codes 20 through 3E, ASCII codes SP through >). A 32nd address, called unlisten (hexadecimal 3F, ASCII ?), is used to command all devices to not read data bytes. The 178 listen address is selected by the rear panel switches, which specify the lower 5 bits of the address. (Ref: table 2-2.) Pressing the front panel ADRS key displays the GPIB address as a decimal device number followed by the ASCII character listen and talk addresses.

3.16.2.2 Talk Address

Talk addresses are used to command a device to transmit data over lines DIO1 - DIO8 whenever ATN is false. There are 31 different available addresses (hexadecimal codes 40 through 5E, ASCII codes @ through 1). A 32nd address, called untalk (hexadecimal 5F, ASCII →) is used to command all devices to cease talking. The lower 5 bits of the 178 talk address are selected by the same rear panel switches used to select the listen address. Thus, if the 178 listen address is hexadecimal 21 (ASCII 1), the talk address is hexadecimal 41 (ASCII 1), the talk address is hexadecimal 41 (ASCII 1). Pressing the front ADRS key displays the GPIB address as a decimal device number followed by the ASCII character listen and talk addresses.

3.16.2.3 Secondary Address

Secondary addresses are used following a talk or listen address to provide the ability to address more than the 31 devices provided for by simple talk or listen addresses. Secondary addresses are ignored by the 178.

3.16.2.4 Universal Commands

Universal commands are used to command a device to perform designated actions. Universal commands

are recognized at all times. Universal commands performed by the 178 are:

- Device Clear (DCL)—Resets the 178 to the initial power on settings. Refer to table 2-3, step 3 for power on conditions. DCL affects all devices on the bus. This information is also set into the waveform generating circuitry.
- 2. Serial Poll Enable (SPE)—Causes the instrument to engage in a serial poll by responding with the serial poll status byte when addressed as a talker. Data line DIO7 will be on, if service is being requested on the SRQ line. When the status byte is read, it is reset to an ASCII blank, and the SRQ line is released (of course, it may still be held down by other devices). The status byte is also available by reading the 178 talk message number 2. When this message is read, the status byte is reset and SRQ released as for the serial poll.
- **3. Serial Poll Disable (SPD)-**Discontinues serial poll. Returns instruments to normal talk modes.
- 4. Local Lockout (LLO)—Causes the GPIB interface to enter a state where the front panel LOCAL key is inoperative. Once in this state, the only way to take the interface out of it is to put the REN line in the local state (ref: paragraph 3.16.1, item 3). Local lockout must be sent to the 178 to totally disable front panel modification of the state of the instrument.

3.16.2.5 Addressed Commands

Addressed commands are used to command a device to perform designated actions. Addressed commands are recognized only when the instrument is addressed as a *listener*. Addressed commands performed by the 178 are:

- 1. Go To Local (GTL)—Commands 178 to go to local mode (ref: paragraph 3.16.1 for explanation to the REN line).
- 2. Selective Device Clear (SDC)—Resets the 178 to initial power on conditions. Refer to paragraph 3.13 for power on conditions. SDC affects only the selected unit.
- **3. Group Execute Trigger (GET)**—Causes the actions as specified by the GET mode (**XG**) code (refer to paragraph 3.16.7). If the 178 micro-

processor is idle (i.e., not processing a previously sent programming string), a GET command will be completed within 2.5 ms of receipt. Otherwise, it will not be done until current programming is processed.

3.16.3 Data Transfer

In addition to accepting programming characters, the 178 will transmit status information over the bus. To program the instrument, first send the listen address (with ATN on), followed by the programming data (in ASCII, with ATN off). The instrument microprocessor accepts the data as fast as possible, until either 64 charactes are received or there is a pause during the transfer of data. At that time, the entire string of received characters is scanned by the microprocessor, which carries out the scan and accepts the next 64 character string. Whenever the microprocessor finished scanning a string, it puts a display on the front panel which reflects the state of input processing at that point. If the EOI line is asserted while sending a character to the 178, the currently programmed terminator character will be put into the input string following the character with the EOI.

3.16.4 Talker

To read a message from the 178, first send the talk address (with ATN on) over the bus. The instrument will then send the message currently selected by the Talk Message Select (**XT**) setting. The last character of the 178's message will be the currently programmed terminator character with the EOI line asserted.

- Sweep Status. When read: 0 No sweep.
 - 1 Sweeping.
- **1** List of programming errors. When read, message sets to null.
- 2 Serial poll byte message.
- **3** Value of most recently programmed selector.
- 4 Main generator settings.
- **5** Sweep generator settings.
- 6 Current marker frequency.
- 7 Model and software version.

3.16.5 Service Request Enable

XQ followed by its code selects the conditions under which the GPIB SRQ signal will be sent by the 178. The codes are:

- O SRQ off.
- 1 SRQ sent if a programming error occurred.

3.16.6 End of String or Terminator Specification

XV followed by its argument designates a new End Of String (EOS) or terminator character. The argument is the decimal value of the ASCII character that is to be the new terminator: an EOS character recognized by the 178. Any ASCII character except NUL is accepted.

The terminator character has two uses. During output, it is appended to the end of every response to a talk request on the GPIB. During input, it signals, the end of a group of programming characters. Since it is always recognized, even in a quoted string, it can be used to insure that the instrument is in a known state, so that following programming characters will be interpeted correctly.

At power on time, the EOS character is the line feed control character, ASCII character LF (10₁₀). When the 178 issues a talk message, the EOS character is the last byte sent. In addition, the End Or Identify (EOI) line is pullsed low (END message) during the EOS character transmission. If the GPIB controller does not look for the END message (EOI line low), and it does not recognize the Line Feed (LF) as a string terminator, a new EOS character will be needed. For example, to change the EOS character from an LF to a Carriage Return (CR), program XV13.

3.16.7 GET Mode

XG followed by its code selects what actions occur when a Group Execute Trigger (GET) command is sent to the 178. The code may be 0, 1 or -1.

Upon receipt of GET, the programmed waveform values in the scratch pad memory are transferred to the waveform generator circuits, and then the microprocessor sends a trigger pulse if the mode is not continuous. This is the same sequence of events that would occur if an execute, then a trigger action (IJ) were programmed, except that no error checking is done.

NOTE

Codes 1 and -1 are applicable for Option 001 (stored settings 6 through 245) only.

1 Upon receipt of GET, the stored setting next in sequence after the last stored setting accessed is recalled if it exists. This is the same sequence of events that would occur if an execute, then a trigger action were programmed (WIJ) except no error checking is done.

-1 Upon receipt of GET, the stored setting previous in sequence before the last stored setting accessed is recalled if it exists. Then the actions described for code 0 are performed. This is the same sequence of events that would occur if a previous setting, an execute and a trigger action (UIJ) were programmed, except that no error checking is done.

3.16.8 Local

The front panel LOCAL key switches the GPIB interface to the local mode if it is not locked out (ref: paragraph 3.16.2.4, item 4).

3.16.9 **Display**

The single quote character (') is used to program a string of characters to be displayed on the front panel display. Program a single quote, the characters to be displayed, followed either by another single quote or by the terminator character. When the second quote or the terminator is programmed, the first 20 characters programmed after the first quote are displayed on the front panel. If fewer than 20 characters are programmed, then blanks are added to fill the display.

Examples (\(\) indicates a blank character)

Three programmed inputs

- 1. '20,CHARACTER,LIMIT'
- 2. 'THIS, STRING, IS, TOO, LONG, TO, DISPLAY, ENTIRELY'
- 3. ' (no characters in string)

The Resulting Displays

- 1. 20,CHARACTER,LIMIT,
- 2. THIS, STRING, IS, TOO, L
- 3. (blank display)

3.17 PULSE OPERATION

Model 178 is capable of continuous pulse operation at frequencies up to 100 kHz. In this mode, the sweep generator internally triggers the main generator. Pulse period is set by programming sweep time to any value between 10 μs and 600 sec, with 4 digit or 10 μs resolution (whichever is less). Pulse width equals 1/2f, where f equals the frequency of the main generator from 5 μs to 500,000 sec, with 8 digit resolution. For pulse operation, set up the Model 178 as follows:

Function:

Square Wave

Main Mode: Sweep Mode: Triggered Off

Ext/Int Trigger:

Internal

Sweep Time: Frequency:

Pulse Period Reciprocal of two times the

pulse width

Amplitude:

Peak-to-peak pulse amplitude

Offset:

As required to set pulse baseline




Figure 4-1. Overall Block Diagram

SECTION 4 CIRCUIT DESCRIPTION

4.1 INTRODUCTION

Figure 4-1 is the overall functional block diagram. The following paragraphs describe the blocks of the diagram, the overall operation and the functional relationships. Each section will be described in greater detail in subsequent paragraphs.

4.2 GENERAL DESCRIPTION

Model 178 can be divided into four general function groups. These are digital control, high frequency generator, low frequency generator, and output functions.

4.2.1 Digital Control

Two microprocessors control all Model 178 functions. The input/output microprocessor processes external commands from the GPIB and keyboard, detects class 1 errors, provides the scratch pad, five stored settings and beeper, and sends processed input commands to the main microprocessor. This I/O microprocessor also receives data from the main microprocessor and controls the front panel display.

The main microprocessor controls instrument functions, detects class 2 errors, calculates data for log sweep, lin sweep, and phase shift. This main processor also controls the optional 40 stored settings.

The microprocessors communicate on two optically isolated buses. Data is serially transferred between the two microprocessors and free of system grounds because of optical isolation. The main microprocessor communicates with instrument functions by an eight-line parallel bus.

The digital sweep generator is basically an ALU (arithmetic logic unit). The sweep adds numbers to the frequency synthesizer (in a divide-by-N of a phase lock loop) to generate an 11 decade sweep up or down. This digital sweep circuitry also controls the 10 sweep markers, is used with the microprocessor to

control log sweep, and sends information to the ramp generator which produces the sweep out signal.

4.2.2 High Frequency Generator

The second major group of functions, the high frequency generator, consists of a phase lock loop with 14 digits of resolution, frequency reference, mixer and pass band amplifiers. The PLL output and reference signal are combined in a high frequency mixer to produce a difference frequency of $100~\mu Hz$ to 50~MHz. The mixer output signal is amplified by two pass band amplifiers. The high pass amplifier is used for the high frequency output and the low pass amplifier is used for the square wave of the low frequency output. To convert the sine outputs of both pass band amplifiers into a square, a zero crossing detector is used.

4.2.3 Low Frequency Generator

The low frequency generator incorporates three synchronized divide by 100 counters. The synchronization of the counters insures that the sync output will correspond to the zero phase of the selected waveform. Two of the counters divide the synthesizer and reference signal before mixing the signals in a low frequency mixer. The low frequency output is used as a sine wave output (1 μ Hz to 500 kHz). The third divide by 100 counter is used to scale the low frequency square from the zero crossing detector to the same frequency range as the low frequency sine.

The two output bands of frequencies are available to the output, one directly from the frequency synthesizer and one from the low frequency generator. The microprocessor switches from low frequency generator to high frequency when a frequency is selected from 501 kHz and above.

In sweep mode the wide pass band of the high pass amplifier (5 kHz to 50 MHz) is used to obtain the 11 decade sweep.

Associated with the low frequency generator is the trigger control logic. This circuitry allows the low frequency generator to be triggered.

4.2.4 Output

The output circuit contains bandpass switches, waveform selection circuitry preamp, attenuators and power amplifier. The main microprocessor controls all these functions to give the correct signal with optimized waveform quality at the programmed value and dc offset.

NOTE

Detailed analysis will begin with the frequency synthesizer section, the high and low frequency generator section, the output circuits and, finally, the microprocessor section. Schematics, component location drawings and parts lists are in section 7.

4.3 FREQUENCY REFERENCE AND SYNTHESIZER LOOP

Figure 4-2 shows an expanded block diagram of the frequency reference and frequency synthesizer of the high frequency generator. The purpose of these functions is to 1) supply all internal reference signals and 2) supply a phase locked loop output signal with 14 digits of resolution.

4.3.1 Frequency Reference

The reference generator is shown in two parts, the frequency reference, and the reference phase lock loop. Refer to figure 4-2 and the Reference Board schematic while reading this discussion.

The heart of the frequency reference generator is the 10 MHz crystal oscillator Y1 and Q1 (sheet 1). The high impedance output of this oscillator drives buffer Q2 which feeds Nor gate U9-5. The output at U9-10 is fed to the 10 MHz REF OUT BNC and through dividers U8, U6, and buffer Q3 to generate the 500 kHz reference for the phase lock loop.

A 10 MHz signal from the oscillator is also fed through U9-1 to produce the 100 MHz signal required for the high and low mixers. The square pulses of U9-1 are turned into positive spikes via C34 and CR12. These spikes drive the tuned tank of Q4's gate. Q4's output is capacitor coupled to L4, C45, and C46, which is tuned to resonate at the fifth harmonic. The tank's output is fed to U4 where the sine is converted into an ECL signal rich in harmonic content. The second harmonic, 100 MHz, is passed through the L network C52 and L2 for high pass filtering and into tank circuit L5, C53, and C54. ECL output of the 100 MHz signal is buffered via Q6 and associated circuitry

The reference phase lock loop provides internal or external synchronization of the Y1/Q1 oscillator. A temperature compensated, 10 MHz crystal oscillator (Y2 on sheet 2), internally synchronizes the Y1 oscillator, thereby providing greater frequency stability. If Option 002 is installed, the Y2 oscillator is replaced with an even more stable oscillator. If a 1 to 10 MHz (at 1 MHz multiples) sine or pulse signal of 0.5 to 10Vp-p is injected at the rear panel "REF IN" connector, it automatically replaces the signal from Y2.

External input signals are shaped and amplitude limited by CR10 and CR11, then fed to zero crossing detector U5, which converts the input signal to a TTL level. The combination of U1 and U6 make up a 930ns one-shot that samples the signal at a 1 MHz rate. Since the sampling rate is somewhat fixed, the system will not lock to the input signal unless it is within ± 5 ppm of a multiple of 1 MHz. With the proper input signal present, the one-shot generates a 1 MHz pulse at U6-5 (driving U11-9 on sheet 2), and brings U1-13 high. Inverter U7 forces E12 (and therefore U11-2 and 12 on sheet 2) low. The 1 MHz signal at U10-9 (originating from TCXO, Y2) is blocked because U11-3 is forced high. With a low at U11-11, the signal from E14 is twice inverted, first at pin 8, then again at pin 6, where it becomes the phase detector reference input (U2-3 sheet 1).

If no signal is present at the "REF IN" connector, U1-13 is low and U7-8 (E12 on sheet 1 and E15 on sheet 2) is high. U11-11 (sheet 2) is low, causing U11-8 to be high, blocking any signal that may be present at E14. The 10 MHz crystal oscillator output from Y2-8 is divided by U10, then inverted at U11-3 and 6.

This signal (originating either internally or externally) is input to U2-3 (sheet 1) and is compared with a second 1 MHz signal at U2-1. This second signal comes from the reference oscillator, Y1/Q1, after being divided by U8, and buffered by U7 pins 3, 4 and 13. Frequency adjustment is then made as in any phase lock loop.

The phase comparator converts a phase difference of the two inputs into two spikes. To help reduce noise, the 4044's internal charge pump is not used. Instead a charge pump of CR1, CR2, CR3 and CR4 receives the two spikes from pins 13 and 2 to generate a positive or negative current input to U3 pin 2. The active low pass filter then produces the needed dc level to control the capacitance of varactor CR7 which adjusts the frequency and phase of the crystal.

If the reference is too far away from a 1 MHz multiple, no reference will be felt at U2 pin 3. U1 with input pins 9 and 10 monitors U2's output. With no reference, U1 pin 5 goes high. This high is felt via E2 to the microprocessor, which will display "REFERENCE NOT LOCKED".




Figure 4-2. Frequency Reference and Synthesizer Loop Diagram

4.3.2 Frequency Synthesizer Loop

As shown on figure 4-2, the frequency synthesizer loop consists of three major blocks (phase lock frequency generator, programmable divide-by-N counter, variable pulse delay) plus the phase accumulator. The phase lock frequency generator block is standard configuration with its phase detector, active low pass filter, and VCO. However, the divide-by-N in the PLL feedback is unique. The purpose of the divide-by-N block, variable pulse delay block, and phase accumulator is to produce a synthesized frequency of 14 digits. Discussion will begin with the basic loop and then develop the theory of the high resolution divide-by-N circuitry.

4.3.2.1 Phase Lock Frequency Generator

Refer to the Frequency Board schematic sheet 5 and figure 4-2 while reading this discussion. The phase detector, U109, is an ECL integrated chip with much faster switching speed and much less noise than the MC4044 as used in the external reference phase lock loop. This integrated circuit receives a 500 kHz signal from the reference board and a 500 kHz signal from the pulse delay circuitry. CR15, CR16, CR17, and CR18 change the spiking output of U109 into a positive or negative current which feeds the active low pass filters (U111 pin 2).

The low pass filter produces a DC voltage that is fed to U103 for coarse VCO tuning and U114 for fine tuning of the VCO.

Now refer to the VCO Board schematic. The VCO (voltage controlled oscillator is a quarter wave transmission line type. The quarter wave network is used as a reactance transformer which converts the capacitive reactance of the varactor diodes to a high Q inductive reactance. For the band width of approximately 100 to 150 MHz, this circuit acts like a tank circuit with a very high Q and low spurious noise. Q1 is a linear amplifier whose function is to furnish replenishing energy to the oscillator. Output to buffering transistor Q2 is accomplished by coupling from Q1's drain via C10 and sending through low pass pi filter (C12, C13, and L4). The output is then fed to the divide-by-2, divide-by-N and to the high frequency mixer.

4.3.2.2 Divide-by-N Theory

Unlike the conventional phase lock loop, this divideby-N counter divides by 3 digits plus an 11-digit fraction. This gives the VCO frequency 14 digits of resolution. The excessive spurious frequencies involved are eliminated by a pulse delay circuit.

A typical PLL will have a relationship of reference frequency equals the VCO divided by prescaler divided by the number N. For example, if a VCO frequency of 25 MHz is assumed and a 500 kHz reference is assumed, then N will equal 25 and the prescaler must equal 2 to give the proper reference.

$$\frac{25MHz}{25(2)} = 500 \text{ kHz}$$

The same relationship exists for the 178 PLL except N includes a fractional part (N becomes N.F). Hence, for a VCO frequency of 120.14956 MHz, and an assumed 500 kHz reference, then N.F equals 120.14956 (a whole number plus a fraction), and the prescaler must equal 2 to give the proper reference.

or,
$$\frac{120.14956 \text{ MHz}}{120.14954(2)} = 500 \text{ kHz}$$

$$\frac{\text{fvco}}{\text{(N.F.)(Prescaler)}} = \text{Reference}$$

The means for obtaining a divide by N.F where F is a fractional part can be accomplished by averaging two whole numbers. The question arises then, for example, how would one average two numbers such as 130 and 131 to obtain 130.25? Expressed in mathematical terms:

$$130.25 = \underline{3(130) + 1(131)}_{(3+1)}$$

Where 3 is the number of 130's that must be added to one 131 to obtain an average of 130.25.

The 178 PLL circuit includes a phase accumulator whose purpose is to cause the programable divide-by-N.F of the PLL to divide by N (a whole number) and at the correct moment divide by N + 1. The phase accumulator also causes the pulse delay to average the two different divisors so that an average divide by N.F (a whole number plus a fraction) will produce 500 kHz, which is equal to the 500 kHz of the reference frequency at the PLL phase detector.

For example, refer to figure 4-3. Assume the VCO frequency to be 130.25 MHz. The reference is 500 kHz and the prescaler is divide-by-2. This results in a fre-




Figure 4-3. PLL with \div N and \div (N + 1)

quency of 65.125 MHz coming from the prescaler and going into the divide by N counter. N = 130 and N + 1 = 131. Keep in mind that it is the divisors (N and N + 1) that will be averaged to produce the \div 130.25 divisor required to feed the 500 kHz to the phase detector.

The 65.125 MHz from the prescaler divided by 130 = 500.96 kHz or a single pulse period of $1.996~\mu s$. To obtain the desired 130.25 divisor, only 3 pulse periods are needed at this frequency. The fourth pulse period needs to be $2.012~\mu s$: $3(1.996~\mu s)$ pulse periods) plus 1 ($2.012~\mu s$) pulse period) gives an average of four 2 μs pulse periods giving the required 500 kHz frequency rate. Conveniently, a $2.012~\mu s$ pulse period is a single pulse period of 65.125~MHz divided by 131. This technique of division gives a jittery output as the frequency is divided by N of the pulse for three cycles and then divided by N + 1 for one cycle. Thus, a smoothing or averaging of the pulse periods is needed.

Now refer to both figure 4-3 and 4-4. Assume the phase register is at 0.2500 for the first 1.99 μ s pulse period. The

first pulse from the \div N is fed to two places. The pulse's positive leading edge causes a ramp in the pulse delay to charge. Since the output of the phase register is fed into the DAC of the pulse delay, the charging ramp current will be greater than the previous pulse period. This higher peak triangle (ramp or pulse delay) causes a 0.004 μ s delay on the trailing edge of the pulse delay circuit. The trailing edge to the edge triggered phase detector makes the detector see a 2 μ s pulse period or a 500 kHz frequency rate.

The first pulse is also fed to the phase register. Here the trailing edge of the first 1.996 μ s pulse causes the phase register with 0.2500 of the phase register's output. A new number, 0.5000 is now stored in the phase register.

For pulse period 2, the ramp charges higher than pulse period 1 because the DAC has a larger number controlling its current output. This larger ramp results in an 0.008 μ s delay. Hence the second compensated pulse period = 2 μ s also.

The trailing edge of pulse period 2 again causes the output of the phase register to be added with the 0.2500 of




Figure 4-4. Example of $\div N$ and $\div (N + 1)$

pulse width to a maximum of .00012% with

maximum compensation.

the frequency register for a new phase register number of 0.7500.

Pulse period 3 is excactly the same as the previous 2 pulse periods except pulse period 3 delays the pulse by 0.012 μ s and the trailing edge causes the phase register to add up to 1. Whenever the phase register goes to 1 or greater, the one is carried to the divide-by-N. The programmable divide-by-N then divide divides by N + 1. Any remainder stays within the phase register for addition on the next new cycle. Thus, with the divide by N + 1, pulse period 4 becomes 2.012 μ s long, the 0.0000 remains in the phase register, and a new 8.000 μ s cycle pulse period averaging begins.

There are three important facts about the example presented. First, the positive part of the pulse is always the same width for both the N and N + 1 pulse period length. That is, if the positive pulse of 1.996 μ s pulse is 50% duty cycle or 0.998 μ s in width, the positive pulse for the 2.012 μ s pulse will also be 0.998 μ s in width or 49.6% of the duty cycle.

Second, figure 4-4 as drawn is very exaggerated. On a scope one would observe a trailing edge of constant duration and height that appears constant. The leading edge, however, would be blurred.

Third, for a complex number such as 20.139468 would yield a divide by N to divide by N+1 ratio of about 6.1701035 pulse periods to 1. Hence 10,000,000 pulse periods may need to pass before the cycle wil repeat (if ever). The fractional remainder in the phase register of each carry over will vary tremendously with a number requiring that many pulse periods.

4.3.2.3 Divide-by-N Description

Now refer to the Frequency Board schematic sheet 5 and figure 4-2. U94 is the divide-by-2 prescaler. The output pin 3 will always be from 50 to 75 MHz. U95 and U96 make up the programmable divide-by-N and N + 1. The outputs of each chip are tied together into a wired OR function . The overflow from the phase accumulator is fed into the OVERFLOW line to CR21 and U97 which causes the counter to add 1 to the divide-by-N at the appropriate moments.

The jittering 500 kHz output of the programmable divide-by-N flows from U94-14 to U98-5, 6, 11, 12. The positive pulse is made into a precise width by running the pulse through U98. U98 functions as a one-shot.

U98 takes the positive edge of a 500 kHz pulse and holds the pulse for only 16 counts of prescaled N.F VCO frequency rate. This prescaled N.F VCO frequency is fed into U98-13.

The resulting pulse output is fed to U99. From here the "pulse delay inputs" are fed to the bases of Q24 and Q25 on page 7-24. Q25's collector output is coupled to the base of Q27. Q27's output controls the bridge diodes CR28, CR29, CR30 and CR31 which serve as an integrator.

Current sources for the integrator come from U104 and associated circuitry and U106 with associated circuitry. The gain of the reset current (U104 and circuitry) is controlled by DAC U102. The charge current is controlled by DAC U101. DAC U100 controls the high frequency spur compensation (U105) which increases the charging current as the frequency reaches the upper range.

The resulting dual sloped ramp of the charging and reset current with bridge diodes and C105, is amplified via U112, Q20 through Q23 and Q26. From here the ramp is converted into a pulse via the level detector U113. As discussed earlier, the trailing edge of the average pulse is then fed to comparator U109 on sheet 5.

Action of the phase accumulator will be described in the digital ramp generator section.

4.4 MIXING SYSTEMS AND SQUARE/SYNC CIRCUITS

There are two frequency mixers, a high and low mixer (figure 4-1). Associated with the high frequency mixer is the sine wave *microprocessor controlled band width* of 500 kHz to 50 MHz, and the entire square wave band width. The low frequency mixer produces the sine and triangle *microprocessor controlled bandwidths* of 1μ Hz to 500 kHz, and, in addition, provides for synthesized triggering.

Discussion will begin with the high frequency mixer, progress to the square/sync generator and then the low frequency generator which includes the low frequency mixer and the low frequency square output of the high frequency mixer.

4.4.1 High Frequency Mixer

Refer to figure 4-5 and the Frequency Board schematic sheet 7. The purpose of the high frequency mixer is to




Figure 4-5. Mixer and Square Wave Block Diagram

heterodyne the 100 MHz reference and the synthesizer VCO frequency of 100 to 150 MHz. The difference frequency of 100 µHz to 50 MHz is routed to high pass and low passband amplifier circuits.

Tracing from the 100 MHz reference, the 100 MHz signal is fed into amplifier U115-5. Here the reference is converted to an ECL square wave whose output drives the differential current switch of Q32 and Q33. Current for the switch is supplied by a constant current source Q30 and Q31. U116 and CR33 control Q30 and Q31 for temperature compensation.

The switching action of Q32 and Q33 amplifies the ECL signal from U115. The signal is then passed on to the 100 MHz filter L1-L3 and C124-C127 to obtain a very pure sine wave. The sine wave is applied to pin 1 of mixer Z1 through a 15dB attenuator consisting of R273, R279, and R280. The 15dB attenuator insures mixer Z1 will operate within its most linear range.

The VCO frequency, 100 to 150 MHz, is fed into the mixer via a 6dB attenuator to insure the best possible output for mixer Z1. The VCO attenuator consists of T1, R263-R265.

The mixer's output signal of $100\mu Hz$ to 50 MHz is sent through a high frequency and a low frequency path. The high frequency path is through a 6dB attenuator R284-R286 and the 60 MHz low pass pi filter networks consisting of L4-L6 and C135-138. The three stage ac amplifier Q34-Q36 and Q39-Q41, amplifies a pass band of 5 kHz to 50 MHz by 32 dB. At the output of this high frequency amplifier, the sine wave goes to the function output selector via relay K1 for 500 kHz and up and to the zero crossing detector for square conversion.

The low frequency path from mixer Z1 is through R295, R299, and filter capacitors C146 and C193. After the signal of 100 μ Hz to 10 kHz is amplified by U117, the signal is directed to the zero crossing detector for square conversion.

4.4.2 Square and Sync Generator

Since the high frequency mixer produces a full frequency range of sine wave, the purpose of the zero crossing detector is to convert the sine into a full frequency range of square. The detector also synchronizes the upper frequency band of sine wave with the square and TTL out, while the low frequency generator synchronizes the low band of square and TTL.

The differential pair Q37 and Q38 are called a zero crossing detector because the two levels of square are only produced when a sine wave input crosses a 0 Vdc detector level.

For example, if a sine wave 500 kHz to 50 MHz is selected, relay K1 will be on and the sine wave will be connected to the output circuitry. Q37 will be a zero volt reference to Q38 because the low pass amplifier of 100µHz to 10 kHz will be out of range. When a pass band is out of range, it acts essentially as OV reference to one of the transistors in the differential pair. Thus with a 0V reference on Q37, Q38 will produce an ECL square which will be fed to pin 9 of U37. From U37-2, the signal is fed to U36 (Frequency Board schematic sheet 2). U36 is a buffer and microprocessor controlled switch that selects either the divide-by-100 square of the low frequency generator or the high frequency square. In this example, U36 will send a square signal that will eventually become the squarewave and TTL sine signal which will be synchronous to the sine wave out.

For a signal below 500 kHz, either Q38 or Q37 will be a zero reference depending on which pass band amplifier is out of range. The resulting square wave of Q38, Q37 and U37 will be fed from U37 pins 5 and 7 to another line buffer of U37 which feeds Q28 and Q29. The purpose of Q28 and Q29 is to translate an ECL level signal of 100 μ Hz-to-50 MHz into a TTL level. The TTL signal from the collector of Q29 is fed to one divide-by-100 counter of the low frequency generator. This signal is synchronized with the other two divide-by-100 counters of the low frequency generator to insure the low frequency sine will be synchronized with the square before the square is fed on to become a TTL out and square out.

Further discussion of U36 and square shaping output signals will be made after discussion of the low frequency generator.

4.5 LOW FREQUENCY GENERATOR

The purpose of the low frequency generator (figure 4-1) is to produce the low band of frequencies 1 μ Hz to 500 kHz for sine and square. To accomplish this, the low frequency generator uses the square signal from the high frequency mixer plus utilizes the low frequency mixer to generate the required sine band width. Production of the sine and square in this manner requires some digital circuitry to insure synchronization of the waveforms.

In addition to these characteristics the low frequency generator can be triggered internally or externally for single or gated waveforms.

Now refer to figure 4-6. The low frequency generator discussion will first develop the three synchronized divide-by-100 counters the triggered baseline, a low frequency mixer, and finally the trigger input and control section.

4.5.1 Three Divide-by-100 Counters

One divide-by-100 counter divides the 100 μ Hz to 50 MHz square from the high frequency mixer. The other two divide-by-100 counters are used to divide the 100 MHz reference and the 100 to 150 MHz VCO frequency for the low frequency mixer. These two counters also synchronize the square divide-by-100 counter so that the low frequency square and sine will be in phase.

Beginning with the $100\mu Hz$ to 50 MHz square signal counter, the signal from the collector of Q29 (Frequency Board schematic sheet 7) is applied to U27-12 on sheet 1 coordinates A7. From here the signal is divided by 5 via U27, U21, and U20, divided by 10 via U23, and divided by 2 via U11. Nand gates U19 switch the divide-by-2 counter out of the circuit whenever ramp is selected. Hence the counter becomes a divide-by-50 for ramp only. The output of U19 is fed to high/low band switch U27 and to a counter of the trigger control circuits.

Now refer to the Frequency Board schematic sheet 2 and figure 4-6. Both divide-by-100 counters for the low frequency mixer are grouped into divide-by-5, divide-by-5 and divide-by-4 circuits. The variable counter inputs are controlled by trigger switch U28, U31 and U32, which will be discussed in the trigger input and control logic.

The 100 MHz reference is divided by 5 via U29 and U30, divided by 5 via U25 and U24 and translated from ECL to TTL at U118 pin 2. The 4 MHz TTL is sent to U1 via buffer U18 on Frequency Board schematic sheet 1, coordinates C7. Here the signal is divided by 4. The resulting 1 MHz signal is sent through the trigger baseline selection U18-2 (coordinates A2) to the low frequency mixer. The 1 MHz reference is also sent to the digital mixer U11-14 for counter synchronization.

The path of the 100 to 150 MHz VCO (Frequency Board schematic sheet 2) is through a divide-by-5 via U32 and U33, divide-by-5 via U26 and U24, and through U118 to translate the ECL level into a TTL level. From

U118 pin 2, the signal is sent to U3 on the Frequency Board schematic sheet 1. U3 is a divide-by-4 with four different phase outputs of 0°, 90°, 180°, 270°. The different phases are used for triggering purposes. Outputs from U3 are fed through the trigger baseline selector U4 to the low frequency generator. U3-9 output also feeds to U11-12, the clock input to the digital mixer.

4.5.2 Synchronization of the Low Frequency Sine and Square Counters

Since the same 1 MHz reference and 1 to 1.5 MHz VCO signals are sent to both the low frequency mixer and digital mixer, outputs from both mixers will be in phase. By using the output of the digital mixer to sync the low frequency square, the square wave will be clean plus the waveforms will be synchronized.

The output from the digital mixer U11 is produced by using the trailing edge of the 1 to 1.5 MHz clock pulse at U11-12 to sample a 1 MHz pulse width into U11-14. This technique produces a clock pulse output at U11-10 equal to the difference frequency.

The difference frequency from U11-10 is one of three signals used to monitor the sync relationship between the low frequency mixer and the divide-by-100 of the square. Tracing the ouput of the digital mixer U11-10, the signal flows through U12 pins 8, 10, 3, 2, 6, 5, 1 and 4 to Nand gates U13 pins 9 and 5.

The other two signals for monitoring the sync come from the divide-by-100 counter of the square. One signal comes from the output of U11-7 to one-shot U10 and U13. The one-shot is used to limit the negative pulse width, which is fed to U13-11 and 4.

The third signal comes from the divide-by-5, divide-by-10, and the divide-by-2 that make up the divide-by-100 counter. These inputs are fed to U22-1, 2, 4, 5. From U22 a signal is sent to U20 and then to U13 pins 10 and 3.

The three paths feeding U13-11, 10, 9, 3, 4, and 5 will cause U13 pins 6 and 8 to go low if the mixer frequency is not within 1μ s of the sync or if the proper comparisons are not made on count 0 and 99 of the low frequency square. If U13 pins 8 and 6 are forced to go low, the divide-by-100 counter will be reset to start the count in phase with the digital mixer output. If the counter is synchronized, U13 pins 8 and 6 will remain disabled from the circuit. (Ref: figure 4-7.)




Figure 4-6. Low Frequency Generator Block Diagram

TEST CONDITIONS: RESET PROGRAM MODE (MAIN) TO GATED, FREQUENCY TO 100 kHz AND SUPPLY 15 kHz TO TRIG IN.

U18-8	4 MHz TTL
U10-1	1 MHz TTL
U10-13	1 MHz TTL
U11-10	High TTL




Figure 4-7. Square Wave Sync Logic (Ref: Frequency Board Schematic Sheet 1)

4.5.3 Trigger Base Line Selection

The trigger base line selection is used in trigger and gated modes. Since the 1 MHz reference and the 1 to 1.5 MHz VCO must pass through the baseline selection before being mixed in the low frequency mixer, a brief description is given here and greater development given in the trigger section.

The trigger baseline selection block (figure 4-6 and Frequency Board schematic sheet 1) has two functions: first, to set the baseline in triggered modes, and second, to select the symmetry when a ramp is selected.

The 1 MHz reference square wave from U1 is applied to the square wave delay U18, U35, and U34. U35 is a one-shot whose pulse width is varied to compensate for fixed delays in the low frequency generator. U35 feeds U34 whose output pulse drives the squaring circuit of the frequency mixer section.

The 1 to 1.5 MHz VCO from counter U3-5, 6, 8, 9 has four different phases of output. These phases are fed into the phase selection switch U4. U4 is controlled by the data latch U5, which decodes the microprocessor data. Thus, output from U4-5 will be one of the four phases sent to U4, which will determine the trigger baseline in the trigger modes or the symmetry when a ramp is selected. Output of U4-5 is fed to CR3 on the Output/Power Supply schematic sheet 1.

4.5.4 Low Frequency Mixer

The low frequency mixer heterodynes the 1 MHz reference and the 1 to 1.5 MHz variable frequencies to produce the 1 μ Hz to 500 kHz ouput frequencies. Refer to the Output/Power Supply schematic sheet 1 and figure 4-6. The low frequency mixer block receives two inputs: the 1 MHz reference square wave from the square wave delay circuit and the 1 to 1.5 MHz square wave from the four phase selection switch.

The 1 MHz reference from the square wave (of the Frequency Board schematic sheet 1) delay circuit drives a squaring circuit Q1 and Q2 that sets the amplitude limits. Q52 is part of a temperature compensation circuit to maintain the amplitude stability relative to temperature.

A band pass filter L1-L3 and C5-C13 receives an input from the squaring circuit and filters the square wave into a sine wave. The filter output drives the differential amplifier U1, whose two outputs are 180° out of phase. Each output from U1 is buffered by U2 and U3 before driving the low frequency mixer Q5 and Q6.

The four-phase selector (U4-5 from the Frequency Board schematic sheet 1) drives the differential stage Q3 and Q4 on the Output/Power Supply schematic sheet 1. The output of Q3 and Q4 is used to switch the low frequency mixer (Q5 and Q6) between the normal 0° phase and inverted 180° reference signal at the rate of the divided VCO frequency. The mixer products are filtered by a 600 kHz low pass filter leaving the difference signal (the VCO frequency minus reference frequency). The signal is buffered by U5 and Q8. From Q8 the 0 to 500 kHz sine is sent to relays which switch the signal in or out of the output circuits.

If a ramp is programmed, more filtering is required. A RAMP 1 line enables the transistor switch Q7, adding an additional filter capacitor C26.

4.5.5 Ramp Waveform

The ramp waveform is a product of the low frequency generator (ref: figure 4-6, the Frequency Board schematic sheets 1 and 2, and the Output/Power Supply schematic sheet 1). A positive ramp is generated by using the portion of the sine wave between the negative and positive peaks. At the positive peak the balanced mixer switches to the inverted sine wave and again the output is from the negative to the positive peak. For a negative ramp, the balanced mixer is enabled between the positive peaks. The "ramp" sine wave is routed through the triangle converter (ref: paragraph 4.7.3) to produce a linear ramp.

As with the other low frequency functions, the mixer requires two inputs: a 1-to-1.5 MHz variable frequency and a 1 MHz reference frequency. The 1 MHz reference input, as for other mixing functions, becomes two 1 MHz sine waves, normal and inverted, applied to the reference input of the balanced mixer (figure 4-6). But, the variable frequency input to the low frequency mixer is modified by the VCO and several sections of the low frequency generator.

First, the VCO frequency is changed to 1 MHz plus one-half the programmed frequency. For example, if the desired output frequency is programmed for a 20 kHz ramp, the variable frequency will be internally programmed to 1.01 MHz (the frequency control logic programs the VCO to 101 MHz and the divide by 100 counter divides the frequency to 1.01 MHz).

Second, the last stage (divide by 2) of the square divide by 100 counter U11 is bypassed to make the divide by 100 counter a divide by 50 counter by enabling gate U19-2,13 with a TTL high.

Third, gate U2-9 (Frequency Board schematic sheet 1, coordinates A7) is enabled via the main

microprocessor's data bus (D0-D7) to place the fourphase selection switch U4-9 in the ramp mode.

The four-phase selection switch switches between the 0° and 180° outputs of the VCO divide by 100 counter. The switching of the four-phase selection switch is controlled by the square divide by 100 counter. Even though the last divide by 2 counter U11-6 is bypassed. it is still operational and its output U11-6 supplies the gate U2-8 with a square wave whose transitions are coincident with the positive and negative peaks of the sine wave from the low frequency mixer output Q8 (Output/Power Supply sheet 1, coordinates B2). The square divide by 100 counter is synchronized by the divide by 100 counter's sync circuits, which function as described in paragraph 4.5.2. The 1 MHz and the variable frequencies are hetrodyned in the low frequency mixer. The resultant, after filtering, is half of a cosine wave from 0° to 180° or its inverse function depending upon the slope of the ramp. The half cosine wave is fed through the triangle converter to create a ramp. The ramp is routed through the waveform selector to the output amplifier.

4.6 TRIGGER CIRCUITS

The 178 can be triggered and gated at frequencies below 500 kHz. This is accomplished by controlling the low frequency generator with internal or external control signals processed by the trigger input and control logic circuit and routed to various sections of the low frequency generator.

Inputs that control the trigger input and control logic circuit are from the front and rear panel BNC's, the instrument's internal sweep generator, GPIB commands and the manual trigger key. Other control lines to the circuit select the trigger slope, the trigger or gate mode and internal or external trigger. The output of the trigger control circuit is digital control lines that control the low frequency generator, the sweep generator, the trigger start/stop circuit and the low-frequency-generator synchronization. Discussion will begin with the trigger theory and then component functions.

4.6.1 Trigger Theory

Figure 4-8 is a simple diagram of the low frequency trigger circuit. The trigger circuit consists of two input frequencies f_1 and f_2 , an electronic switch SW1, a programmable delay e, and the low frequency mixer.

If the switch SW1 is connected to the variable frequency f_2 , f_2 is mixed with the reference f_1 resulting in a difference frequency of $f_2 - f_1$. This difference frequency is what normally would come out of the low

frequency mixer in continuous mode. To produce a dc base line associated with trigger function, SW1 switches from f_2 to $f_1{}'$. $f_1{}'$ is the reference from one of the four phase outputs of Q3 and Q4. By mixing f_1 with $f_1{}'$ a difference frequency of 0Hz or dc is produced. By making SW1 a high speed switch and switching $f_1{}'$ to f_2 at a rate controlled by a trigger source, a combination of dc, which is $f_1-f_2{}'$, plus difference frequency f_2-f_1 will be produced giving trigger control of one, several or many cycles from a dc base line are shown in figure 4-10.




Figure 4-8. Triggered Generator




Figure 4-9. Baseline Voltage Controlled By f₁—f₁




Figure 4-10. Trigger/Gate Waveforms

In addition to $f_1-f_1{}'$ creating a dc level, changing the phase of $f_1{}'$ with respect to f_1 will produce three different dc values. For example, as figure 4-9 illustrations, by making $f_1{}'$ sample f_1 with 0° of phase shift causes only the positive peak to be sampled and hence the dc level $f_1-f_1{}'$ is the positive peak value. When the difference of $f_1-f_1{}'$ is generated with a 90° phase shift, the dc level $f_1-f_1{}'$ will be 0V. A 180° phase shift between f_1 and $f_1{}'$ will make the dc equal to the negative peak. A 270° phase shift between f_1 and $f_1{}'$ will give a 0 Vdc level but the waveform phase will be shifted 180°.

4.6.2 Trigger Start/Stop Switch

Refer to the Frequency Board schematic sheet 2 and figure 4-6. The switching takes place before the divide-by-100 counters and is controlled by the trigger control logic. The high speed switch for controlling the mixer inputs consists of U28-6, 7,U29-2, 3, 7, 9, U32-2, 3, 6, 7, U31-4, 5,2 and 3, 6, 7. Refer to figure 4-11 for a simplified picture of the switch. The logic level from the output of the trigger control logic (U14-9, sheet 1, coordinates 3C) is sent with its inversion to U29-7 and U32-7 via U28-6, 7, 9. These logic levels to the data




Figure 4-11. Trigger Start/Stop Switch

inputs of U29 and U32 are clocked at a 100 MHz rate to U29-9 and a 100 to 150 MHz VCO rate to U32-6. The resulting input levels to NOR gates U31-4 and U31-6 determine the proper signal to be passed into the VCO divide-by-100 counter.

For example, to produce a difference frequency other than 0Hz, U29-2 must be high and U32-2 must be low NOR gate U31-2 will not pass the 100 MHz signal to U32-11 but U31-3 will pass the 100 to 150 MHz VCO to U32-11. Thus a waveform will be produced for the output circuits.

To produce a difference frequency of 0 Hz or a trigger baseline, U29-2 must be low and U32-2 must be high. Thus U31-3 will block the 100 to 150 MHz VCO. The output circuits will be at a dc level determined by the phase that four-phase selector chip (U4-5 on Frequency Board schematic sheet 1, coordinates 7B) is programmed to select.

4.6.3 Trigger Input and Control Logic

The trigger input and control logic receives and processes external and internal trigger signals to control the low frequency generator. Refer to figures 4-6 and 4-12 and Frequency Board schematic sheet 1.

A trigger buffer U9-13 isolates the signal from the front or rear panel BNC and the trigger slope selector U7-2. The slope selector determines whether a

positive or negative edge of the external trigger source will enable the low frequency generator. The output from the slope selector is routed through logic gates U8-1 and U9-10. U8-13 and U9-9 also receive signals from microprocessor U42 if a manual trigger from the GPIB is given. The resulting signal output at U9-8 is differentiated by U9, inverted by U15-10, and used to trigger the sweep generator. The other input to U15-9 is from the slope selector U7-8, 9, 10; this line prevents false triggering of the sweep generator when the logic level of U7-12 of the trigger slope is changed.

Internal or external triggering is determined by U16-9. If U16-9 is high, the trigger source will be the internal sweep generator via U16-4, 5. If U16-9 is low triggering will be from the two external sources, GPIB or manual trigger. The GO SWEEP signal comes from U62-9 (sheet 3), coordinates B2. The SWEEP comes from U74-13, coordinates A4. These two signal sources will be discussed in the processor section.

A controlline to U8-10 (sheet 1, coordinates C5) decoded from the microprocessor controlled data bus, selects the trigger or gate modes. As with the trigger sweep section, an inhibit command at U15-11 (D3) keeps the low frequency generator from erroneously triggering when the trigger slope is changed.

TEST CONDITION: RESET, PROGRAM MODE (MAIN) TO TRIGGER, APPLY A 500 Hz TTL SIGNAL INTO TRIG IN.




Figure 4-12. Trigger Control Logic Timing (Ref: Frequency Board Schematic Sheet 1)

The flip-flop U14-9 (C3) provides the start/stop control of the low frequency generator. The generator is enabled for a number of periods dependent upon the selected mode: a single cycle for triggered or multiple cycles for gate or burst. This is accomplished by feeding a sync pulse out U6-8 to U43-28, (Frequency Board schematic sheet 3). U43, a burst counter, counts up the number of desired triggered cycles and sends a control signal back to U15-3. This signal controls whether U14 will be set or not. When U14 is set, the low frequency generator is disabled and the sweep generator and counters are reset; thus a dc level is produced. When the set state is removed, the initial change causes the burst counter to start counting and allows the desired waveforms and frequency to appear.

4.7 OUTPUT CIRCUITS

As figure 4-1 demonstrates, the output circuits consist of two waveform shapers, two bandpass switches, and two amplifiers with attenuators. Discussion will begin with the bandpass switches and flow through each function to the output.

4.7.1 Bandpass Switches

There are two microprocessor controlled bandpass switches into the output circuits: the square bandpass switch and the sine bandpass switch.

The square bandpass switch is U36, on Frequency Board schematic sheet 2. The high frequency square enters U36-10 from U37-2 (sheet 7). The low frequency square enters via R46 to U36-7. Output from the switch U36-9 goes to U7-7, Output/Power Supply schematic sheet 2. Here the signal is buffered, shaped, then sent to the sync out differential pair (Q14 and Q15) and the square shaper (Q16, Q17) to U21-13, 14,16. U21 is controlled by the waveform selector.


The sine bandpass switch consists of relay K1 (Output/Power Supply sheet 2) for the high frequency and relay K2 for the low frequency sine. When triangle is selected, K3 goes on and K2 opens.

Amplitude modulation and triangle are the other two waveforms selectable by the 178.

4.7.2 AM Modulator

The AM modulator (figure 4-13, Output/Power Supply schematic sheet 2) is a balanced modulator that produces and output circuit proportional to the product of the AM input signal and the high or low band sine wave. The output from the AM modulator circuit is summed into the preamplifier.

The AM modulator consists of four sections: sine wave input, AM modulation input, balanced modulator and current mirror.



The sine wave input to the balanced modulator is fed through one of two depletion metal oxide semiconductor field effect transistor (DMOS FET) switches U21, coordinates D8. Two control lines from the waveform selector control logic switch the proper DMOS FET switch to select either the high (>500 kHz) or low (\leq 500 kHz) sine wave band. The sine wave drives an analog amplifier Q9 and Q10 that provides a differential input signal to the balanced modulator.

The AM modulation input, a rear panel BNC, is fed through a diode network CR6-CR9 that is used to compensate for the nonlinear characteristics in the modulator.

The balanced modulator U6 is a single intergrated circuit that produces an output current proportional to the product of the AM modulation signal and the sine wave signal. As figure 4-13 demonstrates, this modulator has differential outputs which drive Q11 of the current mirror (I_1) and half of the preamplifier summing node (I_2).

The current mirror Q11, Q12 and Q13 converts the differential output I_1 of the balanced modulator to a single ended output I_1' . I_1' is equal in magnitude and phase to the input current I_1 . The current I_1' from the current mirror and the output current I_2 from the balanced modulator are summed through the DMOS FET switch U21 into the preamplifier.

DMOS FET switch U21 controls the path between the balanced modulator output and the preamplifier. When AM is selected, the FET switch is enabled by a control line from the waveform selector control logic to allow the current to flow from the AM modulator circuit to the summing node of the preamplifier. When any other waveform is selected the DMOS FET switch is disabled, thus opening the path between the modulator and the preamplifier.

4.7.3 Triangle Converter

The triangle converter (Output/Power Supply schematic sheet 2) synthesizes a triangle from the low band sine




Figure 4-14. Waveform Selector and Preamplifier

wave only. The triangle converter consists of a summing amplifier U8 with a diode network in its feedback path. The input to the triangle converter is a 1.2 Vp-p sine wave from the low frequency generator. The output is a 2.5 Vp-p triangle which is routed through the waveform selector to the preamplifier.

When a ramp is selected, the low frequency generator submits peak-to-peak half sine waves to be converted by the triangle converter to linear ramps.

4.7.4 Waveform Selector

The waveform selector with control logic (figure 4-14 and Output/Power Supply schematic sheet 2), selects one of the six waveforms (square >500 kHz, ≤500 kHz, sine triangle, AM and dc) which will be routed to the preamplifier.

The waveform selector is a combination of DMOS FET's (U21) and relays K1, K2 and K3, which are used as switches as illustrated in figure 4-14. When enabled, the switch presents a low impedance path between the waveform circuit and the preamplifier. Disabled, the switch appears as a high impedance path or open between the waveform circuit and the preamplifier. Each switch is enabled by TTL low and it is disabled by a TTL high. Only one switch at a time can be enabled. If the dc mode is selected, all switches are disabled.

Each switch is controlled by the waveform control logic consisting of U11 with buffer U12 and U13. The control logic data is received from the eight bit buffered data bus and converted to a single control line for each switch by the latch U11. U11 only does this when the WAVE line is enabled. The output from latch U11 drives buffers U12 and U13 before being fed to the waveform selector switches. Table 4-1 is a truth table for the waveform control logic.

4.7.5 Preamplifier

The preamplifier (figure 4-1, and Output/Power Supply schematic sheet 2) sums input currents selected by the waveform selector and supplies a fixed peak-to-peak level to the binary attenuator.

The preamplifier is an inverting amplifier which is composed of a high speed ac amplifier Q18, Q19, Q20 and Q21 and a dc amplifier U10. Feedback for the amplifier is a resistor R136 and a DMOS FET U18 in series; this FET is biased on and compensates for the FET impedance in the binary attenuator. An ac current is summed at the input of the preamplifier and amplified to a fixed level: 3 Vp-p for sine waves square waves and triangles and 1.5 Vp-p for an unmodulated AM, output.

4.7.6 Binary Attenuator

The binary attenuator (figure 4-1 and Output/Power Supply schematic sheet 2) controls the waveform amplitude within each of the four decade ranges. The decade range is determined by the output attenuator.

The binary attenuator block consists of the control logic, the bit selection switches, and the resistor attenuators.

U11 and U14 the control of the attenuator, receive inputs from the microprocessor. Eight output lines from U14 plus two lines from U11 drive level translator U15, U16, and U17. These level translators change a TTL high into a \pm 15V level and a TTL low into a \pm 5V level.

Each of 12 output lines of U15, U16 and U17 is labeled in a binary increment. Whenever any of the lines are activated, the signal is sent through a FET switch and resistor network which will cause an output amplitude equal to 10V times the activated line

Table 4-1. Waveform Control Logic

	KEY	FUNCTION CONTROL LOGIC							BUFFERED DATA U11							
WAVEFORM	ENTRY	АМН	AML	AMON	SQUARE	K1	K2	КЗ	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
SINE WAVE >500k SINE WAVE ≤500k TRIANGLE SQUARE WAVE RAMP DC AM (SINE WAVE) > 500k	CO CO C1 C2 C3 C4 C5 C5	1 1 1 1 1 1 0	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 0 1 1	0 1 1 1 1 1	1 0 1 1 1 1 1	1 1 0 1 0 1	× × × × ×	× × × × × × ×	0 0 0 0 1 0	0 0 0 0 0 0	0 0 0 1 0 0	0 1 0 0 0 0	0 0 1 0 1 0 0	1 0 0 0 0 0

1 = TTL HIGH

0 = TTL LOW

X = DON'T CARE

Table 4-2. Examples of Programmed Amplitudes

BUFFERED DATA (MAIN MICROPROCESSOR)												
		U14 —						-		— U14	U11	U11
		DB7	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DB7	DB6
		FET SWITCH LINES										
	•	5.12	5.12	2.56	1.28	.64	.32	.16	.08	.04	.02	.01
PROGRAMMED AMPLITUDES (EXAMPLES)	1.00V 1.76V 2.00V 3.00V 9.99V 10.00V	1 1 1 1 0 0	0 0 0 0 1 1	0 0 0 1 1	0 1 1 0 1	1 0 1 0 1	1 1 0 1 1	0 1 0 0 0	0 0 1 1 0	1 0 0 1 1	0 0 0 0	0 0 0 0 1

1 = TTL HIGH = + 15V FET SWITCH ON 0 = TTL LOW = -5V FET SWITCH OFF




Figure 4-15. Power Amplifier

(assumming the output attenuator is set for 0dB attenuation). Thus if only the .08 line was activated the output would be .8V. See table 4-2 for further examples.

Since the signal flows through the FET's, and each FET has approximately 30Ω 's resistance, the FET along with its respective resistor network is made to be part of the preamplifier feedback path.

The $\overline{5.12}$ is only used by itself, while the 5.12 is used in combination with other networks.

Input to the attenuator comes from the preamplifier (TP3) and the output, P.A.SUM, goes to the power amplifier. The resistors connected to each FET constitutes the individual attenuator networks.

4.7.7 Power Amplifier

The power amplifier (figures 4-1 and 4-15 and Output/ Power Supply schematic sheet 3) is an operational amplifier with a wide frequency response and low distortion output. The power amplifier receives its input from the binary attenuator and produces an output current, 100 mA peak into 50Ω termination, to the attenuator and, ultimately, the function output BNC's. In

addition to amplifying the waveform, the power amplifier is used to offset the dc level of the function output to a maximum offset of $\pm 10V$ into a 50Ω termination.

The power amplifier consists of three sections: the voltage amplifier, current amplifier and the bias/offset sources. Figure 4-15 shows the interconnections between the three sections and how they relate to their external inputs and outputs.

Basically, the voltage amplifier receives an input current from the binary attenuator, and its output controls the current supplied by the current amplifier to the output load. The bias/offset source provides the bias voltage for the current amplifier.

The following sections describe in greater detail the three sections of the power amplifier.




Figure 4-16. Voltage Amplifier

The voltage amplifier consists of U22, Q22, Q23, Q25, Q26, Q28 and Q29. Signal flow through the voltage amplifier is shown in figure 4-16. The voltage amplifier has a dc and ac signal paths; the dc path is through U22 to the emitter of Q22 and the ac path is through C85 and C88 to the bases of Q22 and Q23 respectively. Feedback for the voltage amplifier is taken from the emitters of the output transistors: one feedback path is from the emitter of Q28 and the other path is from the emitter of Q29. The voltage amplifier outputs are the collectors of the transistors Q28 and Q29, which are directly connected to the input of the current amplifer.

The current amplifier (figures 4-15 and 4-17 and Output/Power Supply schematic sheet 3), Q30, Q31, Q32 and Q33 supplies the output current to the output attenuator and, ultimately, to the function output BNC's. There are two inputs to the output attenuator and, ultimately, to the function output BNC's. There are two inputs to the current amplifier: an ac control current from the voltage amplifier and the dc bias/offset voltage which controls the dc offset level at the function output BNC's. Figure 4-17 shows the current flow in the current amplifier for a maximum output signal, 200 mA peak into a 50Ω load.

The bias/offset sources control the bias voltage of the current amplifier and, when controlled by the dc offset circuit, will vary the dc offset level at the function output BNC's. At 0V dc offset, the base of the current amplifier transistors are biased at + and - 12Vdc. U23 and Q24 supply the + 12V bias to Q30 and Q32, while U24 and Q27 supply the - 12V bias to Q31 and Q33.

To offset the output signal, the dc offset circuit changes the dc levels of the bias/offset sources. For a positive offset, the bias on Q30 and Q32 is decreased causing an increased current flow to the load and the negative bias to Q31 and Q33 is increased causing a decreased current flow. For a negative offset the conditions are reversed: the positive bias on Q30 and Q32 is increased and the negative bias on Q31 and Q33 is decreased.

4.7.8 DC Offset Circuit

The dc offset circuit (figure 4-1, 4-18 and Output/Power Supply schematic sheet 3) controls the level of dc offset present at the function output. The output signal may be offset a maximum of plus or minus 10.00V into a 50Ω termination with a maximum resolution of three digits. The actual maximum offset is dependent upon the programmed amplitude and dc offset; when an internal

predetermined limit is exceed, the microprocessor signals the user of a programming error via the front panel display.


The dc offset circuit operation is best shown by following figure 4-18. The offset latch U25 and U26 receives data of the main microprocessor controlled buffered data bus from the data latch U41 (Frequency Board schematic sheet 3) and transfers the data to the DAC U27 when the latches are enabled by two commands originated at the address decoder U46 (Frequency Board schematic sheet 3): OFST HI enables latch U25 and OFST LO enables latch U26. The DAC U27 converts the 10 bits (3 digits) of digital data from the offset latches into a proportional output current. The operational amplifier U28 sums the current from the DAC to produce an output voltage level proportional to its input current. The maximum output level at U28 pin 6 (TP4) is approximately +7.5V for a programmed offset of 10.00V. The level at TP4 will remain a positive value regardless of whether a positive or negative offset is programmed.

Amplifier U29 and switch U30 determines the polarity of the dc offset level. Switch U30 selects the configuration of the amplifier U29. The polarity control line from the offset latch U25 (BD7, OFST HI); a TTL low selects the positive offset levels and a TTL high selects the negative offset levels. When a positive dc offset is selected, as shown in figure 4-18, the amplifier U29 is configured as a voltage follower which supplies a positive input current to the power amplifier. For a negative dc offset, the conditions of the switch U30 are reversed (U30 pins 3 and 4 are shorted and pins 11 and 12 are open) connecting the amplifier U29 as a unity gain inverting amplifier which supplies a negative current input to the power amplifier.

The current from the dc offset circuit is applied to two scaling resistors R177 and R187. R177 is the input resistor for the positive dc offset source U23, and R187 is the input resistor for the negative dc offset source U24.

4.7.9 Output Attenuator

The output attenuator reduces the current supplied by the power amplifier in 20 dB steps. Three sections of resistor attenuators are used to attenuate 20 dB through 60 dB, and a single line is used to bypass the attenuator network for 0 dB (figure 4-19).



NOTE: Current is an instantaneous positive peak current relative to the positive peak of the power amplifier input signal.

Figure 4-17. Current Amplifier and Bias/Offset Amplifier




Figure 4-18. DC Offset Circuit




Figure 4-19. Output Attenuator

Table 4-3. Output Attenuator Control Logic

1 = TTL HIGH = RELAY ON

0 = TTL LOW = RELAY OFF

X = DON'T CARE


		BUFFE	RED DAT	A BUS							
BD6	BD5	BD4	BD3	BD2	BD1	BD0					
U31 PIN NUMBER											
16	2	12	15	5	6	9					

					10	-	· -	'					
OUTPUT OUTPUT INTERNAL OUTPUT KEY							AMPLITUDE RANGE						
ATTENUATOR	001701	LOAD	OUTPUT BNC	ENTRY	K10	K4	K5	K6	K7	K8	K9	(Vp-p AT 0Vdc OFFSET)	
0,dB	· ON	OUT	×	E0P1	Х	1	0	0	1	0	0	20.00 - 10.02	
0 dB	ON	IN	Х	E0P1	Х	1	0	0	1	0	1	10.00 - 1.01	
- 20 dB	ON	IN	×	E-1P1	Х	0	1	0	0	1	0	1.000 - 0.101	
– 40 dB	ON	IN	Х	E-2P1	Х	0	0	1	0	1	0	0.100 - 0.0101	
- 60 dB	ON	IN	х	E-3P1	Х	0	0	1	0	0	1	0.0100 - 0.001	
Х	OFF	IN	×	P2	Х	0	0	1	1	0	0	Х	
Х	OFF	OUT	×	P0	Х	0	0	1	0	0	0	Х	
Х	Х	×	FRONT	XP0	0	Х	Х	Х	Х	Х	Х	Х	
×	×	Х	REAR	XP1	1	×	Х	×	Х	×	×	X	

NOTE: 1. SWEEP MODE = 1 (LINEAR SWEEP); SWEEP TIME = 10ms.

NOTE: 2. TIMING RELATED TO SWEEP-OUT SIGNAL ONLY UNLESS OTHERWISE STATED.

NOTE: 1. SWEEP MODE = 4 (LOGARITHMIC SWEEP). NOTE: 2. SWEEP TIME = 10 ms.






Figure 4-20. Sweep Ramp Generator Timing

The proper attenuator range is selected by the microprocessor. The microprocessor checks the programmed amplitude and dc offset before selecting the proper attenuation range. The microprocessor then sends 8 lines of data (BD0 through BD7) into latch U31. U31 will only transfer the data to its output if the ATTEN line into the chip goes high. From U31's output the respective relay signals are buffered through six buffers (U32) and transistor Q34. The six buffers drive relays K4-K9 for selection of the correct attenuator network. Transistor Q34 causes relay K10 to select front or rear output BNC's. Table 4-3 gives the state conditions required for each attenuator condition.

In addition to controlling the output attenuation, the output attenuator control logic controls several other functions. First, if 0 dB and internal 50Ω termination are programmed; (E0, A1.01 to 10.00), relays K4,K7 and K9 are activated; K4 and K7 bypass the attenuator while K9 will connect the output attenuator (used as a 50Ω termination) across the function output. Second, if the the output is turned off with an infinite source impedance at the function output (P0, A>10.00), relays K7, K8 and K9 are deactivated and relay K6 is activated to load the power amplifier with a 50Ω termination. Third, when the output is turned off with a 50Ω source impedance at the function output (P2) relay K7 and K6 are activated; relay K7 connects a 50Ω resistor R242 across the function output BNC and relay K6 connects the output attenuator, used as a 50Ω load, to the power amplifier output. Fourth, if the output is turned off with an infinite source impedance at the function output BNC, relays K9, K8 and K7 are deactivated, opening the path to the function output BNC. Also, K6 is activated to connect the output attenuator, used as a 50Ω load, to the power amplifier output.

4.7.10 Sweep Ramp Generator

The sweep ramp generator (ref: figure 4-1, and Frequency Board schematic sheets 2 and 3) provides a linear ramp that is proportional to the sweep frequency (ref: paragraph 3.9.4).

The sweep is produced by the ramp generator U17, Q3, Q4, Q5 and Q6 from an input from the programmable counter U43, U48, U49 and U50.

The ramp generator receives a series of 2000 pulses (RAMP STEP) that are controlled by the programmable counter U43. U43 will always supply 2000 pulses which are equivalent the sweep time. As the sweep time varies the frequency of the step pulses

change. The ramp step pulses from U50-3 (ref: Frequency Board schematic sheet 3) are applied to the base of Q5 then through Q6 into the integrator U17. Each pulse will cause the sweep output U17-6 to increase by \approx 2.5 mV until the output reaches \approx + 5V. A reset command (RST SW) at Q3 will turn on Q4 or reset the ramp to zero. A timing diagram for the ramp generator circuit is shown in figure 4-20.

4.8 DIGITAL CONTROL

The digital control section (figure 4-1) includes the input/output microprocessor, GPIB interface and keyboard/display interface; these sections control the data in to and out of the instrument. In addition, it includes the main microprocessor and the frequency control logic (digital sweep generator), which control the high frequency generator, low frequency generator and output sections.

Each portion of the digital control section is described in the following sections.

4.8.1 Front Panel

The front panel assembly contains the circuits that receive and process the input parameters, parameter values and actions which are entered from either the keyboard or the General Purpose Interface Bus (GPIB). Also, the front panel contains the display of 178's status.

The front panel (ref: figure 4-1, 4-21 and Display/Logic schematic sheets 1,2 and 3) consists of the keyboard, display, General Purpose Interface Bus (GPIB), input/output (I/O) microprocessor and the microprocessor support circuitry. In addition, the front panel assembly contains four BNCs: Ext Trig In, Sweep Out, Sync Out and Function Out.

The front panel circuits are isolated from the circuit common. Therefore, data output from the front panel to the main microprocessor circuits is optically isolated serial data.

The front panel assembly is connected electrically to the 178 by two ribbon cables and four coaxial cables. One ribbon cable J30 connects the display and keyboard to the frequency board at J15. A second ribbon cable J29 connects the GPIB assembly to the rear panel J19 and J18. Four coaxial cables connect the front panel's BNCs — Ext Trig In (J36), Sweep Out (J35), Sync Out (J34) and Function Out (J33) — to the frequency or the output/power supply boards.




Figure 4-21. Front Panel Circuits

The following sections describe the I/O microprocessor, its support circuits, keyboard, display and GPIB interface.

4.8.1.1 Input/Output Microprocessor and Support Circuits

The input/output microprocessor U3 (ref: Display/Logic schematic sheet 1) acts as the input/output processing unit. It receives input information from the keyboard and GPIB. It processes the information and sends it to the main microprocessor via an optically isolated serial bus. Also, the I/O microprocessor processes output information that is sent to the output ports (GPIB or display). The processing of this information is directed by the software. Software directs the processor to address subsystems and issue commands and data which directs the 178 to output the desired signal.

Software refers to a sequence of commands executed by the I/O microprocessor. This sequence of instructions stored in Read Only Memory (ROM) commands the microprocessor to perform according to the 178 specifications. The microprocessor is powerless without a program to run; therefore, the software is one of the most vital elements of the digital section. All information transfer takes place under the control or supervision of the software. Programs are composed of machine language instructions, messages and tables that provide sequencing information. This data stored in the ROM is programmed into the ROM at the time of manufacture.

The I/O microprocessor support circuits consist of the auto reset circuit U16, U23, U26, U25 and U27, the 4 MHz clock T1, Q1, the address latch U6, the memory decoder U4, the I/O decoder U5, and the memories U19, U20 and U21.

This block receives three inputs. One input is from the keyboard, which the I/O microprocessor controls. The second input is data from the GPIB interface. The third input is the serial data from the main microprocessor.

Auto Reset The auto reset circuit initializes the reset sequence of the I/O microprocessor at power-on or after a power transient interrupt. The reset sequence will reset the instrument to the initial power up conditions (ref: table 2-3, step 3).

The auto reset circuit consists of an oscillator U16 pins 5, 6 and 7, a counter U23 and the control logic U25, U26, U27 and U17.

The oscillator U16 pins 5, 6, and 7 produces a 32 kHz pulse. The pulse is used as the clock input to the counter U23.

The counter determines whether or not the I/O microprocessor will be reset. The counter receives two inputs: the 32 kHz clock from the oscillator and a reset pulse originated by the I/O microprocessor or the counter itself.

At power on, outputs (OLVL, XCLK) from the I/O microprocessor are held high for approximately 100 ms. During the 100 ms period, the counter is clocked by the 32 kHz clock. After 64 ms the counter's output U23 pin 1 goes high. This transistion is routed through U17 pin 4, U25 pin 3 and U17 pin 8 to the I/O microprocessor RESET line U3 pin 6. When RESET goes low the microprocessor begins its power-up initialization processes is controlled by the software contained in Read Only Memory (ROM).

If the initialization process is successful the 178 will be in its initial power-up settings. In addition, the I/O microprocessor begins to send out OLVL pulses from U3 pin 9 at approximately a 1 kHz rate. These OLVL pulses will continually reset the counter every 1 ms. Thus, the counters' output, U23 pin 1, will always remain at a TTL low.

If the I/O microprocessor fails to send a OLVL pulse for a period greater than 64 ms, the auto reset circuit will attempt to reset the I/O microprocessor. It will keep doing this until the power is removed or the microprocessor begins sending OLVL pulses.

When reset, all data stored in Random Access Memory (RAM) will be erased except the data stored in RAM with battery back up.

4 MHz Clock The I/O microprocessor is clocked at a 4 MHz rate. The 4 MHz clock is applied to the EXTAL 2 input, U3 pin 3, of the I/O microprocessor through the isolation transformer T1 and the buffer amplifier Q1.

The 4 MHz clock is generated on the frequency board (see schematic sheet 2, coordinates C1). Here the 4 MHz clock is routed from U118 pin 2 through an inverter U59 pin 12 to J15 (schematic sheet 3, coordinates A8) pin 1. On the frequency board J15 pin 1 connects through a cable to the display and keyboard assembly (Displaly/Logic schematic sheet 1) J30 pin 1, which connects to the transformer T1.

Address Latch The address latch U6 (ref: figure 4-21 and Display/Logic schematic sheet 1, coordinates D4) is used to select the lower address bits (ADR0-7).

The address latch is a transparent latch with 8 input lines (AD 0-7) from the I/O microprocessor U3. The address latch is clocked by the AS clock line from the I/O microprocessor U3 pin 39. On the positive going transition of the AS clock, data at the address latch inputs U6 pins 3, 4, 7, 8, 13, 14, 17 and 18 are transferred to the address latch outputs U6 pins 2, 5, 6, 9, 12, 15, 16 and 19.

Memories The I/O microprocessor circuit (Display/ Logic schematic sheet 1) consists of two types of memories: Read Only Memories (ROM) for permanent storage of data, and Random Access Memories (RAM) for temporary storage of data. When a specific ROM is enabled it presents its data on the Address/Data bus (AD0 through AD7). The ROM enabling commands are generated by the Memory Decoder U4.

The Random Access Memory (RAM) is used for temporary storage of data. The RAM's store the first five stored settings, the non-executed generator settings, and the display information.

Memory Decoder The memory decoder U4 (ref: Display/Logic schematic sheet 1, coordinates A4) enables either one of two Read Only Memories (ROM) U19 or U20, or Random Access Memory (RAM) U21 as directed by instructions from the I/O microprocessor U3. The memory decoder is itself a ROM and it is programmed to supply specific digital outputs (ROM1/, ROM2/ and RAM/) for specific address bytes (ADR 14-15 and BE).




Figure 4-22. Display






Figure 4-23. Display Logic (Scan Timing) (Ref: Display/Logic Schematic Sheet 1)





(DISPLAY/LOGIC SCHEMATIC SHEET 2, COORDINATES C1)

Figure 4-24. Display Logic (Anode Display Timing)




Figure 4-25. Filament Voltage Generator Circuit Timing (Ref: Display/Logic Schematic Sheet 2)

Input/Output The input/output (I/O) address decoder U5 (Display/Logic schematic sheet 1, coordinates A4) enables the GPIB interface processor U1 and anode display drivers U9 and U10, as directed by instructions from the I/O microprocessor. The I/O address decoder is itself a Read Only Memory (ROM) and it is programmed to supply specific digital outputs (GPIB/ and SEG CLK/ for specific address locations (ADR 3-8, ADR 14-15, R/ W and E).

4.8.1.2 Display

The front panel display shows the 178's programmed parameters, parameter values and actions.

The display block (ref: figure 4-1, 4-21, 4-22 and Display/Logic schematic sheet 2) consists of the fluorescent display V1, anode drivers U9, U10 and U7, grid drivers U8 and U11, and the filament voltage generator U26, U17, Q2, Q3, and T2.

The fluorescent display V1 is a 20 character display. Each of the 20 characters or grids contains 16 segments or anodes. The fluorescent display is driven by the grid driver U8 and U11, and the anode driver U9 and U10.

The display circuit receives input data and commands from the input/output microprocessor U3. This data is converted into the information required to turn on the grids and anodes necessary to create the desired characters.

Each grid is sequenced on or off as needed. If a grid is turned on, the appropriate anodes must also be selected to light the desired character.

The following describes the data flow sequence required for turning on the grids (ref: figure 4-22). First,

the DSP line U11 pin 14 from the I/O microprocessor will be either high or low. A high defines a grid as being turned on and a low defines the grid as being off or a blank. Each BLANK clock shifts the DSP data into the lower order (GRIDS 1-10) grid driver U11. Then the overflow from U11 (DO) is shifted in U8 (DI) which is shifted through U8. U8 contains the upper order grids (GRIDS 11-20). Grid display timing is shown in figure 4-23.

Synchronous with each grid pulse is the data required to turn on the proper anodes, thus lighting the necessary character. The anode data flow through the display circuit is shown in figures 4-22 and 4-24. The E clock from the I/O microprocessor U3 pin 40 latches the data (AD0-AD7) into the data latch U7. ADR0 and ADR1 are address lines which select one of two anode drivers U9 or U10. After the anode driver is selected, data is strobed into U9 or U10 by the SEGCLK from the I/O decoder U5. The data from the anode drivers is presented to the fluorescent display when the output enable OE line goes low, blanking the display. Each of the 16 anode outputs controls one of the 16 flourescent display segments. When the output goes high (+ 44V) the segment is turned on. When the output goes low (0V) the segment is turned off.

The filament voltage generator U26, U17, Q2 and Q3 (ref: figures 4-22 and 4-25 and Display/Logic schematic sheet 2, coordinates B3) supplies the fluorescent display with a 6 Vp-p square wave that is offset +5V dc. Input to the filament voltage generator is the buffered E clock (BE) from U26 pin 3 (ref: schematic sheet 1, coordinates D5). Push-pull driver, Q2 and Q3, drives the isolation transformer T2.




Figure 4-26. Keyboard

4.8.1.3 Keyboard

The keyboard (figures 4-1, 4-26 and Display/Logic schematic sheet 2) consists of 50 membrane switches arranged in a 5 X 10, X-Y matrix. The keyboard Y coordinate is scanned at a predetermined rate by the I/O microprocessor through decoder U15. When a contact is closed, encoder U2 sends a "keyboard is active" signal (KYACT line) to the I/O microprocessor. Microprocessor U3 stops scanning U15 and notes which Y coordinate the count is on. The microprocessor then determines which X coordinates decoded by the I/O microprocessor represent specific actions, parameters, or values.

4.8.1.4 General Purpose Interface Bus

The GPIB interface (ref: figure 4-1, 4-21, 4-27 and Display/Logic schematic sheets 1 and 3) allows the instrument to be remotely programmed by a minicomputer, calculator, etc., via the General Purpose Interface Bus (GPIB). The GPIB interface is an implementation of IEEE Standard 488-1978. It supports the following 488-1978 defined interface functions: Source Handshake (SH1), Accepter Handshake (AH1), Talker (T6), Listener (L4), Service Request (SR1), Remote Local (RL1), Device Clear (DC1) and Device Trigger (DT1). This bus transfers messages in byte serial fashion. The bus has 16 signal lines and they are:

- 8 Data Bus Lines (DIO1 through DIO8)
- 5 General Interface Management lines (ATN, IFC, SRQ, EOI and REN)
- 3 Data Byte Transfer Control Lines (NRFD, NDAC and DAV)

These lines are defined in paragraph 3.16, as in operation with the GPIB.

The GPIB interface performs the following two functions:

- 1. Detects the GPIB Listen and Talk Address.
- 2. Does the proper listen handshake when attention (ATN) is true.

In the 178, the GPIB interface is controlled by the general purpose interface adapter U1. U1 controls the movement of data between the GPIB bus and the input/output microprocessor. Inputs to U1 from the GPIB are through U13 and U14, bidirectional bus transceivers. U1 data output (AD0-AD7) are connected directly to the I/O microprocessor's data bus. Other lines (R/W, ADR0, ADR1, ADR2, GPIB/, IRQ and E clock) are connected to the I/O microprocessor circuit.

The GPIB address is selected by the GPIB selector switch, located on the rear panel. Switch closures select the GPIB address (Ref: paragraph 2.2.4). The switch contacts are connected to U12 which is a tristate inverter. When G1 and G2 on U12 go low, the inverted GPIB address is placed on the I/O microprocessor's data bus. If G1 and G2 are high, the output from U12 is in a high impedance state.

4.8.1.5 Beeper

The beeper circuit provides an audible indication that a front panel key has been pressed. The beeper may be enabled or disabled by pressing the (Tone On/Off key

The beeper sound is created by driving electromechanical transducer DS1 with a burst of 2 kHz pulses for a period of 100 ms.

The beeper circuit (ref: figure 4-28 and Display/Logic schematic sheet 2, coordinates A3) consists of a 12 bit counter U28, the counter control logic U25 pins 8, 9, 10, 5, 6, and 4, the beep driver Q4 and the electromechanical transducer DS1.




Figure 4-27. GPIB Interface Circuit

The following describes the circuit operation. The counter is reset by the BEEP line, which is generated by the I/O microprocessor U3 pin 20. The counter outputs (Q11 and Q12) U28 pins 1 and 15 are reset to zero; this will enable REC, the serial data from the I/O microprocessor U3 pin 11 to clock the counter at the 62 kHz rate. When the counter outputs Q11 and Q12 both go high, logic gate U25 pin 5 is disabled, which stops the clocking of the counter; this determines the period of the beep. A counter output U28 pin 3 drives the beeper driver Q4 which, in turn, drives the beeper device DS1 at an approximate 2 kHz rate.

4.8.1.6 Optical Isolator

Optical isolation isolates the GPIB ground from the 178 circuit ground.

Actually there are two optical isolator circuits. One optical isolator is located on the front panel assembly and isolates the data received by the I/O microprocessor from the main microprocessor. The second optical isolator is located on the frequency board and it isolates data sent by the I/O microprocessor; it is discussed as part of the main microprocessor.

The I/O microprocessor's optical isolator circuit (ref: figures 4-1 and 4-21, and Display/Logic schematic sheet 1, coordinates C7) consists of optical isolator U24. Serial data is fed into the optical isolator U24 pin 3 on the SERO line that comes from the main microprocessor U42 pin 12 (ref: Frequency Board schematics sheet 3 coordinates D7 and Instrument schematic sheet 1 coordinates A6) through U54 pin 2, J15 pin 20 and J30 pin 20.

4.8.2 Main Microprocessor and Support Circuits

The main microprocessor and support circuits (ref: figures 4-1, 4-29 and Frequency Board schematic sheet 3) act as the central processing unit, they receive optically isolated information from the Input/Output microprocessor (ref: paragraph 4.8.1.1) and act on this input as directed by the software. Software directs the processor to address the subsystems and issue commands and data which directs the 178 to output the desired signal. These subsystems include frequency control logic and control registers on both the Frequency and Output/Power Supply boards.

Software refers to a sequence of commands executed by the main microprocessor. This sequence of instructions stored in Read Only Memory (ROM) com-





Figure 4-28. Beeper Enabling Circuit Timing (Ref: Display/Logic Schematic Sheet 1)



mands the microprocessor to perform according to the 178 specifications. The microprocessor is powerless without a program to run; therefore, the software is one of the most vital elements of the digital section. All information transfer takes place under the control or supervision of the software. Programs are composed of machine language instructions, messages and tables that provide sequencing information.

The main microprocessor U42 support circuits consist of the address latch, read only memories, memory address decoder, data latch, address decoder, 4 MHz clock, auto reset and optical isolator. The following sections describe each circuit in further detail.

Address Latch The address latch is used to hold the lower order address bits (A0-A7). The address latch U55 (ref: Frequency Board schematic sheet 3, coordinates D6) transfers the data present at its inputs (D0-D7) to its outputs (A0-A7) when the AS line U55 pin 11 goes high.

Read Only Memory The software for the main microprocessor is contained within two Read Only Memories (ROMs), U44 and U45 (ref: Frequency Board schematic sheet 3, coordinates D5). Each ROM receives 10 address lines (A0-A10) from the main microprocessor U42 and the address latch U55. When the memory address decoder U52 enables either ROM, specific address select specific data at the ROM's output (D0-D7). All data from the ROM's are fed as inputs to the main microprocessor.

Memory Address Decoder The memory address decoder U52 and U53 (ref: Frequency Board schematic sheet 3, coordinates C5 and C7) enables the ROM's (U44 and U45), the burst counter U43, the address decoder U46, and portions of the frequency control logic.

The memory address decoder acts upon instructions from the main microprocessor. The memory address decoder is made of three decoder IC's which supply specific output lines (ROM U44, ROM U45, SEL 6840/, WRITEMARKER/, WRITELOAD/, and READFS/) for specific address bytes (A13-A15, A5-A7 and BE).

Data Latch The data latch U41 (ref: Frequency Board schematic sheet 3, coordinates D2) buffers the data from the data bus (D0-D7) of the main microprocessor. The data transfers through the data latch at the positive level of the E clock U41 pin 11, which is supplied by the main microprocessor U42 pin 40. The output data from the data latch (D0-D7) routes through connectors J13 on the frequency board to connector U7 on the output/power supply board (ref: schematic sheet 3).

Address Decoder The address decoder U46 (ref: Frequency Board schematic sheet 3, coordinates C2) provides control commands (ATTN, OFST HI, OFST LO, AMPL and WAVE) to the output/power supply board, control state machine (EP RESET/) and burst counter (INIT BURST/). The decoder select lines (A0-A2) U46 pins 1-3 are decoded when the memory address decoder U53 pin 14 enables the decoder and the E clock, which is supplied by the main microprocessor, U42 pin 40 reaches a positive level. The outputs of address decoder U46 (pins 11-15) are routed through connector J13 pins 9-13 on the frequency board to connector J7 pins 9-13 on the output/power supply board (ref: schematic sheet 3, coordinates A7).

4 MHz Clock The 4 MHz clock is the reference timing source for the main microprocessor system.

The 4 MHz clock originates at the emitter of transistor Q1 (ref: Frequency Board schematic sheet 2, coordinates C1), and it is routed through buffer U59 pin 6 to the XTAL 2 input to the main microprocessor U42 pin 3 (ref: schematic sheet 3, coordinates D7).

Optical Isolator Optical isolation isolates the GPIB ground from the 178 circuit ground.

Actually there are two optical isolator circuits. One optical isolator is located on the front panel assembly and isolates the data received by the I/O microprocessor from the main microprocessor; it is discussed as part of the I/O microprocessor. The second optical isolator is the main microprocessor optical isolator located on the frequency board. It isolates data sent by the I/O microprocessor.

The main microprocessor optical isolator circuit (ref: Frequency Board schematic sheet 3, coordinates D8) consists of an optical isolator U40. Serial data is fed into the optical isolator U40 pin 3 on the SERI line that comes from the I/O microprocessor U3 pin 12 (ref: Display/Logic schematic sheet 1, coordinates C6 and Instrument schematic sheet 1, coordinates A6) through U17 pin 12, J30 pin 15 and J15 pin 15.

Auto Reset The auto reset circuit resets the main microprocessor to the initial power-on conditions (ref: table 2-3, step 3). The auto reset circuit is enabled at power-on or when the auto reset circuit senses an interrupted flow of data from the I/O microprocessor.

The auto reset circuit (ref: Frequency Board schematic sheet 3 coordinates C8) consists of an oscillator U39, a counter U38 and control logic U50 and U54.

The following describes the operation of the auto reset circuit. The microprocessor auto reset circuit resets the main microprocessor when the power is turned on, or when the I/O microprocessor senses an interrupted data flow back to the I/O microprocessor. The auto reset circuit is enabled by a pulse at U50 pin 4 from the I/O microprocessor SERIAL IN U42 to pin 11 that resets the 12 bit counter U38. The counter begins to count the 400 kHz clock pulses which are supplied by the oscillator U39. The 12 bit counter counts 4096 cycles then its output, U38 pin 1, will switch to a TTL high, which is inverted by U54 to switch the reset line on the main microprocessor U42 pin 6 low. The reset line is held low while the 12 bit counter counts another 4096 cycles. On the 4096th count, the reset line will switch high to reset the main microprocessor. If the main microprocessor is satisfactorily reset, the serial input data to the main microprocessor, which arrives at a 62.5 kHz rate, will continually reset the 12 bit counter; thus never allowing it to complete its full count (4096). If the main microprocessor will not reset, a single bit on the serial line will again cycle the auto reset circuit until a total of 15 reset cycles have been attempted. At the completion of the 15th cycle, serial communication between the two microprocessors will cease and the display will read PWR ON-ERR RESTART.

4.8.3 Frequency Control Logic

4.8.3.1 Overview

The frequency control logic provides the primary trequency data and phase data for the operation of the frequency synthesizer. It controls operation for single frequency, sweep frequency, phase shift and output marker.

The frequency control logic circuit is shown in figures 4-1, 4-30, and Frequency Board schematic sheet 4. Figure 4-1 shows the frequency control logic and its relationship to the other circuits. Figure 4-30 shows all inputs and outputs, operation and internal data flow of the frequency control logic circuit.

Input data to the frequency control logic circuit comes from the data bus (D0-D7) of the main microprocessor U42 pins 30-37. In addition to the data from the main microprocessor, the frequency control logic receives addresses A0-A3 from the address latch U55.

There are four outputs from the frequency control logic circuit. One output provides data for the divide by N counter in the frequency synthesizer section (ref: paragraph 4.2.2). A second output supplies the data which controls the delay current generator, also within the frequency synthesizer. A third output provides the phase accumulator overflow command to the divide by N counter in the frequency synthesizer. The fourth output supplies the marker output level to the marker output BNC.

Figure 4-30 shows internal sections and data flow of the frequency control logic circuit. Each IC is shown controlled by a digital command. The digital commands are described in table 4-4.

4.8.3.2 Input

Data input to the frequency control logic circuit is from the data bus (D0-D7) of the main microprocessor. The actual frequency data within the main microprocessor is a 48 bit (binary) word. The 48 bits of frequency data is fed on the data bus (D0-D7) in 8 bit groups. The data is further reduced from 8 bit words to 4 bit words by the frequency data multiplexer U57 and U56 that drives the date input (WRITE DATA 0-3/) to the frequency control logic circuit U70 and U69.

4.8.3.3 Data Flow

The data (figure 4-30) is shifted 4 bits at a time into Random Access Memories (RAM) U70, U85, U81, U72, and U80. Next, the data is transferred through latches U86, U90, U79 to the adders U87, U83 and U82.

The progression of data through the RAMs, latches, and adders are controlled by commands (table 4-4) from two state machines and addresses from the main microprocessor's address bus (A0-A3).

The ALU state machine (ref: Frequency Board schematic sheet 4, coordinates C2) consists of U66, U67, U64 and U78. This state machine is initiated by the ADD CYCLE from the divide by N counter in the frequency synthesizer. It is clocked by the MCLK1 and MCLK2 from 6.67 MHz clock U59, U60. Its command outputs (STOP, UPDATE FREQUENCY, MSD TIME, LMARK, LDAC AND LDBN) control portions of the frequency control logic. Also, the ALU state machine provides addresses U66 pins 10-13 (AAB0-3) that control portions of the frequency control logic.




Figure 4-30. Frequency Control Logic Block Diagram (Ref: Frequency Board Schematic Sheet 4)

Table 4-4. Frequency Control Logic Control Commands

Command	Function	Origin	Destination
READFS/	Enables buffer U58 to feed hold frequency data to main microprocessor data bus D0 - D7	Memory address decoder U53 pin 11	Data buffer U58 pin 1 and 19
WRITE LOAD/	Writes data into RAM when a low. Read data when a high	Memory address decoder U53 pin 12	Data interface storage register U7 pin 3
LOAD INCREMENT	Selects either A0 - A3 or AAB0 - AAB3 addresses	Control state machine U61 pin 10	Address selector U68 pin 1
MCLK 1	6.67 MHz clock. Inverted MCLK/	6.67 MHz clock U59 pin 2	Frequency increment latch U86 pin 4 and 13
LOAD FREQUENCY/	Enables gate U84 to load frequency data into frequency sweep ALU	Control state machine U61 pin 5	Gate U84 pins 4, 1, 13 and 9
LMARK•MCLK/	Clocks marker output to BNC	ALU state machine LMARK U66 pin 4 and MCLK/ U60 pin 10	Marker latch U77 pin 3
MCLK/∙LDBN	Loads 4 most significant frequency bits into divide by N counter	MCLK U60 pin 10 and ALU state machine U66 pin 2	Frequency latch U89 pin 11
WRITE MARKER/	Writes marker frequency data into RAM when low. Reads marker frequency data when high	Memory address decoder U53 pin 13	Marker storage register U69 pin 3
FREQ CLK	Writes NEW FREQ data into RAM when low. Reads frequency data when high	UPDATE FREQUENCY U77 pin 11 and MCLK/ U60 pin 10	Frequency Control storage register U81 pin 3. Frequency hold storage U72 pin 3
MCLK 2	6.67 MHz clock Inverted MCLK/	6.67 MHz clock U59 pin 4	Frequency sweep latch U90 pin 4 and 13
UPDATE FREQUENCY	Selects either A0 - A3 or AAB0 - AAB3 addresses	UPDATE FREQUENCY U77 pin 11	Address selector U71 pin 1

4.8.3.4 Arithmetic Logic Units

The frequency control logic circuit contains three arithmetic logic units (ALU's). These ALU's process data from various sections of the frequency control logic circuit.

The three ALU's, shown in figure 4-30 and Frequency Board schematic sheet 2, are the phase accumulator, frequency sweep and frequency marker ALU's.

Phase Accumulator ALU The phase accumulator controls the pulse delay generator of the frequency synthesizer (ref: paragraph 4.3.2). In addition, the phase accumulator supplies the overflow command to the programmable divide by N counter (ref: paragraph 4.3.2).

The phase accumulator, shown in figure 4-30 and Frequency Board schematic sheet 4, consists of the phase storage register U80, the frequency storage register U81, the data latches U79 and U90, and the adder U82.

There are two data inputs to the phase accumulator U82. One data input comes from the phase storage register U80; the latch U79 provides data isolation between the adder and the phase storage register. The second data input comes from the frequency storage register.

There are two outputs from the phase accumulator adder. The primary outputs are the 4 data bit lines (NEWPH 0-3) that drive both the DAC registers U91 and U92, and the phase storage register. The secondary output is the carry output C1 from U82-9 that is

routed through the DAC register U92 to the programmable divide by N counters overflow input of the frequency synthesizer.

The operation of the phase accumulator is simply adding the contents of two storage registers and replacing the contents of one register with the sum from the adder. Figure 4-31 is an example of how the phase accumulator operates. The contents of the frequency storage register is fixed at 0.125000 in this example: this number does not change when operating in the continuous mode. The contents of the phase storage register depends upon the operation mode of the instrument: for most operations the initial phase data is unimportant, but in order to shift phase (ref: paragraph 3.8.6) the contents of the phase storage register must be modified. For this example the initial phase storage register contents are at 0.222222. In add cycle 1 the two registers are added together and the sum is stored in the phase register, thus replacing the original phase data. The process continues until add cycle 7, when the phase accumulators adder produces a carry output (C1) U82-9. Within the adder loop the carry is dropped and the fractional data is entered into the phase storage register. The add cycles continue.

The phase accumulator continuously operates from

power up to power off regardless of the operating mode.

Frequency Sweep ALU The frequency sweep ALU changes the digital frequency data at increments determined by the main microprocessor. This change in frequency data results in a change in frequency.

The frequency sweep ALU, shown in figure 4-30 and Frequency Board schematic sheet 4, consists of the frequency increment register U85, the frequency storage register U81, the data latches U86, U84 and U90, and the frequency sweep adder U87.

There are two data inputs to the frequency sweep ALU. One data input comes from the frequency increment register U85; the data latch U86 provides data isolation between the adder and the frequency increment register. The second data input comes from the frequency storage register U81; data latches U90 and U84 provide data isolation between the adder and the frequency storage register.

The outputs (NEWFREQ 0-3) from the frequency sweep adder U87 are routed to four different sections within the frequency control logic circuit. First, the most significant eight bits are loaded into the latch U89 that controls the frequency synthesizer's pro-

ADD CYCLE	FREQUENCY STORAGE		PHASE STORAGE	SUM
1	.125000	+	.222222	347222
2	.125000	+	.347222	472222
3	.125000	+	.472222	.597222
4	.125000	+	597222 ———	.722222
5	.125000	+	.722222	.847222
6	.125000	+	.847222	.972222
7	.125000	+	.97222	1.097222 CARRY OUT
8	.125000	+	.097222	.122222
9	.125000	+	.122222	.247222
10	.125000	+	•	

Figure 4-31. Example of Phase Accumulator Adder Cycles

grammable divide by N counter. Second, all 48 frequency bits directly drive one input to the marker ALU. Third, the 48 frequency bits are loaded into the frequency storage register U81 that provides data for the phase accumulator U82. Fourth, the 48 frequency bits are loaded into the data buffer U72 that routes the data back through the main microprocessor to the display, which displays the hold frequency.

The operation of the frequency sweep ALU simply adds the contents of the frequency increment register U85 and the frequency storage register U81 at the frequency sweep adder U87. This sum replaces the contents originally stored in the frequency storage register U81. The frequency sweep adder U87 operates continuously regardless of the instruments operating mode: continuous frequency, linear sweep or logarithmic sweep.

How the instrument sweeps is determined by how the sweep adder processes the increment data. The following sections describe the process for continuous frequency, linear sweep and logarithmic sweep modes.

For continuous frequency, an increment of all zeros is loaded into the frequency increment register U85. Therefore, when the frequency increment is added to the frequency storage data, the sum is unchanged and the frequency will remain unchanged.

In linear sweep mode, an increment, calculated by the main microprocessor U42, is stored in the frequency increment register U85. Every 5 μ s the increment is added by U87 to the data stored in the frequency storage register. The sum is then returned to the frequency storage register U81 for the next cycle, thus changing the frequency storage data. The data in the frequency increment register remains unchanged throughout the sweep cycle.

In logarithmic sweep, an increment, calculated by the main microprocessor U42, is stored in the frequency increment register U85. Every 5μ s the increment is added to the data stored in the frequency storage register. The sum from the adder is returned to the frequency storage register U81. Every 2 ms the main microprocessor U42 changes the frequency increment. This continuous changing of the increment data causes the frequency to sweep at a logarithmic rate.

Marker ALU The marker ALU provides a level change at the Marker Ouput BNC that indicates when the output frequency equals the selected marker frequency.

The frequency marker ALU, shown in figure 4-25 and Frequency Board schematic sheet 4, consists of the frequency sweep adder U87, the frequency marker storage register U69 and the marker comparator U83.

There are two data inputs to the marker ALU. The first marker ALU input is the data outputs (NEW FREQ 0-3) from the frequency sweep adder U87. The second data input comes from the frequency marker storage register U69. The marker storage register U69 receives its input (WRITEDATA 0-3/) through the main microprocessor U42 from the storage registers U21 and and U22 (schematic 0103-00-1614 sheet 1) associated with the I/O microprocessor.

The output from the marker comparator U83-9 is the carry output C3. From the adder, the carry output is routed to data latch U88-12. When the data latch U88 is clocked (LMARK•MCLK/) the data input is transferred to the Marker Out BNC on the rear panel.

The operation of the marker ALU simply compares the contents of the frequency marker storage register U69 and the output from the frequency sweep adder U87. At frequencies less than the selected marker frequency, the carry output will be a TTL low. When the marker frequency and the output frequency are equal, there will be a level transition at the comparator's carry output. The level transition will be either a TTL low to high if the sweep frequency is increasing, or a TTL high to low if the sweep frequency is decreasing. If the sweep frequency is higher than the marker frequency the carry output is a TTL high.

The marker comparator U83 continuously compares the output from the frequency sweep adder U87 to the frequency storage data. As a result, the marker output will always indicate whether the output frequency is greater than or less than the selected marker frequency.

4.9 POWER SUPPLY

The power supply circuits (ref: schematic 0103-00-0752 sheet 4) consist of five voltage regulators: +15V, -15V, +5V referenced to circuit ground and +44V, +5V referenced to isolated (ISO) ground.

All components are located on the output/power supply board except the power transformer on the rear panel. All voltage regulators are series regulators made from discrete components, except the +5 ISO

supply, which is a single linear regulator VR1. The voltage regulators consist of voltage reference sources, operational amplifiers, series pass transistors and current limiting circuits.

The primary circuit reference source is a zener diode CR39 that references the $+\,15V$ supply. The $+\,15V$ supply, in turn, is the reference source for the $-\,15V$ and $+\,5V$ supplies. The isolated reference source is $+\,5V$

linear regulator VR1 that is the reference for the \pm 44V ISO and the \pm 5V ISO supplies.

Each voltage regulator has a current limit stage, which protects the power supply from overload conditions. In addition to the current limiting stage, the \pm 5V regulator contains an over voltage protection circuit U36 and Q51 that protects the circuits connected to the \pm 5V line from voltages over a certain limit.

PERFORMANCE VERIFICATION/CALIBRATION

5.1 FACTORY REPAIR

Wavetek maintains a Customer Service department. If an instrument is returned to Wavetek for repair or calibration, a detailed description of the specific problem should be attached to minimize turn around time.

5.2 PERFORMANCE VERIFICATION

Use this procedure at least once a year to verify instrument performance. If any specification is not met, calibrate the entire instrument. Refer to paragraph 5.3.

5.2.1 Required Test Equipment

Table 5-1 lists the equipment recommended to perform the performance verification (table 5-2). Substitution of any equipment with equivalent or better capability is acceptable.

5.2.2 Verification Procedure

Connect the 178 to the ac power source and allow it to warm up for at least 30 minutes. Use the procedure in table 5-1 to test the instrument performance.

Table 5-1. Verification Test Equipment

Instrument	Suggested Model	Comments
Multimeter Universal Counter	H-P 3478 A H-P 5334A	
Spectrum Analyzer Synthesizer	H-P 8568A Wavetek 178	1, 2, 3, 9 or 10 MHz, <5 ppn
Oscilloscope Mainframe	Tektronix 7904	Bandwidth ≥250 MHz.
Plug-ins Dual Trace Amplifier Dual Time Base	Tektronix 7A26 Tektronix 7B92A	
Sampler 50Ω Terminator	Tektronix 7S14 Tektronix 011-0129-00 Tektronix 011-0060-02	$50\Omega\pm0.1\%$, 2W

Table 5-2. Performance Verification

Step	Check	Tester	Test Point	Program	Minimum Spec	Maximum Spec
1	Frequency Accuracy	Counter	FUNC OUT	Reset	9.99995 MHz	10.00005 MHz
	(Without Option 002)		(Use 50Ω	FREQ: 1E7		
2			Termina-	FREQ: 499.99999	499.99749 Hz	500.00249 Hz
3	Frequency Accuracy		tion)	FREQ: 1E7	9.999995MHz	10.000005MHz
4	(With Option 002)		-	FREQ: 499.99999	499.9999749Hz	500.0000249Hz
5	Amplitude Accuracy	Oscilloscope		FREQ: 1E3	9.89V	10.11V
		Plug-Ins		AMPL: 10		
6		7A13		FUNC: 1	9.79V	10.21V
7		7B92A		FUNC: 2		
8				FUNC: 3	9.39V	10.61V
9	Offset Accuracy			FUNC: 2	-0.14	0.14
10				FUNC: 1		
11				FUNC: 0		
12	Amplitude Resolution	Multimeter		AMPL: 2.56	892 mV	918 mV
13		(Vrms)		AMPL: 1.28	444 mV	461 mV
14				AMPL: 1.29	447 mV	465 mV
15				AMPL: 1.30	451 mV	468 mV
16				AMPL: 1.32	458 mV	475 mV
17				AMPL: 1.36	470 mV	490 mV
18				AMPL: 1.44	500 mV	518 mV
19				AMPL: 1.60	556 mV	575 mV
20			=	AMPL: 1.92	668 mV	690 mV
21	DC Voltage Accuracy	Multimeter		FUNC: 4	9.860V	10.140V
		(Vdc)		AMPL: 0		
				OFST: 10.00		
22				OFST: -10.00	-10.140V	-9.860V
_23				OFST: 5.00	4.910V	5.090V
24				OFST: 2.56	2.494V	2.625V
25				OFST: 1.00	0.950V	1.050V
26				OFST: -1.00	-1.050V	-0.950V
_27				OFST: 0	-40mV	+40mV
28				OFST: 1.28	1.227V	1.332V
29				OFST: 1.29	1.23V	1.34V
30				OFST: 1.30	1.24V	1.35V
31				OFST: 1.32	1.26V	1.37V
32				OFST: 1.36	1.30V	1.41V
33				OFST: 1.44	1.38V	1.49V
34				OFST: 1.60	1.54V	1.66V
35				OFST: 1.92	1.86V	1.98V
36	Attenuator			FUNC: 4	3.95V	4.05V
	Accuracy			OFST: 0		
				AMPL: 4.0		
37				AMPL: 0.4	0.386V	0.414V
38				AMPL: 0.04	0.038V	0.042V
39				AMPL 0.004	0.00378V	0.00422V

Table 5-2. Performance Verification (Continued)

Step	Check				Minimum Spec	
	For steps 40 through	42, record the	e indicated ite	ems at the worst ca	se harmonic (typica	ally the second
	or third)					
40	Sine Distortion	Spectrum	Connect	AMPL: 2.82	Fundamental:	
		Analyzer	rear panel	FREQ: 5kHz to	Frequency;	
		Settings:	"FUNC OUT"	50kHz in 5kHz	Amplitude;	dBm
		State;	through X5	Steps	Harmonic:	
		Preset	atten. to		Amplitude;	dBm
		Atten;	analyzer	(Harmonic Amplitud	e must be at least	55 dBm below
		30 dB	"100 Hz-	the Fundamental A	mplitude)	
41		Ref Level;	1.5 GHz	FREQ: 50kHz to	Fundamental:	
		0 dB	INPUT".	300kHz in 50kHz	Frequency;	kHz
		Mixer Level;		Steps	•	dBm
		-30 dBm	front panel	FREQ: 300kHz to	Harmonic:	
		Start Freq;	"FUNC OUT"	500kHz in 20kHz	Amplitude;	dBm
		1.2 X Freq.	to analyzer			
		Stop Freq;	"100 kHz-	(Harmonic Amplitud	e must be at least	40 dBm below
		3.5 X Start	1.5 GHz	the Fundamental A	mplitude)	
		freq.				
42			FUNC OUT	FUNC: 0	Fundamental:	
			(Use 50Ω	FREQ: 5MHz to		kHz
			Termina-	50MHz in 5MHz	Amplitude;	dBm
			tion and)	Steps, and at	Harmonic:	!
			X5 Atten.	27.5MHz		dBm
		1		(Harmonic Amplitud		30 dBm below
				the Fundamental A		
43	Spurious Level	Spectrum		FREQ: 1005E3	All spurs at least	44 dBc below
		Analyzer			fundamental	
		Settings:				
		Preset			}	
		Ref. Level;				
		20dB				
		Span;				
		20kHz				
		Center Freq;				
		1.005 MHz	1		-	
44		24.005 MHz	1	FREQ: 24005E3	-	
45		48.005 MHz		FREQ: 48005E3	5. 6	
46	Rise/Fall Time	Oscilloscope		FREQ: 6E6	Rise/Fall Time	≤12ns (Each
	(Measured between	Plug-In	ı	FUNC: 2	l.,	transition)
	10 and 90% points)	7S14		AMPL: 20	Aberrations	≤5% ± 50 mV
	and Aberrations				:	(Of peak to peak
				ANADI . 10	D:/F-" T'	voltage)
47				AMPL: 10	Rise/Fall Time	≤10ns (Each
48				AMPL: 5	A to a mar of	transition)
		İ			Aberrations	≤5% ± 50 mV
						(Of peak to peak
]			voltage)

Table 5-2. Performance Verification (Continued)

Step	Check	Tester	Test Point	Program	Minimum Spec	Maximum Spec
49	Trigger Baseline	Multimeter	FUNC OUT	FREQ: 200kHz	-100mV	100mV
7.5	(Without Trigger	(Vdc)	(Use 50Ω	AMPL: 10		1
	Input)	(133)	Termina-	MODE (Main): 1		
			tion)	FUNC: 0		
50			,	MODE (Main): 4	-5.1V	-4.9V
51	Trigger Baseline	Counter		MODE (Main): 0	199.9kHz	200.1kHz
52	(With Trigger Input)			MODE (Main): 1	10.05kHz	10.15kHz
	, ,			(Connect 10.1kHz		
				sine wave to TRIG		
				IN connector)		
53	-			MODE (Main): 2	100.5kHz	101.5kHz
54				MODE (Main): 3	70.35kHz	71.05kHz
				BURST Count: 7		
55				MODE (Main): 4	10.05kHz	10.15kHz
56				MODE (Main): 5	100.5kHz	101.5kHz
57				MODE (Main): 6	70.35kHz	71.05kHz
				BURST Count: 7		
58	AM Input	Multimeter		MODE: 0	Record	
		(Vrms)		FUNC: 5	(Should be approx	timately 5Vp-p)
				(Connect 0Vdc to		Ī
				AM IN connector)		
59				Step AM IN from	Record AM IN dc	
				-3.5Vdc to -2Vdc	sponding to an out	put voltage of
				in 0.1Vdc steps	-0.1 to +0.1V	
60				Step AM IN from	Record AM IN dc	_
				2Vdc to 3.5Vdc	sponding to an out	
				in 0.1Vdc steps	>2X Step 89 Resu	
61		Calculation		Step 91 Results-	4.752V	6.048V
				Step 90 Results		
62	Reference Input/	Counter	REFOUT	Reset	999.993 kHz	(No deviation)
	Output	Signal Source	1			
		Func; Square	1 -			
		Ampl; 2.5V	Source			
		Freq;	"Function			
		999.993 kHz	1			(1) (1) (1)
63		Signal Source			10.00007 MHz	(No deviation)
		Freq change	test "REF			
	4	1.000007MHz	7		0.00000 1411-	(No deviation)
64		Signal Source			9.99993 MHz	(No deviation)
		Freq change				
	_	9.99993 MHz	7		40.000071411	(No deviation)
65		Signal Source	1		10.00007MHz	(No deviation)
		Freq change				
		10.00007MHz	4			

Table 5-2. Performance Verification (Continued)

Step	Check	Tester	Test Point	Program	Minimum Spec	Maximum Spec
66	Linear Sweep	Connect;	See	SWEEP MODE: 3	-100 mVdc	+100 mVdc
	Start Voltage/Freq.	SWEEP OUT	"Tester"	Trig. Linear Ramp	9.999 kHz	10.001 kHz
67	Linear Sweep	to DMM	column	START FREQ:	4.5 Vdc	5.5 Vdc
	Stop Voltage/Freq.			10 kHz	19.999 kHz	10.001 kHz
68	Log Sweep	SYNC OUT		STOP FREQ:	9.999 kHz	10.001 kHz
	Start Frequency	to Counter		20 kHz		
69	Log Sweep			SWEEP TIME:	19.999 kHz	20.001 kHz
	Stop Frequency			0.01		
				Use "MAN TRIG"		
				to initiate sweep		
70	Sweep Time	Counter	FUNC OUT	Reset	1233.9 ms	1234.1 ms
			(Use 50Ω	FREQ: 200 kHz		
			Termina-	AMPL: 2.5		
			tion)	FUNC: Square		
				MODE: Trig		
				TRIG Mode: INT		
				SWEEP TIME:		
				1234 ms		
71				Sweep Time;	43.205 ms	43.215 ms
				43.21 ms		
72	Marker/Output	Multimeter	MARKER	Reset		
	Status	(Vdc)	OUT (TTL)	FREQ: 999.99 Hz	0 V	0.5 Vdc
73		:		FREQ: 5000.01 Hz	2.5V	5.0V
74				MARKER #: 10	0 V	0.5 Vdc
				MARKER FREQ:		
				5 kHz		
				MAIN FREQ:		
				4.99999 kHz		
75			1	MAIN FREQ:	2.4 Vdc	2.5 Vdc
				5.00001 kHz		

5.3 CALIBRATION

Table 5-3 lists the equipment required to perform the calibration procedures given in table 5-4. Out-of-spec operation, replacement or repair of the Frequency or Output/Power Supply board will require complete recalibration of the instrument. If the reference board is repaired or replaced, it may be calibrated by using steps 6, 7, 8 and 13 without adjustment to the other boards.

NOTE

The completion of the calibration procedure returns the instrument to correct alignment. **CALIBRATION LIMITS AND TOLERANCES ARE NOT INSTRUMENT SPECIFICATIONS** Instrument specifications are given in section 1 of the standard Model 178 instruction manual.

Periodic calibration of all boards is needed because of component aging, which depends on instrument on-time and environment. Use six months as an initial calibration period. If possible, keep records of the parameter values, and modify the time between calibrations if the records indicate.

For access to the board assemblies, remove the six screws securing the top cover and six screws securing the bottom cover, then remove the covers. For access to the shielded portion of the Reference Board, remove the four screws securing the module cover and lift the cover off the module. (Ref: chassis drawing sheet 2.)

The VCO, Display Logic, Rear Panel, Stored Setting boards do not require calibration.

NOTE

- 1. EXEC (Execute), required to implement parameter value change, has been omitted from the calibration procedures. If there is any question about 178 operation, refer to section 3.
- 2. When using the Function Out BNC, it must be terminated with a 50Ω load.

5.4 FAN FILTER

The air inlet for the instrument cooling fan contains a filtering screen that must be cleaned periodically. To clean, remove the screen retainer and screen (at the rear of the instrument). Vacuum or wash and dry the screen as necessary (at least yearly).

Table 5-3. Calibration Test Equipment

Instrument	Suggested Model	Comments
Digital Voltmeter	Fluke 8520A	True rms ac option.
Peak Detector	Tektronix 067-0625-00	
Frequency Counter	Hewlett-Packard 5370A	>50 MHz 0.00005% accuracy.
Oscilloscope		
Main Frame	Tektronix 7904	Bandwidth ≥250 MHz.
Plug-Ins		
Dual Trace Amplifier	Tektronix 7A26	
Dual Time Base	Tektronix 7B92	
Differential Comparator	Tektronix 7A13	
Sampler	Tektronix 7S14	
Probe	Tektronix P6106	× 10

Table 5-3. Calibration Test Equipment (Continued)

Instrument	Suggested Model	Comments
Spectrum Analyzer	Hewlett-Packard 8568A	
Coax-to-BNC Adapter		Female BNC, 6-inch, 50Ω coax cable and male portion of vertical coax connector for circuit boards.
Load		$50\Omega \pm 0.1\% 15W$
Attenuator		$50\Omega \times 5$, 2W
Reference Frequency Generator	Wavetek 178	1, 2, 3, 9 or 10 MHz, <5 ppm
Function Generator	Wavetek 182A	1 kHz, 5 Vp-p Triangle

Table 5-4. Calibration Procedure

NOTE: Open column indicates previous entry remains applicable.

Step	Check	Tester	Cal Point	Program	Adjust	Desired Results	Remarks
1	+ 15V Supply Voltage	DVM (dc mode)	FB2, TP6 (Gnd) (Output/Power Supply)	RESET	R307 (Output/ Power Supply)	+ 15 ± .01V	Use TP6 for ground.
2	- 15V Supply Voltage		FB3, TP2 (Gnd) (Output/Power Supply)		None	-15 ± .05V	Verify
3	+ 5V Supply Voltage		FB1, TP6 (Gnd) (Output/Power Supply)			+5.19 ± .02V	Verify
4	+ 5V ISO Supply Voltage Ground Reference		J8-3 (+5 ISO) J8-2 (Gnd) (Output/Power Supply)			+5 ± 0.2V	Verify Use J8-2 for ground.
5	+ 44V ISO Supply Voltage		J8-1 (+ 44V ISO), J8-2 (Gnd) (Output/Power Supply)			+ 44 ± 2V	
6	100 MHz Reference Spurious	Spectrum Analyzer Center Freq: 100 MHz Freq Span: 50 MHz	J3 (Reference Board). Con- nected with coax-to-BNC adapter.	After test con- nection is made POWER: ON	C41 and C45 (Reference Board)	.7Vp-p, spurious >65 dBc	Remove cable from J3 (Reference Bd) and with coaxto-BNC adapter, connect analyzer to J3. Display will be blank.
7	100 MHz Reference Level				C53 (Reference Board)	Level ≥ + 2dBm	After adjust- ment, recon- nect cable to J3.

Table 5-4. Calibration Procedure (Continued)

Step	Check	Tester	Cal Point	Program	Adjust	Desired Results	Remarks
8	Mixer Spurious	Spectrum Analyzer Center Freq: 50 MHz Freq Span: 5 MHz Res BW: 30 kHz Sweep Time: 20ms Attn: 20 dB Video BW: 30 kHz	FUNC OUT (Front Panel BNC)	FREQ: 49E6	R282 (Frequency Board)	51 MHz spurious to minimum value. (Typically >65 dBc).	49 MHz, 1Vpp sine wave at FUNC OUT.
9	Fractional Frequency Spurious	Spectrum Analyzer Center Freq: 1.005 MHz Freq Span: 20 kHz Res BW: 300 Hz Sweep Time: 1 sec Attn: 20 dB		FREQ: 1.005E6	R134: Coarse adjust. R139: Fine adjust. (Fre- quency Board)	Adjust spurious to >50 dBc	
10	24M Spurious	Spectrum Analyzer Center Freq: 24.005 MHz		FREQ: 24.005E6	R144 (Frequency Board)		
11	48M Spurious	Spectrum Analyzer CENTER FREQ: 48.005 MHz		FREQ: 48.005E6	R151 (Frequency Board)		
12	Pulse Width Adjustment in Reference Input Circuit	Oscilloscope with × 10 Probe WWV Broadcast 1 MHz Freq Standard. Amplitude: 1 Vp-p Connect ref signal to EXT REF IN	U1-4 (Reference Board)	FREQ: 1E6	R25 (Reference Board)	Display will read "REF LOCKED". Pulse width 70 ± 10ns (See figure 5-1).	If in sync, "REFERENCE LOCKED; will display. If not, "REFERENCE NOT LOCKED" will display.
13	Low Frequency Mixer Zero	Disconnect WWV Freq Standard. DVM (dc mode)	TP1 and TP7 (Gnd). (Output Power Supply Board)	RESET	R41 (Output/ Power Supply Board)	0 ±.002V	
		NO	OTE: Center R279 b	pefore performing ne	xt step.		
14	DC Offset DAC Zero	DVM (dc mode)	TP4 and TP8 (Gnd) (Output/Power Supply/Board)	RESET	R271 (Output/ Power Supply Board)	0 ±.002V	
15	Power Amplifier Zero		FUNC OUT Front Panel, into 50Q Load	FUNC:4 AMPL: 0	R174 (Output/ Power Supply Board)		
16	Pre-amplifier Zero			AMPL: 10	R143 (Output/ Power Supply Board)		Repeat steps 15 and 16 once.

Table 5-4. Calibration Procedure (Continued)


Step	Check	Tester	Cal Point	Program	Adjust	Desired Results	Remarks	
17	Trigger Baseline Zero	DVM (dc mode)	FUNC OUT Front Panel, into 50Ω Load	RESET MODE (Main): 1	R17 (Frequency Board)	0 ±0.005V		
18	DC Voltage level			RESET OFFSET: 4 AMPL: 0 FUNC:4	R273 (Output/ Power Supply Board)	+4 ±0.004V	50Q Load required	
19	Voltage Level Balance			OFFSET: -4	R279	Split Error between positive and negative offset.	After completion of this step, repeat step 18 once.	
20	Verify Nega- tive DC Volt- age Level				No Adjustments	- 4V ± .004Vdc	If desired results are not achieved, repeat steps 18, 19 and 20.	
21	Sine Wave Amplitude	DVM (ac mode, true rms)	FUNC OUT Terminate into 50Ω load.	RESET FREQ: 5E3 AMPL: 10	R4 (Output/ Power Supply Board)	3.535 Vrms ± 0.01 Vrms	10Vp-p Sine Wave	
22	Triangle Balance	DVM (dc mode)		FUNC: 1 FREQ: 1E3	R86 (Output/ Power Supply Board)	0V ± 10 mV	R86 adjusts offset.	
23	Triangle Peaks	Oscilloscope			R87 (Output/ Power Supply Board)	Adjust for sharp peaks.		
24	Triangle Amplitude	Oscilloscope with 7A13 Plug-in				R91 (Output/ Power Supply Board)	Triangle 10 Vp-p ± 20 mV	Triangle is 10 Vp-p
25	Triangle Offset	DVM (dc mode)			Verify, Adjust R86 if not correct	0V ± 110 mV	If R86 is adjusted repeat steps 22 through 24.	
26	Ramp Amplitude	DVM (ac mode)		FUNC: 3	Verify	2.94 Vrms ± 40 mV	If condition cannot be met, repeat steps 22 through 25.	
27	Ramp Offset	DVM (dc mode)	1		Verify	0 ± 0.2V		

Table 5-4. Calibration Procedure (Continued)

Step	Check	Tester	Cal Point	Program	Adjust	Desired Results	Remarks
28	Square Wave Negative Peak	DVM (dc mode)	FUNC OUT Terminate into 50Ω load.	FUNC: 2 FREQ: .05	R115 (Output/ Power Supply Board)	-5 ±0.01V	50 mHz, 10 Vp-p square wave.
29	Square Wave Positive Peak				R121 (Output/ Power Supply Board)	+5 ±0.01V	
30	AM Offset (Modulated)	DVM (dc mode) and function generator. Function generator output 1 kHz approx. 5 Vp-p (offset <±5 mV), con- nected to AM IN BNC.		RESET. FUNC: 5 AMPL: 10 Vp-p FREQ: 1E5	R68 Amplitude (Output/ Power Supply Board)	0V ±50 mV	
31	AM Balance	Oscilloscope			R61 (Output/ Power Supply Board)	Symmetrical Modulation Envelope. See figure 5-2.	
32	AM Amplitude	DVM (ac mode). Remove 1kHz sine from AM IN.		FREQ: 5E3	R55	1.768 Vrms ± 10 mV	
33	AM Offset (Unmodulated)	DVM (dc mode)			None	0V ± 110 mV	If condition cannot be met, repeat steps 30 through 32.
34	Wave Symmetry	Sampling Scope	FUNC OUT Terminate with X5, 50Q Attenuator.	RESET. MODE (Sweep): 3 START FREQ: 1E6 STOP FREQ: 50E6 TIME: 20 FUNC: 2 AMPL: 8Vpp	R292 (Frequency Board)	50 ± 1% duty cycle	Adjust R292 for 50% sym. at 1 MHz prior to pressing MAN TRIG in step 35.
35				MAN TRIG	No adjust- ment	50 ± 10% duty cycle	Generator is sweeping 1 to 50 MHz.

Table 5-4. Calibration Procedure (Continued)

Step	Check	Tester	Cal Point	Program	Adjust	Desired Results	Remarks
36	Wave Symmetry	Sampling Scope	FUNC OUT Terminate with X5, 50Ω Attenuator.	MAN TRIG	R301	50% ± 5% duty cycle	Generator frequency is at 50 MHz. After completing this step, repeat steps 32 through 34 once.
37	Square Wave Rise/Fall Time and Aberra- tions			RESET. FREQ: 6E6 FUNC: 2 AMPLITUDE: 8 Vp-p	C98, R198 (Output/ Power Supply Supply Board)	Rise/Fall time ≤10 ns. Aberrations ≤5% of peak to peak volt- age. See figure 5-3.	
38	Sine Amplitude Temperature Compensation	DVM (dc mode)	TP6 and TP2 (Gnd) (Frequency Board)	RESET.	R224 (Frequency Board)	+ 11V ± 1.5 Vdc	
39	Frequency Response	DVM (dc mode, 200 mV full scale range) with Peak Detector. Set up as shown in figure 5-4.	FUNC OUT Terminate with a X5, 50Ω Attenuator connector to Peak Detector.	FREQ: 5E3 AMPL: 6Vp-p	Use ↑ or ↓ key to adjust LSB of amplitude.	0V ±2 mV	Note Reference Level
40				FREQ: 501E3	R229 (Frequency Board)	Reading in step 40 ± 2mV	
41				FREQ: 42. 5E6	C49 (Output/ Power Supply Board)	Reading in step 40 ± 10 mV	
42				FREQ: 500 E3	None	Reading in step 40 ± 30 mV	If bad, refer to table 6-5.







Figure 5-1. Width

Figure 5-2. Symmetrical Modulation Envelope



NOTE: THIS EXAMPLE IS EXAGGERATED FOR ILLUSTRATION PURPOSES.

Figure 5-3. Aberrations




Figure 5-4. Frequency Response Test Setup

6.1 FACTORY REPAIR

Wavetek maintains a factory repair department for those customers not possessing the necessary personnel or test equipment to maintain the instrument. If an instrument is returned to the factory for alignment or repair, a detailed description of the specific problem should be attached to minimize turnaround time.

6.2 BEFORE YOU SHART

CAUTION

To prevent damage to components, turn unit off while removing or replacing components, connectors or PC boards.

Since no troubleshooting guide can possibly cover all the potential problems, the aim of this section is to give guidance for the most likely problems the user may encounter.

Table 6-1 lists the symptom recognition tables. These tables direct the user to the functional area of the instrument for general output problems. Table 6-2 lists tables that supply voltages, state conditions, and waveforms for troubleshooting functional parts, and timing diagrams for several key digital sections.

If you suspect microprocessor or programming problems internal to the 178, we recommend the instrument be returned to the factory, since software and certain digital information are not included in this guide.

Table 6-1. General Output Problems

Table	Title	
6-3	Waveform Problems	
6-4	Amplitude Problems	
6-5	5 Amplitude Response Problems	
6-6 DC Offset Problems		
6-7	Frequency Problems	

Table 6-2. Voltage and Waveform Tables

Table	Title	
6-8	+ 15V Regulator	
6-9	– 15V Regulator	
6-10	+ 5V Regulator	
6-11	+ 5V Isolated Regulator	
6-12	+ 44V Isolated regulator	
6-13	Triangle Converter	
6-14	AM Circuit	
6-15	Sync and Square Wave Shaper	
6-16	Preamplifier	
6-17	Binary Attenuator	
6-18	Power Amplifier	
6-19	Output Attenuator	
6-20	DC Offset	
6-21	Function Control Logic	
6-22	Low Frequency Mixer	
6-23	Frequency Reference	
6-24	Synthesizer Phase Lock Loop	
6-25	Delay Generator	
6-26	High Frequency Spurious	
	Compensation	
6-27	Mixer and Buffer Amplifier	
6-28	Divide By 100 Counters	
6-29	Trigger Slope and Source Control	
C 00	Logic	
6-30	VCO	
	1	

6.3 STARTING

When confronted with a problem, initially check the power supplies (table 6-8 through 6-12). Once the power supplies are determined to be good, use the appropriate tables for isolation. This information in conjunction with circuit descriptions (section 4), schematics (section 7), and figure 4-1 should be useful in determining most field problems.

6.4 TROUBLESHOOTING INDIVIDUAL COMPONENTS

6.4.1 Transistor

- A transistor is defective if more than one volt is measured across its base-emitter junction in the forward direction.
- A transistor when used as a switch may have a few volts reverse bias voltage across base emitter junction.
- If the collector and emitter voltages are the same, but the base emitter voltage is less than 500mV forward voltage (or reversed bias), the transitor is defective.
- A transistor is defective if its base current is larger than 10% of its emitter current (calculate currents from voltage across the base and emitter series resistors).
- 5. In a transistor differential pair (common emitter stages), either their base voltages are the same in normal operating condition, or the one with less forward voltage across its base emitter junction should be off (no collector current); otherwise, one of the transistors is defective.

6.4.2 **Diode**

A diode (except a zener) is defective if there is greater than one volt (typically 0.7 volt) forward voltage across it.

6.4.3 Operational Amplifier

- The "+" and "-" inputs of an operational amplifier will have less than 15 mV voltage difference when operating under normal conditions.
- 2. When the output of the amplifier is connected to the "-" input (voltage follower connection), the

- output should be the same voltage as the "+" input voltage; otherwise, the operational amplifier is defective.
- 3. If the output voltage stays at maximum positive, the "+" input voltage should be more positive than "-" input voltage, or vice versa; otherwise, the operational amplifier is defective.

6.4.4 FET Transistor

- No gate current should be drawn by the gate of an FET transistor. If so, the transistor is defective.
- The gate-to-source voltage is always reverse biased under a normal operating condition; e.g., the source voltage is more positive than the gate voltage for 2N5485, and the source voltage is more negative than gate voltage for a 2N5462. Otherwise, the FET is defective.
- 3. If the device supplying gate voltage to an FET saturates, the FET has too large a Vgs (pinch off) for the circuit and should be replaced.

6.4.5 Capacitor

- Shorted capacitors have zero volts across their terminals.
- Opened capacitor can be located (but not always) by using a good capacitor connected in parallel with the capacitor under test and observing the resulting effect.

6.4.6 Digital TTL IC's (e.g. 7400 Series)

- 1. The device is operating correctly if the output high state is > +2.4V and low state is < +0.5V.
- 2. The input must show the same two levels as in step 1. If the levels are between +0.8V and +2.0V, the connection to the driving circuit output is open.

Table 6-3. Waveform Problems

Problem	Probable Cause	Solution
1. No waveform output, distored waveforms. SYNC OUT is normal.	Problem is in the preamp, binary attenuator, power amplifier or output attenuator.	Reset the generator. Check for 1 kHz sine output at output of preamp and power amplifier. Check for proper switching logic in the binary and output attenuators. See tables 6-17, 18 and 19.
2. Square waveform problem only. SYNC OUT is normal.	Problem is in square wave shaper circuit.	Check sync and square wave shaper U7, Q17, CR15, CR16, U21 and associated circuitry (0103-00-0752 sheet 2). See table 6-15.
3. No square waveform and SYNC OUT at all frequencies.	Square wave cable is not properly connected or square wave amplifier U36 problem (see problem 9).	1. Check connector J10 on frequency board (0103-00-0949 sheet 2).
	2. Square wave level detector is mal- functioning.	2. Check level shifting circuitry U117, Q37, U38, U37, and associated circuitry (0103-00-0949 sheet 7). See table 6-27.
4. No square waveform for frequency <500 kHz.	Square divide-by-100 counter problem.	Check U27, U21, U20, U23, U11, U19, U6 (0103-00-0949 sheet 1). See table 6-28.
5. No sine wave for frequency >500 kHz.	High frequency sine wave cable is not properly connected.	1. Check connector and cable at J9, near mixer buffer amplifier (0103-00-0949 sheet 7).
	2. Sine wave filter and switch problem.	2. Check L7-L9, C45-C48, (0103-00-0752 sheet 2) and K1 (0103-00-0949 sheet 7).
6. No sine wave for frequency <500 kHz. Also no triangle wave.	Program frequency to 100 kHz. Check for 1 MHz signal at E6 and 1.1 MHz at E8 (0103-00-0752 sheet 1). E8 originates at J12 from U4 (0103-00-0949 sheet 1).	
	1. If no 1 MHz, 100 MHz ÷ 100 counter problem.	1. Check 1 MHz delay circuit (0103-00-0949 sheet 1). If no output, check the 100 MHz ÷ 100 counter (0103-00-0949 sheet 2). See table 6-28.
	2. If 1.1 MHz, variable frequency ÷ 100 counter problem.	2. Check 1.1 MHz output from U3 and U4 (0103-00-0949 sheet 1). If no output check the variable frequency - 25 counter. See table 6-28.
	3. If otherwise, low frequency (LF) mixer problem.	3. Check the LF mixer circuit (0103-00-0752 sheet 1). See table 6-27.
7. Triangle wave problem.	Triangle converter circuit.	Check triangle converter U8, U9 (0103-00-0752 sheet 2). See table 6-13.

Table 6-3. Waveform Problems (Continued)

Problem	Probable Cause	Solution
8. AM signal problem.	AM circuit.	Check AM circuit Q9-Q12, U6 (0103-00-0752 sheet 2). See table 6-14.
9. Waveform output does not agree with display.	Waveform selection logic and switch problem.	Check function control logic and switches (0103-00-0752 sheet 2) according to table 6-21.
10. Ramp waveform excessive overshoot or retrace.	Q7 or U26 is defective.	Q7 should be on when ramp is selected, off for other waveforms (0103-00-0752 sheets 1 and 3).
11. Ramp waveform retrace does not coincide with peak voltage.	Square wave synchronization logic malfunction.	Check U10-U13, U18, U20, U22 (0103-00-0949 sheet 1).

Figure 6-4. Amplitude Problems

Problem	Probable Cause	Solution
Amplitude range not accurate.	Resistor network in output attenuator is defective.	Check for defect, short circuit or wrong value components R243-R268 (0103-00-0752 sheet 3).
2. Amplitude ranging is not correct.	Relay or control logic in output attenuator is malfunctioning.	Check K4-K10 and the control logic (table 6-19). Check if C110 is shorted.
3. Amplitude accuracy and resolution problem.	Binary attenuator problem.	1. Check switch logic (table 6-17). Program amplitude to 0.00V and check R152-R157, R159, R160, R162, R163, R165, R167, R168, R170, R352-R356 with ohm meter.
	2. Shorted capacitor.	2. Check C77, C241 and C242 for short.
4. Sine amplitude at <khz low.<="" td="" too=""><td>Half of the low frequency mixer is not functioning.</td><td>Check for defective U2, U3, Q5 or Q6 (0103-00-0752 sheet 1). See table 6-22.</td></khz>	Half of the low frequency mixer is not functioning.	Check for defective U2, U3, Q5 or Q6 (0103-00-0752 sheet 1). See table 6-22.

Table 6-5. Amplitude Response Problems

Problem	Probable Cause	Solution
Excess rolloff at MHz, both sine and square waves. (continued on next page)	Output amplifier problem.	Check for open capacitor in the power amplifier (0103-00-0752 sheet 3), especially C85-C90. Check for defective C110, C97, C98, R241. See table 6-18.

Table 6-5. Amplitude Respnse Problems (Continued)

Problem	Probable Cause	Solution
1. Excess rolloff at 50 MHz, both sine	2. Preamplifier problem.	Check for defective capacitors in preamp, R133 and R137. See table 6-16.
square waves. (continued)	3. Defective filter components.	L7-L9, C45-C48 (0103-00-0752 sheet 3). Also L4-L6, C135-C138 (0103-00-0949 sheet 7).
	4. Defective mixer buffer amplifier.	Check for defective capacitors in the buffer amplifier (0103-00-0949 sheet 7). See table 6-27.
2. Excess rolloff at 500 kHz sine wave.	Defective filter.	Check for defective components, L4-L6, C22-C25 (0103-00-0752 sheet 1). Notch filter Q7 (0103-00-0752 sheet 1) should not be on except when ramp waveform is selected.

Figure 6-6. DC Offset Problems

Problem	Probable Cause	Solution
Output offset is not zero when program offset to zero.	Preamp problem if its output is not zero.	1. Check for defective U10, R143 and the associated circuit (0103-00-0752 sheet 2). See table 6-16.
	2. DC offset circuit is malfunctioning if U29-6 is not zero.	2. Check for defective U27, U28, U29 and U30 (0103-00-0752 sheet 3). Check also the control logic U25, U26 and U27. See table 6-20.
	3. Power amplifier problem.	3. Check for correct dc bias voltage (table 6-18 and 0103-00-0752 sheet 3).
2. Output offset for frequency >500 kHz.	C141 is defective.	Replace C141 (0103-00-0949 sheet 7).
3. Offset gain and resolution problem.	DC offset circuit is malfunctioning.	Check for defective U27, U28, U29 and control logic (0103-00-0752 sheet 3). See table 6-20.

Table 6-7. Frequency Problems

Problem	Probable Cause	Solution
Output frequency locks up.	1. Frequency reference generator problem if 500 kHz signal is not sent to U110-13.	1. See table 6-23 and 0103-00-3021 (J2).
	2. Synthesizer phase lock loop is malfunctioning.	2. See table 6-24 and 0103-00-0949 sheet 5.

Table 6-7. Frequency Problems (Continued)

Problem	Probable Cause	Solution
2. Output frequency locks up to >50 MHz if >500 kHz is	1. Frequency at U109 <500 kHz.	Check for defective programmable N counter and control logic.
programmed.	2. U109-12 <+3.9V. U109-4 does not pulse.	2. Check for defective U109.
	3. U111-3 is not +3.9V. U111-6 >0V.	Check for defective U111 and associated circuit.
	4. U114-6 voltage is different than U114-3.	Check for defective U114 and associated circuit.
3. No signal at FUNC OUT and SYNC OUT at all frequencies.	Power supply is malfunctioning.	1. Check ±15V and +5V supplies for correct voltage (Output/Power Supply schematic sheet 4). See tables 6-8, 6-9 and 6-10.
	Frequency reference circuit is malfunctioning if display is also not lit up.	Check frequency reference circuit (Output/Power Supply schematic). See table 6-23.
	3. VCO is not running if signal is not seen at U93-4 and U93-5 (Frequency Board schematic sheet 5).	3. Open the VCO shield cover and troubleshoot the VCO (see VCO schematic and table 6-30).
	4. No 100 MHz signal is seen at pin 1 of mixer Z1.	4. Check reference buffer amplifier or 100 MHz filter (table 6-27 and Frequency Board schematic sheet 7).
	5. No 100 MHz signal at pin 8 of Z1 is seen.	5. Check VCO and T1 (Frequency Board schematic sheet 7).
	Mixer/buffer amplifier is malfunctioning.	6. See table 6-27 and Frequency Board schematic sheet 7.

Table 6-8. +15V Regulator Troubleshooting Information (Ref: Output/Power Supply Schematic Sheet 4)

Test Point	Observation
Q36-C	+ 18 to + 23 Vdc, with 1 Vp-p signal.
Voltage across R295	+ 0.6 V.
CR39, zener voltage	$6.2V \pm 5\%$.
U33-6	+ 3.6V.
Q38-C	+ 17V.
Q39-B	+ 15.4V.
Q39	Normally off, on if + 15V supply is overloaded.
R307	+ 15V supply calibration.

Table 6-9. -15V Regulator Troubleshooting Information (Ref: Output/Power Supply Schematic Sheet 4)

Test Point	Observation
Q43-C	- 18 to - 23 Vdc, with 100 mVp-p signal.
Voltage across R302	- 0.6V.
U34-3	0 Vdc.
U34-4	$-15V \pm 20$ mV normally referenced to and tracks with $+15V$ supply.
U34-6	- 3.6V.
Q41-C	– 17V.
Q44-B	– 15.5V.
Q39	Normally off, on if $-15V$ is overloaded.

Table 6-10. +5V Regulator Troubleshooting Information (Ref: Output/Power Supply Schematic Sheet 4)

Test Point	Observation	
Q45-E	+ 7 to + 11 Vdc with 1 Vp-p signal.	
U35-6, Q46-B	+ 0.6 Vdc.	
U35-3, 2	+ 5.2 Vdc.	
Voltage across R313, R314	+ 0.2 Vdc.	
Q51, U36	+ 5V overvoltage protection.	

Table 6-11. +5V Isolated Regulator Troubleshooting Information (Ref: Output/Power Supply Schematic Sheet 4)

Test Point	Observation
VR1-1	+ 7 to + 11 Vdc with 800 mVac relative to programming ground
VR1-3	$+$ 4.75 to $+$ 5.25 Vdc from programming ground $\stackrel{1}{\nabla}$.

Table 6-12. +44V Isolated Regulator Troubleshooting Information (Ref: Output/Power Supply Schematic Sheet 4)

Test Point	Observation	
Q49-C	+ 50.5 to + 51 Vdc.	
Q50-C	+ 47 Vdc.	
Q50-E	+ 11 Vdc.	
CR48-C	+ 46 Vdc.	

Table 6-13. Triangle Converter Troubleshooting Information (Ref: Output/Power Supply Schematic Sheet 2)

Test Condition: Set generator output to 1 kHz triangle waveform.

Test Point	Observation
Junction R84 and R85	1 kHz sine, 1.2 Vp-p.
U8-6	1 kHz triangle, 2.5 Vp-p.
U8-2, 3	$0V \pm 40 \text{ mV}.$
U9-4	500 mVp-p, distorted sine.
U13-8	<0.8V (K3 on).
U13-6	+ 5V (K2 off).

Table 6-14. AM Circuit Troubleshooting Information (Ref: Output/Power Supply Schematic Sheet 2)

Test Condition: Set generator output to 1 kHz, AM sine.

Test Point	Observation
R53, Q9-B	1 kHz sine, 1.2 Vp-p.
U21-6, 3	+ 15V, FET switches on.
U21-11	5V, FET switches off (+15V, FET switches on if frequency >500 kHz).
U17-12	- 5V, negative supply from CR23 (A3).
U6-10	- 0.7V.
U6-8	- 0.7V.
U6-2, 3	- 5 Vdc.
U6-5	- 9.8 Vdc.
U6-1, 4	- 4.3 Vdc.
U6-6	+ 5.2 Vdc swith 600 mVp-p sine.
U6-12	0 Vdc, into preamp summing junction.
Q11-E, Q12-E	6.7 Vdc with 600 mVp-p sine.
Q10-E	+ 0.7 Vdc.
Q9-E	+ 0.7 Vdc with 1.2 Vp-p sine.
Junction CR10 and R68	+ 8.8 Vdc.

Table 6-15. Sync and Square Wave Shaper Troubleshooting Information (Ref: Output/Power Supply Schematic Sheet 2)

Test Condition: Set generator output to 1 kHz triangle waveform.

Test Point	Observation
U7-7, 11, 2, 3	1 kHz square, ECL level. (ECL Level: High = 4.2V, Low = 3.5V.)
U21-14	+ 15V, FET switch on 5V if square not selected.
Q14-C, Q15-C	0 to +4V square (no external load).
U7-12, 13	1 kHz square ECL, DC if square not selected.
Q16-C	2 Vp-p, 1 kHz square.
U21-13	110 mVp-p square.
Sync φ (near U7)	- 5V if + 1 Vp-p is selected. + 4.5 V if − 1 Vp-p is selected.

Table 6-16. Preamp Troubleshooting Information (Ref: Output/Power Supply Schematic Sheet 2)

Test Condition: Set generator output to 1 kHz sine waveform.

Test Point	Observation					
Junction of R140 and R141	3.5 Vp-p sine, 0V offset (preamp output).					
Junction of C59 and C62	0V, (amplifier summing junction).					
U18-6	+ 15V, otherwise U18 defective.					
U18-8	3.5 Vp-p sine, 0V offset.					
U10-2	+ 1.2V.					
Q18-B	+ 6.5V.					
Q19-B	- 6.5V.					
R134	3.6 Vp-p sine, 0V offset for dc biasing.					
U10, R143	For dc biasing.					
C59, C62, C65, C66	Excess rolloff at high frequency if open.					
C63, C64	Square wave peaking if open.					

Table 6-17. Binary Attenuator Troubleshooting Information (Ref: Output/Power Supply Schematic Sheet 2)

Test	Condition:	Set	outout	amplitude	tο	5 12 Vn	-n
1001	Condition.	Jei	output	anibillude	w	3.12 VD	-D.

Test Point	Observation	
U15-1	+ 15V.	
U15-2, 14	– 5V.	
U16-2, 13, 1, 14	– 5V.	
U17-2, 13, 1, 14	- 5V.	
U18-1	3.5 Vp-p sine.	
U18-16, 9	OV.	
U19-8, 16, 1	OV.	
U20-16, 1, 9, 8	OV.	

NOTE

By using a similar procedure, set output amplitude to 2.56 Vp-p or 1.28 Vp-p. In this condition, only U18-16 or U18-9 will show a sine waveform. To check the lower order bits, set output amplitude to 1.27 Vp-p and check for a sine output from U19-8 to U20-8. The gate voltage at each transistor (SD5000) should be either -5V or +15V. If the voltages are not present, generally it indicates that the gate of the transistor is damaged and the transistor should be replaced. The SD5000 transistor is susceptible to static damage.

Table 6-18. Power Amplifier Troubleshooting Information (Ref: Output/Power Supply Schematic Sheet 3)

Test Condition: Set generator output to 5 Vp-p, 1 kHz sine, 0V offset into 50Ω load.

Test Point	Observation
FUNC OUT and R241	5 Vp-p sine and 0V offset.
Junction C85 and C88	0V, summing junction.
U29-6	0V, because offset is set to 0V.
Q22-B	+ 6 Vdc.
Q23-B	- 6 Vdc.
Q25-B, Q28-E	1.7 Vp-p with + 1.5 Vdc.
Q26-B, Q29-E	1.7 Vp-p with - 1.5 Vdc.
Q24-B	+ 11 Vdc.
Q27-B	- 11 Vdc.
Q30-E, Q32-E	+ 12.4 Vdc.
Q31-E, Q33-E	- 12.4 Vdc.
U22-2	1.6 Vdc.
U22-3	+ 6 Vdc.
U22-10, 13	+ 8 Vdc.
C91 thru C94, C99, and R212	Amplitude flatness problem if defective.
C203, C204, C110, C97	Amplifier unstable if defective.
Most other capacitors	Slow rise/fall time if defective.

Table 6-19. Output Attenuator Troubleshooting Information (Ref: Output/Power Supply Schematic Sheet 3)

			Relays (Relays (1 = On, 0 = Off)					
			K10	K4	K5	K6	K7	K8	K9
A P1	Pin No. of U31 (1 = High, 0 = Low)								740
Amplitude Range	Output	Int Load	16	2	12	15	5	6	9
1.00 to 10.00 mV			Х	0	0	1	0	0	1
10.1 to 100.0 mV		:	×	0	0	1	0	1	0
100.1 to 1000 mV	ON	IN	×	0	1	0 -	0	1	0
1.01 to 10.00 V	ON		×	1	0	0	1	0	1
10.02 to 20.00 V		OUT	×	1	0	0	1	0	0
50Ω to Gnd	٥٥٦	IN	×	0	0	1	1	0	0
Open Circuit	OFF	OUT	×	0	0	1	0	0	0
	Front C	Dutput	0	X	X	X	X	X	Х
· .	Rear C	utput	1	X	X	Χ	Х	Х	X

Table 6-20. DC Offset Troubleshooting Information (Ref: Output/Power Supply Schematic Sheet 3)

Test Condition: Set output amplitude to 1.01 Vp-p.

Programmed DC Offset	U27 Pin At High State	 U28-6 Voltage	U29-6 Voltage
+ 2.56V	13	+3.8	+ 3.8
+ 1.28V	12	+2	+2
+ 0.64V	11	+1	+1
+ 0.48V	10, 9	+ 0.7	+0.7
+ 0.155V	8, 7, 6, 5, 4	+ 0.2	+0.2
0 V	None	0	0
- 2.56V	12, 13	+ 3.8	- 3.8

Table 6-21. Function Control Logic Troubleshooting Information

		Out				upp She		oard	l	Freque	ency Board Schematic Sheet 2			•	
		12				f U				No. of J5					
		11	Pir 6	1 No		f Uź	21	3	9	2	I		o. of l s: Hig	•	
Waveform	Frequency	R	elay	/ (1		n 0 K2		ff)		K1	5	L(2	ow = 3	•	9
Sine	>500 kHz ≤500 kHz	0	0	0	0	0	1	0	0	1	1 0	0	DC T	DC	
Triangle	≤500 kHz	0	0	0	0	1	0	0	0	0	0	1	T.	DC	T.
Square	>500 kHz ≤500 kHz	0	0	1	0	0	0	0	0	1	1 0	0 1	DC L		
Ramp	≤20 kHz	0	0	0	0	1	0	0	1	0	0	1	Ţ	DC	<u></u>
DC		0	0	0	0	0	0	0	0	0	0	1	J	0	<u> </u>
AM (∼)	>500 kHz ≤500 kHz	1 0	0 1	0 0	0 0	0 0	0 0	1	0	1 0	1 0	0 1	DC	□ DC	

Table 6-22. Low Frequency Mixer Troubleshooting Information (Ref: Output/Power Supply Schematic Sheet 1)

Test Condition: Program the instrument to reset condition. Observation **Test Point** 1 MHz TTL. E6 at R1 1 MHz, 2 Vp-p. / Q2-E 1 MHz sine, 1.2 Vp-p. U1-6 1 MHz sine, 1 to 1.5 Vp-p, +4V Offset. U1-1, 8 1 MHz sine, 1 to 1.5 Vp-p. U2-6, U3-6 E8 at CR3 1.001 MHz TTL. + 10V to - 0.5V square. Q3-C, Q4-C Junction of R32 and R33 - 7.5 Vdc. 1.2 Vp-p signal. Q5-S U5-3 1 kHz, 500 mVp-p sine. Q8-E 1 kHz, 1.2 Vp-p sine. <0.8V if sine or triangle are selected. Ramp 1 (near Q7) >2V if ramp is selected.

Table 6-23. Frequency Reference Troubleshooting Information (Ref: Reference Board Schematic)

NOTE	: Use X10 probe with short ground clip.
Test Point	Observation
A. Without EXT REF signal.	
Q2-C	10 MHz TTL level.
Q1-S	10 MHz, 2 Vp-p.
U7-8	>3V if no EXT REF signal.
U8-9	1 MHz TTL.
U6-9	500 kHz TTL.
E3 at C38	10 MHz 1.5 Vp-p sine.
U9-1	10 MHz ≈ 10 ns positive pulse.
Q4-S	50 MHz ≈800 mVp-p.
U4-6, U4-7	50 MHz ECL. (ECL Level: High = 4.2V, Low = 3.5)
U4-3	100 MHz ECL.
Q5-S	100 MHz ≈250 mVp-p.
Q6-C	100 MHz ≈2 Vp-p.
B. Apply 10 MHz signal to EXT REF IN.	
U5-11	10 MHz TTL.
U6-5	1 MHz 30 ns pulse.
U1-4	1 MHz 930 ns pulse.
U1-5	Low if REF locked. Pulses if REF not locked.
U7-8	< 0.8V if EXT REF signal present.
U3-2	1.5V
U3-6	1 to +12V.
U2-13, 2	Mostly high with 930 ns pulse when phase locked.

Table 6-24. Synthesizer Phase Lock Loop Troubleshooting Information (Ref: Frequency Board Schematic Sheet 5)

To	Test Condition: Program output frequency to 10.0 MHz					
Test Point	Observation					
U110-13	500 kHz ECL reference signal. (ECL Level: High = 4.2V, Low = 3.5V)					
U93-4, 5, 6, 15	110 MHz ECL.					
U94-2, 3	55 MHz ECL.					
U95-14	500 kHz, 10 ns negative pulses.					
U97-11	Pulses, but always < + 3.9V.					
U94-15, 14	500 kHz, 10 ns pulses.					
U95-6,11,13, U96-5,6,12,13	> + 3.5V frequency programming input.					
U95-5,12 U96-11	< + 3.5V frequency programming input.					
U98-14, U99-3, 6	500 kHz, 290 ns pulse width.					
Q10-C	500 kHz, TTL, 290 ns pulse width.					
U109-4	< + 3.9V with pulse < 10 ns.					
U109-12	> +3.9V, with pulse > 10 ns.					
U111-3, 2	+ 3.9V.					
U111-6	> + 2V but < + 10V.					
U114-6	> + 2V but $< + 10V$.					
U103-6	>0V but < +14V.					

Table 6-25. Delay Generator Troubleshooting Information (Ref: Frequency Board Schematic Sheet 6)

Test Condition: Program generator frequency to 10.0 MHz. Observation **Test Point** 500 kHz, 290 ns complementary pulses. Q24-B, Q25-B 500 kHz pulse, see the following timing diagram. Q27-B, E -0.8V, amplifier summing junction. U112-2, 3 0V. U112-6 +6.7V.Q20-E -6.7V.Q23-E Triggered ramp waveform. Q26-E 500 kHz pulses. U113-10, 13 - 8V. U113-16 500 kHz, 0.7V pulses, +4.5V offset. U113-2, 6 +8.5 Vdc. U102-6 0 to -1V. (Also see U102-9 under second test condition.) U102-9 0 Vdc. U107-2 0 to +5V. U107-6 -8.7V offset. (Also see Q18-D under second test condition.) Q18-D +8.5V. U104-2, 3 +3V approximately. Q15-E Q19-E **-** 9V. - 5V approximately. Q16-S Q27-E C105 Q26-E U113-4 U113-10

Table 6-25. Delay Generator Troubleshooting Information (Continued)

Test Condition: Program generator to 1.005 MHz					
Test Point	Observation				
U102-9	₹ 600 mV ramp signal.				
Q18-D	- 8.7 Vdc approximately.				

^{*} Use Tektronics x 10 scope probe, P6075A, and a short ground lead to examine this signal. Synchronize scope to TP1 (anode side at CR21) Ref: Frequency Board Schematic sheet 5, coordinates A5.

Table 6-26. High Frequency Compensation Circuit Troubleshooting Information (Ref: Frequency Board Schematic Sheet 6)

Test Conditions:

Sweep Start Frequency 500 kHz.

Sweep Stop Frequency 50 MHz.

Sweep Mode Continuous. Sweep Time .02 sec

Test Point	Observation
SWP OUT	
U105-10, 8	
U105-14	
Q13-D	a

NOTE: The slope of segments **a** and **b** of Q13-D are adjustable independently by adjusting the pots R144 and R151.

Table 6-27. Mixer and Buffer Amplifier Troubleshooting Information (Ref: Frequency Board Schematic Sheet 7)

Test Conditions: Program output frequency to 1 MHz. Observation* **Test Point** 100 MHz, ECL. U115-5, 2, 3 100 MHz, ECL. U115-14, 15 +7.5V. Q31-E 100 MHz, 400 mVp-p. Q33-C 101 MHz, 6 Vp-p. J17-3 (On VCO Board) 1 MHz, 40-50 mVp-p. Junction of L6 and C138 +11V.Q34-E, Q35-E, Q36-E 1 MHz 150 mVp-p, with + 10 Vdc. Q39-C 1 MHz 450 mVp-p, with + 10 Vdc. Q40-C 1 MHz 1.2 Vp-p, with +5 Vdc. Q41-C 0 Vdc (sine, 100 times the output frequency if 1 kHz U117-6 or lower frequency is programmed). + 12.2 Vdc approximately. U116-6 1 MHz, 0.7 Vp-p with 3.9 Vdc. Q37-C, Q38-C 1 MHz, ECL. U37-2, 14, 15 1 MHz, TTL. Q29-C

^{*}Use Tektronics X10 scope probe, P6075A, and a short ground lead to examine these high frequency signals.

Table 6-28. Divide-by-100 Counters Troubleshooting Information (Ref: Frequency Board Schematic Sheets 1 and 2)

(Ref: Frequ	(Ref: Frequency Board Schematic Sheets 1 and 2)						
Test Conditi	on: Program generator frequency to 200 kHz, continuous.						
Test Point	Observation						
U28-4, 5, 2	100 MHz, ECL. (ECL Level: High = 4.2V, Low = 3.5V.)						
U28-9, 6, U29-2	> + 3.9V.						
U28-7, U32-2	< + 3.9V.						
U29-15, U30-3, 14	20 MHz, ECL, unsymmetrical.						
U25-2, 14, U24-2, 3	4 MHz, ECL, unsymmetrical.						
U118-2, U18-10, 8	4 MHz, TTL.						
U1-5, 6, 8, 9	1 MHz, TTL, symmetrical.						
U31-7, 3	120 MHz, ECL.						
U32-15, U33-3, 14	24 MHz, ECL, unsymmetrical.						
U26-2, 14, U24-14, 15	4.8 MHz, ECL, unsymmetrical.						
U118-7, U3-3	4.8 MHz, TTL.						
U3-5, 6, 8, 9	1.2 MHz, TTL, symmetrical.						
U4-5	1.2 MHz, TTL.						
U18-1, 2	1 MHz.						
U18-3	2 MHz.						
U35-4	2 MHz, adjustable pulse width by R17.						
U34-5	1 MHz, TTL, symmetrical.						
Test Conditions: Ge	nerator frequency 200 kHz, trigger mode without triggering signal.						
U28-9, 6, U29-2	< + 3.9V.						
U28-7, U32-2	> + 3.9V.						
U29, U30, U25, U18	Same as above.						
U31-7, 3	100 MHz, ECL. (ECL Level: High 4.2V, Low = 3.5V.)						
U32-15, U33-3, 14	20 MHz, ECL.						
U26-2, 14, U24-14, 15	4 MHz, ECL.						
U118-7, U3-3	4 MHz, TTL.						

1 MHz, TTL.

1 MHz.

U4-5

U3-5, 6, 8, 9

Table 6-29. Trigger Slope and Trigger Source Control Logic Troubleshooting Information (Ref: Frequency Board Schematic Sheet 1)

Test Conditions	Test Point	Observation
Trigger Slope Positive	U5-16 U7-2 U7-3	L L Invert of U9-13
2. Trigger Slope Negative	U5-16 U7-2 U7-3	H H Same phase as U9-13
3. External Trigger Source	U5-19 U16-9 U16-8 U16-6 U16-12 U8-12	L L H H H Trigger Signal
4. Internal Trigger Source	U5-19 U16-9 U16-8 U8-12 U16-6 U16-12	H H L H Internal trigger signal Internal trigger signal

NOTE: See also Figure 4-12 for trigger mode timing diagram.

Table 6-30. VCO Troubleshooting Information (Ref: VCO Board Schematic)

Test Condition: Program 10 MHz sine wave. Use high impedance probe with short ground lead. **Problem Probable Cause** Solution 1. No waveform at P17-2, 3 Problem may be in output buffer Check VCO pins at P16 amplifier or voltage controlled (VCO output) and P17 for proper connection. oscillator. 2. No sine wave at Q2-C. Q2 may be defective if sine wave Check for 2 Vp-p sine wave signal is not present. and -7 Vdc offset at Q2-B, Check L5 for open coil. 3. No sine wave at Q2-B. Problem may be in voltage Check for 4 Vp-p sine wave at controlled oscillator. the junction of R5 and C10 and -8 Vdc at Q1-G, Q1 may be bad otherwise check for shorted varactor diodes CR1 through CR6, check L1, L2, L4. 4. VCO frequency unstable. Problem may be caused by L2. Check L2 for 11 turn ratio and that it is held down as close to ground as poss ble.

SECTION PARTS AND SCHEMATICS

7.1 DRAWINGS

The following assembly drawings, parts lists and schematics are in the arrangement shown below.

7.2 ERRATA

Under Wavetek's product improvement program, the latest electronic designs and circuits are incorporated into each Wavetek instrument as quickly as development and testing permit. Because of the time needed to compose and print instruction manuals, it is not always possible to include the most recent changes in the initial printing. Whenever this occurs, errata pages are prepared to summarize the changes made and are inserted in the shipping carton with this manual. If no such pages exist, the manual is correct as printed.

7.3 ORDERING PARTS

When ordering spare parts, please specify part number, circuit reference, next higher assembly and unit serial number.


NOTE


An assembly drawing number is not necessarily the assembly part number. However, the assembly parts list number is the assembly part number.


The number etched into a PC board is the board part number. The assembly (PC board and components on the board) part number is stamped on the board.


DRAWING	DRAWING NUMBER
Instrument Schematic	0004-00-0168
Display/Logic Schematic	0103-00-1378
Display/Logic Assembly	1100-00-1378
Display/Logic Parts List	1100-00-1378
Reference Schematic	0103-00-3021
Reference Assembly	1100-00-3021
Reference Piggyback Assembly	0101-00-3021
Reference Parts List	1100-00-3021
VCO Schematic	0103-00-2642
VCO Assembly	1208-00-2642
VCO Parts List	1208-00-2642
Frequency Generator Schematic	1104-00-3397
Frequency Generator Assembly	1101-00-3397
Frequency Generator Parts List	1100-00-3397
Output/Power Supply Schematic	0103-00-0752
Output/Power Supply Assembly	1100-00-0752
Output/Power Supply Parts List	1100-00-0752
Rear Panel Schematic	0103-00-0814
Rear Panel Assembly	0102-00-0814
Rear Panel Parts List	1101-00-0814
GPIB Decoder Assembly and Parts List	0101-00-0865


DRAWING	DRAWING NUMBER
Front Panel Assembly Front Panel Parts List	0102-00-0892 1101-00-0892
Chassis Assembly	0102-00-0812
Chassis Parts List	1101-00-0812
Stored Settings Installation	0002-00-0169
Stored Settings Schematic	0103-00-0822
Stored Settings Assembly	1100-00-0822
Stored Settings Parts List	1100-00-0822

















MADE FROM 0100-00-1378-3D

REMOVE ALL BURRS AND BREAK SHARP EDGES	DRAWN DATE	WAVETEK SAN DIEGD + CALIFORNIA			
MATERIAL	PROJ ENGR	TITLE			
	RELEASE APPROV	1	PCA		
FINISH WAVETEK PROCESS	TOLERANCE UNLESS OTHERWISE SPECIFIED XXX · 010 ANGLES · 1 .XX · .030	DIS	PLAY/LOGIC		
	DO NOT SCALE DWG SCALE	178	1100-00-1378		
		CODE 23338	SHEET OF 1		

8 7 6 5 3 2 REV ECN BY DATE APP THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND DESIGN RIGHTS BELONGING TO MAYETEK AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION, OPERATION, AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION. D D REFERENCE DESIGNATORS PART DESCRIPTION ORIG-MFGR-PART-NO WAVETEK NO MEGR GTY/PT REFERENCE DESIGNATORS PART DESCRIPTION ORIG-MEGR-PART-NO MFGR WAVETEK NO. QTY/PT REFERENCE DESIGNATORS PART DESCRIPTION ORIG-MFGR-PART-NO MEGR WAVETEK NO. QTY/PT NONE 0101-00-1378 0101-00-1378 R28 R29 RES, MF, 1/8W, 1%, 100 4701-03-1000 BIMOS R35 R36 R37 R38 R39 R4 R40 R42 R44 R45 R46 R49 R5 R50 R51 R57 R9 RES, MF, 1/8W, 1%, 1K RN55D-1001F NONE 4701-03-1001 SCHEMATIC, DISPLAY U21 0103-00-1378 WVTK 0103-00-1378 RAM 2K X 8, CMOS STATIC CXK5816PN-12L SONY 8000-61-1600 LOGIC BD TO TRANSFORMER, DISPLAY 178-0033 MVTK 1204-00-0033 R15 R16 R17 R24 R25 R48 uз MICROPROCESSOR, BBIT RES, MF, 1/8W, 1%, 10K RN55D-1002F MC6803L 3000-48-0300 4701-03-1002 T1 TRANSFORMER 1204-00-0037 R10 R19 R3 GATE, NAND, QUAD 2-INP, TTL SN74LSOON RES, MF, 1/8W, 1%, 100K RN55D-1003F 8000-74-0010 TRW 4701-03-1003 NONE SPK ASSY, KEYBOARD 178/270-0939 WVTK 1206-00-0939 R52 R53 RES, MF, 1/8W, 1%, 10 RN55D-10R0F TRU 4701-03-1009 U17 INVERTER, HEX, TTL 74LS04 8000-74-0410 CAP, CER, . 001MF, 1KV DD-102 LONG LEAD 1500-01-0201 R11 RES, MF, 1/8W, 1%, 150K RN55D-1503F 4701-03-1503 U26 GATE AND, QUAD 2-INP. 74LS08 TI 8000-74-0810 C11 C13 C15 C16 C17 C18 C19 CAP, CER, MON, . 1MF, 50V, 1500-01-0405 R18 RES, MF, 1/8W, 1%, 182 C11 C13 C15 C16 C17 C18 C19 CAP, CE C2 C20 C21 C22 C23 C24 C25 C26 C27 C28 C29 C3 C30 C31 C32 C33 C34 C35 C36 C37 C38 C39 C4 C40 C41 C42 C43 C45 C47 C48 C8 C9 4701-03-1820 R23 R55 U23 U28 COUNTER, 12 BIT NIN, CMDS RES, MF, 1/8W, 1%, 2. 49K RN55D-2491F TRM 4701-03-2491 RCA 8001-40-4000 2 RES, MF, 1/8W, 1%, 3. 01K RN55D-3011F 4701-03-3011 U1 ADPT, GPIB INTERFACE MCA8488P MOT 8006-84-8800 R26 R27 R56 RES, MF, 1/8W, 1%, 3, 32K RN55D-3321F 4701-03-3321 C1 CAP, MICA, 220PF, 500V, R DM15-221J ADIAL ARCO 1500-12-2100 CDDR/DRV, BCD-DEC, TTL 74LS145 SIG 8007-41-4510 R14 RES, MF, 1/8W, 1%, 3. 65K RN55D-3651F TRW 4701-03-3651 U2 ENCODER, 8-3 OCTAL, 74LS148 TI 8007-41-4810 C12 CAP, ELECT, 100MF, 35V RADIAL LEAD, SP . 20 ULB1V101M NICH 1500-31-0102 RES, MF, 1/8W, 1%, 4, 02K RN55D-4021F 4701-03-4021 U12 R13 HEX INVERTER, 4-BIT + 8007-43-6810 RES, MF, 1/8, 1%, 499 74LS368 TI 4701-03-4990 C10 CAP, ELECT, 1000MF/16V RADIAL LEAD, SP . 20 1500-31-0211 R12 RES, MF, 1/8W, 1%, 49. 9K RN55D-4992F C TRW 4701-03-4992 U6 U7 LATCH, OCTAL TRANSPAR W/3 STATE MOT C14 CAP, ELECT, 47MF, 50V RADIAL LEAD, SP . 20 8007-43-7310 2 ULB1J470M NICH 1500-34-7003 R30 R47 RES NETWORK 10K 2% 10PIN SIP BUSS 4770-00-0008 4310R-101-103 BOUR U5 IC, PROGRAMMED V1. 0, REF: 8008-21-2601 8600-00-0204 TITLE WAVETEK WAVETEK 1100-00-1378 WAVETEK 1100-00-1378 ASSEMBLY NO. DISPLAY, LOGIC BD PARTS LIST DISPLAY, LOGIC BD PARTS LIST 1100-00-1378 DISPLAY, LOGIC BD PARTS LIST PAGE 3 REFERENCE DESIGNATORS PART DESCRIPTION ORIG-MFGR-PART-NO WAVETEK NO. QTY/PT REFERENCE DESIGNATORS PART DESCRIPTION ORIG-MFGR-PART-NO MFGR WAVETEK NO QTY/PT REFERENCE DESIGNATORS PART DESCRIPTION ORIG-MFGR-PART-NO MFGR WAVETEK NO. GTY/PT CAP, TANT, 6. BMF, 50V TAPB6. 8M50 1500-76-8503 R43 RES NETWORK 1.5K 2% 785-1R1.58 4770-00-0010 NONE PCB, DISPLAY LOGIC BD 1700-00-1378 WYTK 1700-00-1378 U20 IC, PROGRAMMED V2. 4 8600-00-0362 WYTK 8600-00-0362 R7 RES NETWORK 100K 2% SPIN SIP ISOL REF: 8002-71-2800, MODEL 178 764-3-R100K BECK 4770-00-0032 NONE SKT, IC, 16PIN BURND 2100-03-0028 NONE SKT, IC, 24PIN DILB-24P-108 IC, PROGRAMMED V1. 0 REF: 8008-21-2601 BURND 2100-03-0029 CR7 DIODE, ULTRA FAST 8600-00-0363 FD777 FAIR 4807-02-0777 WVTK 8600-00-0363 NONE SKT, IC. 40PIN DIL BAOP-108T BURND 2100-03-0030 CR1 CR3 CR4 CR5 CR6 CR8 CR9 DIODE 1N4148 FAIR 4807-02-6666 NONE SKT, IC, 22 PIN DILB22P-108T 100-03-0035 NONE SOCKET, 18 PIN DILB18P-108T BURND 2100-03-0050 92 93 TRANS, NPN, -TO-92 2N3646 NSC 4901-03-6460 NONE SOCKET, 20 PIN DILB20P-108T BURND 2100-03-0051 TRANS, GENERAL 2N3903 4901-03-9030 PURPOSE, NPN, TO-92 NONE SKT, TC, 28PTN DILB28P-108T COMPARATOR, LOW POWER LOW OFFSET VOLTAGE U16 NONE SOCKET, 8 PIN DILBOSP-108T NSC 7000-03-9300 BURND 2100-03-0063 TP1 TP2 TP3 TP4 TP5 TP6 TP7 BUSS BAR STANDOFF TP8 TP9 2110-001 ARTWR 2100-05-0024 U24 OPTO CPLP, FAST 6N136 SPECT 7100-00-0001 J30 CONN, HEADER, 20 PIN 929836-01-10 2100-05-0042 U13 U14 BUS XCVR, BIDIR, O, MC3447P3 MOT 8000-34-4700 J29 CONN, HEADER 2100-05-0048 U25 GATE, NAND, S/TRG QUA, CMOS V1 CD4093RE RCA 8000-40-9300 DISPLAY, FLOUR FG206A2 ITRON 2400-03-0009 NONE BEEPER GMB-06 STMIC U11 U8 DRIVER, 10 BIT SI. TL4810AN TI 8000-48-1000 FB1 FB2 FB3 BALUN CORE 2873000902 3100-00-0002 U10 U9 DRIVER, LTCH/SORC, UCN5815A SPRAG 3000-48-1500 WAVETEK TITLE ASSEMBLY NO. WAVETEK 1100-00-137B WAVETEK 1100-00-1378 DISPLAY, LOGIC BD PARTS LIST REV C PARTS LIST DISPLAY, LOGIC BD 1100-00-1378 DISPLAY, LOGIC RD PARTS LIST REMOVE ALL BURRS AND BREAK SHARP EDGE: Α WAVETEK SAN DIEGO • CALIFORNI ELEASE APPR PARTS LIST PCA, DISPLAY/LOGIC FINISH WAVETEK PROCESS NOTE UNLESS OTHERWISE SPECIFIED DO NOT SCALE DWG 178 1100-00-1378 BISHOP GRAPHICS ACCU 23338 SHEET 1 OF 1 7 6 5 4 3









REFERENCE KEY: 2D3
SCHEMATIC SHEET NO.


VERTICAL COORDINATE ____

DRAWING MADE FROM 0100-00-0928-3 REV A


REMOVE ALL BURRS AND BREAK SHARP EDGES	DRAWN	DATE	W	AVE	TEK SAN DIEGO.	CALIFORNIA
MATERIAL	PROJ ENGR		TITLE			
	RELEASE APPROV			DE	PCA EEDENCE	
FINISH WAVETEK PROCESS	TOLERANCE UNL OTHERWISE SPEC XXX · 010 ANG XX · .030					
	DO NOT SCALE	DWG	MODEL NO	178	1100-00-3021	REV
	l		CODE	23338	SHEET	OF 1









THIS DOCUMENT CONTAINS PROPRIETARY INFOR-MATION AND DESIGN RIGHTS BELONGING TO MAYETER AND MAY NOT BE REPRODUCED FOR ANY READON EXCEPT CALIBRATION, OPERATION, AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION.





MADE FROM 0100-00-2642-3B


REMOVE ALL BURRS AND BREAK SHARP EDGES	DRAWN	DATE	WAVETEK SAM DIEGO • CALIFORNIA	
MATERIAL	PROJ ENGR		TITLE	
	TOLERANCE UNLESS OTHERWISE SPECIFIED .XXX:.010 ANGLES:1 .XX:030			PCA
FINISH WAVETEK PROCESS			VCO	
	DO NOT SCALE DI	WG	MODEL NO	DWG NO. REV
	SCALE		1 178	1208-00-2642
	İ		CODE 23338	SHEET COF































8 7 6 REV ECN BY DATE APP THIS DOCUMENT CONTAINS PROPRIETARY INFOR-MATION AND DESIGN RIGHTS BELONGING TO WAVETEK AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION, OPERATION, AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION. D D REFERENCE DESIGNATORS PART DESCRIPTION OR IG-MEGR-PART-NO MEGR MAVETEK NO GTY/PT REFERENCE DESIGNATORS PART DESCRIPTION ORIG-MFGR-PART-NO MFGR WAVETEK NO. QTY/PT REFERENCE DESIGNATORS PART DESCRIPTION ORIG-MFGR-PART-NO WAVETEK NO. GTY/PT R17 R224 R282 POT, TRIM, 10K 91AR10K 600-01-0315 R182 R218 R59 4701-03-2001 R292 POT, TRIM, 100K 91AR100K BECK 4600-01-0402 RES, MF, 1/8W, 1%, 619 RN55D-6190F 4701-03-6190 R237 R240 RES. MF, 1/8W, 1%, 21, 5K RN55D-2152F TRW 4701-03-2152 R301 R175 R199 POT, TRIM, 500 91AR500 RECK 4600-05-0104 RES, MF, 1/8W, 1%, 61. 9 RN55D-61R9F 4701-03-6199 R250 R257 RES, MF, 1/8W, 17, 21, 5 RN55D-21R5F TRW 4701-03-2159 R144 POT, TOP TRIM, 20T, 10K 68WR10K BECK R100 R135 R187 R216 R30 RN55D-7500F RES, MF, 1/8W, 1%, 750 4701-03-7500 RES, MF, 1/8W, 1%, 249 R148 R173 R174 R209 R210 RN55D-2490F TRW 4701-03-2490 R139 R168 R171 R190 R181 R186 R215 BECK 4609-90-0004 RES, MF, 1/8W, 1%, 7, 5K RN55D-7501F 4701-03-7501 R151 POT, TOP TRIM, 20T, 5K BECK 4609-90-0013 R13 R141 R190 R191 R2 R20 R21 R219 R220 R236 R245 R281 R35 R42 R56 R60 R97 RES, MF, 1/8W, 1%, 76. 8K N55D-76829 4701-03-7682 RES, MF, 1/8W, 1%, 2 49K RN55D-2491F TRU 4701-03-2491 R134 POT, TOP TRIM, 20T, 100 68WR100 BECK R275 N55D-8250 4701-03-8250 1609-90-0023 R229 BECK R106 882 RES, MF, 1/8W, 1%, 8, 25K RN55D-8251F TRW 4701-03-8251 RES, MF, 1/8W, 1%, 24, 9K RN55D-2492F 4701-03-2492 R153 R160 R122 R14 R146 R166 R167 R18 RES, MF, 1/8W, 1%, 100 RN55D-1000F TRM 4701-03-1000 RES, MF, 1/8M, 1%, 9, 09K RN55D-9091F TRM 4701-03-9091 RES, MF, 1/8W, 1%, 24, 9 RN55D-24R9F TRM 4701-03-2499 R184 R185 R19 R201 R203 R163T RES, MF, 1/8H, 1%, 9, 53K RN55D-9531 4701-03-9531 R16T RES, MF, 1/8W, 1%, 27, 4K RN55D-2742F TRW 4701-03-2742 R172 RES, MF, 1/4W, 1%, 1M RN60D-1004F R131 R132 R214 R268 RES, MF, 1/8W, 1%, 301 TRM 4701-13-1004 RN55D-3010F 4701-03-3010 R105 R155 R161 R221 R256 R262 R277 R49 R61 R64 R70 R72 R74 R75 R76 R87 R98 RES, MF, 1/8W, 1%, 1K RN55D-1001F 4701-03-1001 R226 R279 R280 R102 R103 R104 R137 R188 R189 R194 R205 R231 R261 RES, MF. 1/4W, 12, 71 5 RNA00-71856 TOU 4701-13-7159 RES, MF, 1/8W, 1%, 3. 01K RN55D-3011F TRW 4701-03-3011 R115 R71 R73 RES NETWORK 1. 5K 2% 785-1R1. 5K BECK 1770-00-0010 R1 R138 R145 R152 R178 R183 RES, MF, 1/8W, 1%, 10K RN55D-1002F 4701-03-1002 R192 R84 RES, MF, 1/8W, 1%, 30, 1K N55D-3012F 4701-03-3012 R113 R114 R126 R22 R23 R235 RES NETWORK 68002% R244 R29 R38 R92 R97 SPIN SIP BUSS 4308R-101-681 BOURN 4770-00-0031 8293 RES, MF, 1/8W, 1%, 301K N55D-3013F 4701-03-3013 R55 R63 R65 R66 R67 R68 R88 RES, MF, 1/8W, 1%, 100K RN55D-1003F TRM 4701-03-1003 CR32 DIODE, ZENOR, 5.1V, 1N751A R11 R12 FAIR 4801-01-0751 RES, MF, 1/8W, 1%, 316 RN55D-3160F TRU 4701-03-3160 R204 R211 R223 R243 R288 RES. MF. 1/8M. 12, 10 5043E01091006 MERCO 4701-03-1009 ASSEMBLY NO. 1100-00-3397 WAVETEK ASSEMBLY NO. 1100-00-3397 WAVETEK PCA, FREQUENCY GENERATOR BD 178-STD WAVETEK PCA, FREQUENCY GENERATOR BD ASSEMBLY NO. 1100-00-3397 D PARTS LIST 178-STD PARTS LIST PCA, FREQUENCY GENERATOR BD PARTS LIST PAGE 7 PAGE 9 PAGE 11 REFERENCE DESIGNATORS PART DESCRIPTION WAVETEK NO. QTY/PT MFCR REFERENCE DESIGNATORS PART DESCRIPTION ORIG-MFGR-PART-NO MFOR WAVETEK NO. GTY/PT REFERENCE DESIGNATORS PART DESCRIPTION ORIG-MFOR-PART-NO MEGR MAVETEK NO GTY/PT R290 R291 ES, MF, 1/8W, 1%, 332 RN55D-3320F TRM 4701-03-3320 CR25 CR26 CR35 CR36 DIODE, ULTRA FAST 1N4244 T/CSF 4807-02-0777 R232 RES, MF, 1/8W, 1%, 10. 5K RN55D-1052F 4701-03-1052 R111 R121 R123 R197 R198 RES. MF. 1/8M, 12, 33, 2 RN55D-33R2F TRW 4701-03-3329 CR1 CR11 CR12 CR13 CR14 CR19 CR2 CR20 CR21 CR22 CR23 CR3 CR33 CR34 CR37 CR38 CR4 CR5 CR8 CR9 DIODE 1N4148 1N4148 4807-02-6666 20 R101 RES, MF, 1/8W, 1%, 11. 8K 701-03-1182 COMPUTER, G/P, 75V, 200M 8238 RES, MF, 1/8W, 1%, 392 N55D-3920F TRW 4701-03-3920 A, SWITCHING R273 RES, MF, 1/8W, 1%, 121 RN55D-1210F 4701-03-1210 R263 R284 RES, MF, 1/8W, 1%, 39. 2 RN55D-39R2f TRW 4701-03-3929 R26 R46 R47 R5 CR15 CR16 CR17 CR18 CR24 RES. MF. 1/84, 12, 1 21K RN550-1211F 4701-03-1211 DIONE 5000-2011 R297 5082-2811 RES, MF, 1/8W, 12, 42, 2 RN55D-42R2F TRW 4701-03-4229 4809-02-2811 CR27 CR28 CR29 CR30 CR31 R159 RES, MF, 1/8W, 1%, 12, 1K RN55D-1212F 4701-03-1212 R107 RES, MF, 1/8W, 1%, 4, 32K RN55D-4321F 4701-03-4321 В 8272 923 937 938 RES, MF, 1/8W, 1%, 124 RN55D-1240F 4701-03-1240 R258 R274 TRANS, SILICON, PLANAR 2N2369A MOT 4901-02-3691 RES, MF, 1/8W, 1%, 464 RN55D-4640F TRW 4701-03-4640 EPITAXIAL, NPN, TO-18 R120 R193 R195 R213 R264 R265 R285 R286 RES, MF, 1/8W, 1%, 150 RN55D-1500F 4701-03-1500 RES, MF, 1/8W, 1%, 46. 4K TRW RN55D-4642F 4701-03-4642 Q10 Q3 Q5 Q8 Q9 TRANS, PNP, TD-92 PS3640 4901-03-6400 R10 R109 R133 R15 R162 R176 RES. MF. 1/8, 1%, 499 4701-03-4990 RN55D-4990F R179 R34 R95 RES, MF, 1/8W, 1%, 1. 5K RN55D-1501F 017 019 021 022 701-03-1501 2N3903 R25 R296 R298 R36 R37 R53 R90 R91 R93 4901-03-9030 URPOSE, NPN, TO-92 R147 R164 R169 R170 R251 R252 R253 R41 R83 RES, MF, 1/8W, 1%, 15K RN55D-1502F 4701-03-1502 Q11 Q12 Q30 Q31 Q34 Q35 Q36 TRANS, GENERAL R136 R143 R149 R154 R156 2N3905 ITT 4901-03-9050 RES, MF, 1/8W, 1%, 4, 99K RN55D-4991F 4701-03-4991 R156 R145 R147 R104 R150 R157 R165 R196 R247 R248 R249 R302 R51 R89 R94 R96 R233 R234 RES, MF, 1/8W, 1%, 15 RN55D-1580F 4701-03-1509 G14 G18 2N5462 MOT 4901-05-4620 R116 R117 R118 R119 R127 RES, MF, 1/8W, 1%, 1. 62K RN55D-1621F 4701-03-1621 R108 R295 4701-03-4992 R227 R228 R266 R294 R40 R81 RES. MF. 1/8W, 1%, 51. 1 Q13 Q16 Q4 TRANS, N-CHANNEL JEETS 2N5485 1901-05-4850 RN55D-51R1F 4701-03-5119 RES. MF. 1/8W, 1%, 182 RN55D-1820 TRW 4701-03-1820 TRANS 2N5771 PNP 2N5771 4901-05-7710 RES. MF. 1/84. 1%. 5. 23K RN55D-5231F MEPCO 4701-03-5231 R142 R150 R158 RES, MF, 1/8W, 1%, 19, 1K RN55D-1912F TRW 4701-03-1912 R112 RES, MF, 1/8W, 1%, 54. 9 RN55D-54R9 4701-03-5499 R110 R124 R125 R177 R241 RES, MF, 1/8W, 1%, 200 G15 G20 G24 G25 G26 G27 G28 TRANS, PNP, T0-92 G29 G32 G33 4701-03-2000 MPS-LOB FATR 4902-00-0080 9240 RES, MF, 1/8W, 1%, 59 RN55D-59R0F 4701-03-5909 ASSEMBLY NO. 1100-00-3397 WAVETEK REV WAVETEK ASSEMBLY NO. 1100-00-3397 ASSEMBLY NO. 1100-00-3397 PCA, FREQUENCY GENERATOR BD WAVETEK PCA, FREQUENCY CENERATOR BD 178-STD PARTS LIST PARTS LIST PCA, FREQUENCY GENERATOR BD 178-STD PARTS LIST PAGE 10 REMOVE ALL BURRS AND BREAK SHARP EDGES Α VAVETEK SAN DIEGO + CALIFORN PARTS LIST PCA. FREQUENCY GENERATOR BD NOTE: UNLESS OTHERWISE SPECIFIED DO NOT SCALE DWG 1100-00-3397 178 BISHOP GRAPHICS/ACCU REORDER NO. A27096 SHEET 2 OF 3 23338 7 8 6 5 4 3 2 1





















































APPENDIX A

American Standard Code for Information Interchange (ASCII)

			000	MSG1	⁰ 01	MSG	0 ₁₀	MSG	011	MSG	¹ 00	MSG	1 ₀₁	MSG	¹ 1 ₀	MSG	111	MSG			
b5.	bi	В Б 2	b1	colu	-	0	-	1		2		3	-	4		5		6		7	
0	0	0	0	()	NUL		DLE		SP	1	0	A	@	A	Р	Å	1	Å	Р	
0	0	O	1		1	SOH	GTL	DC1	LLO	!		1		Α		Q		а		q	
0	0	1	0	1	2	STX		DC2		""		2		В		R		b		r	
0	0	1	1		3	ETX		DC3		#		3	\square	С		S	Ш	c	—8 —8	s	— ä —
0	1	0	0	4	4	EOT	SDC	DC4	DCL	\$		4	_ _ E	D		T	으	a		t	
0	1	0	1	!	5	ENQ	PPC ³	NAK	PPU	%	- EV	5		Ε		U		е		u	
0	1	1	0	1 6	6	ACK		SYN		&	<u> </u>	6	<u> </u>	F	L_2_	٧	10	f	<u>_</u> %_	٧	┌┢╗
0	Ι.		L.		7	BEL		ETB		,	<u> </u>	7		G		W		g		w	
$\overline{}$	+	+	0	+	3	BS	GET	CAN	SPE	(<u> </u>	8	SSIGNED	Н	SIGNED	Х	SIGNE	h	EFINE	X	
-	0	+	1		9	HT	TCT	EM	SPD)	- Sign	9	<u>`</u>	1	L_88_	Υ	SSIC	i	— <u>#</u> —	у	DEFINE
\vdash	0	+	┿	+	_	LF		SUB		*	AS'	<u> </u>	∢	J	AS	Z	∢	j		z	
1	0	+	1	-	_	VT		ESC		+	K	;	_₹_	K	_¥_	[MTA_	k	— <u>5</u> —	{	ĹŹJ
\perp	1	Ť	Ť	-		FF		FS			1	<		L		\			<u>L</u> ∆_		MEANING L
1	1	+	1	+	_	CR		GS			<u> </u>	=	<u> </u>	М]		m	Σ	}	2
1	1	+	┿	+	_	SO		RS		Ŀ	<u> </u>	>	Y	N		^		n		~	Y
L	1	1	1	15	5	SI	L,	US	L	lacksquare	<u> </u>	?	UNL	0			UNT	0		DEL	
						ADDRESSED UNIVERSAL (COMMAND COMMAND GROUP GROUP (ACG) (UCG)					ADI GI (i	LISTEN TALK ADDRESS ADDRESS GROUP GROUP (LAG) (TAG)							GR	NDAR' MAND OUP CG)	

¹MSG = INTERFACE MESSAGE ²b1 = DIO1 . . . b7 = DIO7 ³REQUIRES SECONDARY COMMAND ⁴DENSE SUBSET (COLUMN 2 THROUGH 5)

DC4 = DCL DC1 = LLO NAK = PPU EM = SPD CAN = SPE	Device clear Local lockout Parallel poll unconfigure Serial poll disable Serial poll enable	Universal Command Group
SOH = GTL EOT = SDC ENQ = PPC BS = GET	Go to local Selected device clear Parallel poll configure Group execute trigger	Addressed Command Group

APPENDIX B

PROGRAMMING COMMAND SUMMARY (Excluding GPIB Command Groups Given in Appendix A)

Control and Data Names	Model 178 Key	ASCII Character
Change Signs	+/-	_
Decimal Point	•	•
0, 1, 2, 9	0, 1, 2, 9	0, 1, 2, 9
Amplitude	AMPL	Α
Mode (Main)	MODE	В
Function	FUNC	С
Offset	OFFSET	D
Frequency	FREQ	F
Trigger Select (Ext/Int)	EXT/INT	G
Manual Trigger Released (Gate Off)	MAN TRIG (Released)	Н
Execute	EXEC	1
Manual Trigger Pushed	MAN TRIG (Pressed)	J
Set Phase	PHASE	K
Set Phase Zero Reference	PHASE REF	L
Store Setting	STORE	M
Sweep Start Frequency	START FREQ	N
Sweep Stop Frequency	STOP FREQ	0
Output On or Off	ON/OFF	P _.
Trigger on Rising/Falling	SLOPE	Q
Burst Count	BURST	R
Sweep Mode	MODE	S
Sweep Time	TIME	T
Previous Stored Setting		U
Vp-p, Vrms, VdBm Select	AMPL DEF	V
Next Stored Setting		W
Recall Stored Setting	RECALL	Υ
System Reset	RESET	Z
GET Mode		XG
Frequency Sweep Hold	HOLD	XH
Frequency Sweep Resume	RESUME	XJ
Marker Select	MARKER	XN
Marker Frequency	MARKER FREQ	XO
Front or Rear Panel Output Select	FRONT/REAR	XP
SRQ Enable		XQ
Talk Message		XT
Terminator		XV
· · · · · · - · - · · · · · · · · ·		

Function (C) Code

- 0 Sine
- 1 Triangle
- 2 Square
- 3 Ramp
- 4 DC
- 5 AM (Sine)

Main Generator Mode (B) Code

- 0 Continuous
- 1 Triggered
- 2 Gated
- 3 Burst
- 4 Triggered Haverwave
- 5 Gated Haverwave
- 6 Burst Haverwave

Sweep Mode (S) Code

- 0 Sweep Off
- 1 Continuous Sweep, Linear
- 2 Triggered Sweep, Linear
- 3 Triggered Sweep and Hold, Linear
- 4 Continuous Sweep, Logarithmic
- 5 Triggered Sweep, Lorarithmic
- 6 Triggered Sweep and Hold, Logarithmic

Output On/Off (P) Code

- 0 Output Off, Load Out
- 1 Output On
- 2 Output Off, 50Ω Load In

Front/Rear (XP) Code

- 0 Front Panel Output
- 1 Rear Panel Output

External/Internal Trigger (G) Code

- 0 Main Generator Triggered by External Input
- 1 Main Generator Triggered by Internal Generator

Trigger Slope (Q) Code

- 0 Rising Edge, Gate on High
- 1 Falling Edge, Gate on Zero

GET Mode (XG) Codes

NOTE: This parameter selects which kind of action the 178 will take when it receives a GET command.

- Execute and trigger upon receipt of GET command (no error checking).
- Fetch next stored setting, execute and trigger upon receipt of GET command (no error checking).
- 1 Fetch previous stored setting, execute and trigger upon receipt of GET Command (no error checking).

SRQ (XQ) Code

NOTE: This parameter selects the conditions under which the GPIB flag is sent by the 178.

- 0 SRQ off.
- 1 SRQ sent if a programming error occurred.

Amplitude Definition (V) Code

- 0 Volt Peak-to-Peak
- 1 Volt rms
- 2 Volt dBm

Talk Message (XT) Code

NOTE: This parameter selects the kind of message the 178 will send when it is addressed as a talker on the GPIB.

- 0 Sweep Status. When read: 0 No Sweep.
 - 1 Sweeping.
- 1 List of Programming Errors. When read, message sets to null.
- 2 Serial Poll byte message.
- 3 Value of most recently programmed selector.
- 4 Main Generator Settings.
- 5 Sweep Generator Settings.
- 6 Current Markers Frequency.
- 7 Model and Software Version.


APPENDIX C DISPLAYS

Key Pressed	Display—ACTUAL (Explanation)							
ADRS	GPIB ADDR (Decimal address) (Listen character) (Talk character)							
AMPL	AMPL (Value) (Unit of measure Vp-p, Vrms, dBm)							
AMPL DEF	AMPL IN (Unit of measure selected Vp-p[0], Vrms[1], dBm[2])							
√ (beep)	(Audible beep)							
BURST	BURST COUNT (Value)							
CLEAR ENTRY	(Clears any unexecuted numerical entry of the last parameter entered)							
CMD RCL	(A string of letters and numbers up to 40 characters long displayed 20 characters at a time and shifted by the cursor \rightarrow , \leftarrow)							
CURSOR, -	(If a value is being displayed, the selected digit blinks. If there is no value being displayed, there is no effect. If it was a command recall or type 2 error display, ← shifts the display 4 characters to the left. If it was a command recall or type 2 error display, → shifts the display 4 caracters to the right.)							
CURSOR 1	(If the display is a value, code or storage location number, it increments.)							
CURSOR ↓	(If the display is a value, code or a storage location number, it decrements.)							
DISPLAY TEST	(All display segments are lit.)							
EXEC	If no errors: EXECUTE. If class 1 error: (Parameter identified) ERROR. If class 2 error: ERROR (Parameter identified).							
EXP	(If previous display was a value or a code, it is suffixed with an E0.)							
EXT/INT	(INTERNAL or EXTERNAL) TRIGGER (Code)							
FRONT/REAR	(FRONT or REAR) OUTPUT (Code)							
FREQ	FREQ (Value) (μHz, mHz, Hz, kHz or MHz)							
FUNC	FUNC (Function) (Code)							
HOLD	HOLD AT (Value) (μHz, mHz, Hz, kHz or MHz)							
LOCAL	(No change)							
MAN TRIG	(When pressed: No display if in continuous mode, TRIGGER if in any triggered or burst mode, GATE if in gated mode, and when released, no effect in any triggered, gate, or burst mode.							
MODE (Main)	MODE (CONTINUOUS [0] TRIGGERED [1], GATED [2], BURST [3], TRIG HAVER [4], GATED HAVER [5] BURST HAVER [6])							

C-1

Key Pressed	Display—ACTUAL (Explanation of Possible Disp	olays)								
MODE (Sweep) SWP (OFF [0], CONT LIN [1], TRIG RST LIN [2], TRIG HOLD LIN [3], CONT LOG [4], TRIST LOG [5], or TRIG HOLD LOG [6])										
MARKER	MARKER (Number) (Frequency) (μHz, mHz, Hz, kHz or MHz)									
MARKER FREQ	MKR FRQ (Value) (μHz, mHz, Hz, kHz or MHz)									
OFF/ON	OUTPUT (OFF, LD OUT (0) or OFF, LD IN (2)									
OFFSET	OFFSET (Value) (μV, mV or V)	Under remote operation, certain characters may appear in the								
PHASE REF	PHASE REFERENCE SET	extreme right side of the display. Those_characters are:								
PHASE	PHASE (Value) DEG or NO PHASE (SWEEPING)	R — Remote								
RESUME	RESUME	L — Addressed to Listen T — Addressed to Talk								
RECALL	SETTING (Value) RECALLED	Q — Request for service								
RESET	RESET because of either Class 1 or Class 2 errors.									
SLOPE	TRIG SLOPE (POS [0] or NEG [1])									
START FREQ	SW STRT (Value) (µHZ, mHZ, HZ, kHZ or MHZ)									
STOP FREQ	TOP FREQ SW STOP (Value) (μHZ, mHZ, HZ, kHZ or MHZ)									
STORE	If no errors: NO. (Value) LAST STORED. If class 1 error: (Parameter identified) ERROR If class 2 error: (Parameter identified).									
STATUS	Display changes automatically: FREQ (Value) (µHZ, mHZ, kHz or MHZ) AMPL (Value) Unit of measure Vp-p, Vrms, dBm) OFFSET (Value) (µV, mV or V) FUNC (Function) (Code) MODE (Main generator mode) (Code) BURST COUNT (Value) PHASE (Value) DEG SW STRT (Value) (µHZ, MHZ, kHZ or MHZ) SW STOP (Value) (µHZ, mHZ, HZ, kHZ or MHZ) MKR FRQ (Value) (µHZ, mHZ, HZ, kHZ or MHZ) SWP (Mode) (Code) SWEEP TIME (Value) SEC OUTPUT (ON or OFF) (Code) (FRONT or REAR) OUTPUT (Code) (EXTERNAL or INTERNAL) TRIGGER (Code) TRIG SLOPE (POS or NEG) (Code)									
TIME	SWEEP TIME (Value) SEC									
(Number Keys)	(Number corresponding to the selected key)									

APPENDIX D OUTPUT AND TIMING FOR BASIC MODES AND FUNCTIONS



^{*}In phase with square wave only.

APPENDIX E MODE COMBINATIONS AND OUTPUT

With seven main generator modes, seven sweep generator modes and two trigger modes, the number of possible output configurations is very large; however, as can be seen from table 3-5, it is sufficient to illustrate only 28 of these configurations and to extrapolate for the remainder.

B2.S0.G0 (Main Gated, Sweep Off, Main Gated Externally)-The main generator is gated on for a period determined by the trigger input at a fixed frequency.

SWEEP OFF refers to the state of the main generator not the sweep generator.

EXT TRIG IN FUNC OUT

B0.S0 (Main Cont, Sweep Off)—A continuous fixed frequency is supplied by the main generator. Sweep output, a continuous ramp, is unrelated to the function output.

FUNC OUT

B2,S0,G1 (Main Gated, Sweep Off, Main Gated by Sweep)-The main generator is gated by the sweep generator with the gate time dependent upon the sweep time.

B1,S0,G0 (Main Triggered, Sweep Off, Main Triggered Externally)—A trigger initiates a single cycle


at the selected frequency.

FUNC OUT

SWP OUT

EXT TRIG IN

FUNC OUT



B1,S0,G1 (Main Triggered, Sweep Off, Main Triggered by Sweep)—The sweep generator triggers the main generator producing a single cycle at the

selected frequency.

SWP OUT

FUNC OUT


B3,S0,G0 (Main Burst, Sweep Off, Main Externally Triggered)—A trigger initiates a fixed frequency burst at the selected frequency for a period determined by the burst length.

EXT TRIG IN

FUNC OUT

BURST LENGTH = 4

B3,S0,G1 (Main Burst, Sweep Off, Main Triggered by Sweep)—The sweep generator triggers a fixed frequency burst from the main generator at the selected frequency for the duration of the programmed burst length.




BURST LENGTH = 4

B0,S1 (Main Cont, Sweep Cont)-The output is a continuous output continuously sweeping from the start to the stop frequency.




B1,S1,G0 (Main Triggered, Sweep Cont, Main Triggered Externally)-A single cycle of a sweeping waveform is generated for each trigger.



B1.S1.G1 (Main Triggered, Sweep Cont, Main Triggered by Sweep)—The sweep generator triggers a single cycle at the start frequency.

B2,S1,G0 (Main Gated, Sweep Cont, Main Gated Externally)—When the trigger signal is received the main generator produces a sweep burst proportional to the trigger pulse width. The start frequency is random, somewhere between the start and stop frequency.




B2.S1.G1 (Main Gated, Sweep Cont, Main Gated by Sweep)—The sweep generator triggers the main generator producing a sweep burst whose frequency varies between the start and stop frequency for a period set by the sweep time.



B3.S1.G0 (Main Burst, Sweep Cont, Main Triggered Externally)-When triggered, the main generator outputs a sweep burst for a period determined by the burst length. The beginning frequency is random, somewhere between the start and stop frequency.


SWP OUT



BURST LENGTH = 4


B3.S1,G1 (Main Burst, Sweep Cont, Main Triggered by Sweep)—The sweep generator initiates a sweep burst beginning at the start frequency and ending after a specific number of cycles which is determined by the burst length.

SWP OUT **FUNC OUT** BURST LENGTH = 4 B1,S2,G1 (Main Triggered, Sweep Triggered Externally, Main Triggered by Sweep)-External trigger triggers the sweep generator, which triggers the main generator to generate a single nonsymmetrical cycle as in external trigger.




Triggered B0.S2 (Main Cont, Sweep


Externally)—The main generator runs continuously at the start frequency, when an external trigger is received the main generator sweeps from the start to the stop frequency and resets to the start frequency.




B2,S2,G0 (Main Gated, Sweep Triggered Externally, Main Gated Externally)—A trigger input gates the main generator tus producing a gated sweep from the start freugency with the trigger duration determining the burst length.




B1,S2,G0 (Main Triggered, Sweep Triggered, Main Triggered Externally)—An external pulse triggers the main and sweep generators, which produces a single sweeping cycle near the start frequency.




B2,S2,G1 (Main Gated, Sweep Triggered Externally, Main Gated by Sweep)—The sweep generator is triggered which gates and sweeps the main generator for the duration of the sweep time.




B3,S2,G0 (Main Burst, Sweep Time Externally, Main Triggered Externally)—External trigger triggers a sweep burst from the main generator. Burst duration is set by the burst length.




B1,S3,G0 (Main Triggered, Triggered Sweep/Triggered Sweep Reset Externally, Main Triggered Externally)—An external trigger simultaneously triggers the main and sweep generators that generates a single nonsymmetrical cycle at the start frequency. A second trigger resets the generator to the start frequency and triggers the main geneartor producing a single nonsymmetrical cycle at the stop frequency.




B3,S2,G1 (Main Burst, Sweep Triggered, Main Triggered by Sweep)—The sweep generator, triggered by an external trigger, triggers the main generator. The burst duration is set by the burst length.



B1,S3,G1 (Main Triggered, Triggered Sweep/Triggered Sweep Reset Externally, Main Triggered by Sweep)—Is identical to external trigger except the second trigger will not trigger the main generator.




B0,S3 (Main Cont, Triggered, Reset Sweep)—The main generator runs continuously at the start frequency. When triggered, the main generator sweeps to the stop frequency and holds. a second trigger resets the main generator from the stop to start frequency.




SWP OUT


FUNC OUT

B2,S3,G0 (Main Gated, Triggered Sweep/Triggered







B2,S3,G1 (Main Gated, Triggered Sweep/Triggered Reset Externally, Main Gated by Sweep)—The main generator is gated by the triggered sweep generator. The sweep burst sweeps from the start frequency to the stop frequency with burst duration determined by sweep time. A second trigger resets the sweep generator to the start frequency without triggering the main generator.



B3,S3,G1 (Main Burst, Triggered Sweep/Triggered Reset Externally, Main Triggered by Sweep)—A sweep burst of the main generator is started by an externally triggered sweep generator. The burst sweeps from the start frequency for a period set by the burst length. A second triggers the sweep generator without triggering the main generator.



B3,S3,G0 (Main Burst, Triggered Sweep/Triggered Sweep Reset Externally, Main Triggered Externally)—The sweep and main generators are simultaneously triggered, which initiates a sweep burst beginning at the start frequency for a duration dependent upon the programmed burst length. A second trigger resets the sweep generator also triggering the main generator also triggering the burst length.



BURST LENGTH = 4


APPENDIX F OPTIONS 001 AND 002


Option 001: Stored Settings

Refer to paragraphs 1.2, 3.10 and 3.16.7 and the drawings and parts list following this page.


Option 002: High Stability Frequency Reference

Refer to paragraph 1.2, instrument schematic and reference board drawings/parts list in section 7.






THIS DOCUMENT CONTAINS PROPRIETARY INFOR-MATION AND DESIGN RIGHTS BELONGING TO WAVETEK AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION, DEBRATION, AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION.



MADE FROM 0100-00-0822-3E

REMOVE ALL BURRS AND BREAK SHARP EDGES	DRAWN	DATE	W	AVE	TEK SAN DIEGO .	CALIFORNIA
MATERIAL	PROJENGR		TITLE			
FINISH WAVETEK PROCESS	TOLERANCE UNL OTHERWISE SPEC XXX 010 ANC	PCA STORED SETTINGS				
	DO NOT SCALE DWG		MODEL NO	178	1100-00-0822	AEV
			CODE	23338	SHEET	OF



OPERATOR'S & MAINTENANCE MANUAL

Model178-S-1324

50 MHz Programmable Waveform Synthesizer

Model 178-S-1324 is identical to the standard 178 plus the addition of a TTL 50Ω line driver on J25, MARKER OUT, for increased drive capability. See insert immediately following this page for the schematic change.

© 1986 Wavetek


This document contains information proprietary to Wavetek and is provided solely for instrument operation and maintenance. The information in this document may not be duplicated in any manner without the prior approval in writing from Wavetek.



WAVETEK SAN DIEGO, INC. 9045 Balboa Ave., San Diego, CA 92123 P. O. Box 85265, San Diego, CA 92138 Tel 619/279-2200 TWX 910/335-2007

Manual Part Number: 1300-00-0168 Instrument Part Number: 1000-00-0168

178-S-1324



Changes to the Frequency Generator PCA schematic 1104-00-3278, Sheet 4.