#### PUBLICATION NO. 980599



### RACAL-DANA

RACAL-DANA INSTRUMENTS INC. 4 Goodvear Street, P.O. Box C-19641, Irvine, CA 92713 Telephone: 714/859-8999, TWX: 910-595-1136, TLX 67-8341

RACAL-DANA INSTRUMENTS LTD. Hardley Industrial Estate, Hythe, Southamoton, Hamosnire, S04 6ZH, England Teleonone: (0703) 843265, FAX. (0703) 848919, TLX, 47600

> RACAL-DANA INSTRUMENTS S.A. 18 Avenue Dutartre, 78150 Le Chesnav, France Telephone: (1) 3-955-8888, TLX: 697 215

RACAL-DANA INSTRUMENTS GmbH. Hermannstrasse 29. D-6078 Neu isenburg, Federal Republic of Germany Telephone: 06102-2861/2. TLX: 412896

RACAL-DANA INSTRUMENTS ITALIA srl. – Via Mecenate 84/A, 20138 Milano MI, Italy Taleonone, (02) 5052767, (02) 5052686, (02) 503444, TLK – 315697

OF GAL

#### PUBLICATION DATE: DECEMBER 1988

,

# FOR YOUR SAFETY

Before undertaking any maintenance procedure, whether it be a specific troubleshooting or maintenance procedure described herein or an exploratory procedure aimed at determining whether there has been a malfunction, read the applicable section of this manual and note carefully the **WARNING** and **CAUTION** notices contained therein.

The equipment described in this manual contains voltage hazardous to human life and safety and which is capable of inflicting personal injury. The cautionary and warning notes are included in this manual to alert operator and maintenance personnel to the electrical hazards and thus prevent personal injury and damage to equipment.

If this instrument is to be powered from the AC line (mains) through an autotransformer (such as a Variac or equivalent) ensure that the common connector is connected to the neutral (earthed pole) of the power supply.

Before operating the unit ensure that the protective conductor (green wire) is connected to the ground (earth) protective conductor of the power outlet. Do not defeat the protective feature of the third protective conductor in the power cord by using a two conductor extension cord or a three-prong/two-prong adaptor.

Maintenance and calibration procedures contained in this manual sometimes call for operation of the unit with power applied and protective covers removed. Read the procedures carefully and heed Warnings to avoid "live" circuit points to ensure your personal safety.

Before operating this instrument:

- 1. Ensure that the instrument is configured to operate on the voltage available at the power source. See Installation Section.
- 2. Ensure that the proper fuse is in place in the instrument for the power source on which the instrument is to be operated.
- 3. Ensure that all other devices connected to or in proximity to this instrument are properly grounded or connected to the protective third-wire earth ground.

If at any time the instrument:

- Fails to operate satisfactorily
- Shows visible damage
- Has been stored under unfavorable conditions
- Has sustained stress

It should not be used until its performance has been checked by qualified personnel.

and the second s

Second and the second sec

No. or other states of the sta

. •

-an.

\* -----

. •

 $H_{\rm ext}(x) = - \frac{1}{2} \left( \frac{1}{2} \left( \frac{1}{2} - \frac{1}{2} \right) \right) \left( \frac{1}{2} \left( \frac{1}{2} - \frac{1}{2} \right) \right) \left( \frac{1}{2} - \frac{1}{2} \right)$ 

an an the second s

----

.

.

## TABLE OF CONTENTS

### Section

0

1

ļ

Contraction of the local distance of the loc

A COLUMN

#### <u>Title</u>

L.1 L.2 L.3 L.4 L.5 L.6 L.6.2 L.6.3 L.6.4 L.7	GENERAL INFORMATION1-1Introduction1-1Summary1-1Specifications1-1Safety1-17Product Support1-17General Description1-17Special Functions1-17GPIB Interface1-17Models 1995/1996-02 M1-17Options1-17
2 2.1 2.2 2.3 2.4 2.5 2.5.2 2.5.3 2.6 2.6.1 2.6.2 2.7 2.7.2 - 2.7.3 2.8 2.9 2.9.1	INSTALLATION & PREPARATION FOR USE2-1Introduction2-1Unpacking and Inspection2-1Reshipment Instructions2-1Bench Operation2-1Equipment Rack Installation2-1Fixed-Mount Option 60 Installation2-1Slide-Mount Option 65 Installation2-3Miscellaneous Option Installation2-12Rear-Panel Input Option 012-12High-Stability Oven Oscillator Option 04E2-15Power Connections2-16Line Voltage Selection2-17Storage and Temperature2-18Functional Check2-18Introduction2-18
$\begin{array}{c} 3\\ 3.1\\ 3.2\\ 3.2.2\\ 3.2.3\\ 3.2.4\\ 3.2.5\\ 3.3\\ 3.3.1\\ 3.3.2\\ 3.4\\ 3.4.1\\ 3.4.2\\ 3.4.3\\ 3.4.4\\ 3.4.5\\ 3.4.6\\ 3.4.7\\ 3.4.8\\ 3.4.9\\ \end{array}$	LOCAL OPERATION3-1Introduction3-1General Operating Information3-1Power-On and Self Test3-1Home State3-1Main Display3-2Keyboard Organization3-2Panel Descriptions3-3Front Panel Features3-3Rear Panel Features3-14Operating Procedures3-15Measurement Functions3-15Trigger Level Setting3-27Gate Time and Resolution3-29Delay Mode3-29Arming/Gating Selection3-30Math Function (R-X)Y/Z3-30Statistical Functions3-31Special Functions3-32Error Codes3-35

#### TABLE OF CONTENTS (Cont'd)

Section	Title	Page
$\begin{array}{c} 4\\ 4.1\\ 4.1.1\\ 4.2\\ 4.2.3\\ 4.3\\ 4.4\\ 4.4.1\\ 4.4.2\\ 4.4.3\\ 4.5\\ 4.5.1\\ 4.5.2\\ 4.5.3\\ 4.6\\ 4.5.1\\ 4.5.2\\ 4.5.3\\ 4.6\\ 4.6.1\\ -\\ 4.7\\ 4.7.1\\ 4.8\\ 4.8.1\\ 4.8.2\\ 4.9\end{array}$	SYSTEM OPERATION General Purpose Interface Bus Introduction GPIB Description GPIB Handshake GPIB Address Assignment Interface Message Repertoire and Response Introduction Listen and Talk Address Commands Addressed and Universal Commands GPIB Operating Modes Introduction Talk-Only Mode Addressed Mode Output Message Format (Talker) Introduction Service Request (SRQ) Status Byte Introduction Introduction Device-Dependent Commands GPIB Errors	$\begin{array}{c} \cdot 4 - 1 \\ \cdot 4 - 1 \\ \cdot 4 - 2 \\ \cdot 4 - 5 \\ \cdot 4 - 8 \\ 4 - 11 \\ 4 - 11 \\ 4 - 11 \\ 4 - 11 \\ 4 - 11 \\ 4 - 14 \\ 4 - 14 \\ 4 - 14 \\ 4 - 15 \\ 4 - 15 \\ 4 - 15 \\ 4 - 15 \\ 4 - 15 \\ 4 - 20 \\ 4 - 21 \\ 4 - 21 \\ 4 - 21 \\ 4 - 22 \end{array}$
$\begin{array}{c} 4.9\\ 5\\ 5.1\\ 5.2\\ 5.2.2\\ 5.3\\ 5.3.1\\ 5.3.2\\ 5.3.3\\ 5.3.4\\ 5.3.5\\ 5.3.6\\ 5.3.7\\ 5.3.8\\ 5.3.9\\ 5.3.10\\ 5.3.10\\ 5.3.11\\ 5.3.12\end{array}$	THEORY OF OPERATION. Introduction	.5-1 .5-1 .5-2 .5-5 .5-5 .5-7 5-15 5-15 5-21 5-24 5-28 5-28 5-28 5-28 5-30 5-30
6 6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 6.8.3 6.8.3 6.8.4 7	MAINTENANCEPerformance TestsRequired Equipment for Performance TestsPerformance Test ProceduresCalibrationRequired Equipment for CalibrationCalibration ProcedureVerification ProcedureVerification ProcedureInternal Reference AdjustmentReference Oscillator Frequency CheckAdjustment Procedure	
8	PARTS LIST	8-1

iv

ωĢ

# LIST OF ILLUSTRATIONS

### Figure

- the second second

v

#### <u>Title</u>

1.1	Models 1995/1996 Universal Timer/Counter (1996 Shown)
2.1	Fixed-Mount Angle-Bracket Detail
2.1	Rear Corner Foot, Side Panel, and Handle Detail
	Loading the Alignment Blocks
2.3	Slide-Mount and Bracket Assembly
2.4A/B	Rear End Slide-Mount Rack Dimensions
2.5	Rear End Slide-Mount Rack Dimensions
2.6	Rear-Panel Input (Option 01) Installation
2.7	Option 04E Installation
2.8	AC Line Voltage Selection
2.9	AC Line voltage Selection
3.1	Trigger Level Setting
4.1	GPIB Connector (Rear Panel)
4.2	Interface Signal Pin Assignments
4.3	Handshake Sequence
4.4	Handshake Flow Chart
5.1	Simplified Overall Block Diagram
5.2	Simplified Block Diagram for Channel A/B
5.3	Input Switch Circuitry for AC/DC and Attenuator
5.4	Start/Stop Buffer Amplifier Stage
5.5	Level Shifting and Hysteresis Control
5.6	Simplified Schematic for the START DAC
5.7	Simplified Schematic for the Auto-Trigger Start Circuitry
5.8	Simplified Block Diagram for Channel C (1996)
5.9	Simplified Diagram for the Measurement Logic Block
5.10	Simplified Schematic for the Synchronization Circuitry
5.11	Simplified Diagram of the TEC Interpolator
5.12	Simplified Schematic for the Display Board
5.13	Simplified Schematic for the Microprocessor Block
5.14	Simplified Diagram for the External Arming/Gating Block
5.15	Simplified Schematic for the Internal Gate Timer
5.16	Simplified Diagram for the External Frequency
	Multiplier Block
5.17	Input Circuit and Pulse Generator
5.18	Phase-Locked Loop-Controlled Oscillator
5.19	External Reference Detector
5.20	Simplified Block Diagram for Channel D
5.21	Simplified Diagram for the GPIB Block
6.1	Internal Reference Adjustment Setup

### LIST OF TABLES

#### Table

36

10

53

.85

: :8:

18

.

#### <u>Title</u>

	Technical Specifications1-2
1.1	Technical Specifications
3.1	Front-Panel Controls, Indicators, and Connectors
3.2	Rear-Panel Controls and Connectors
3.3	Frequency Measurement
3.4	Period Measurement
3.5	Time Interval Measurement
3.6	Total A by B Measurement
3.7	Manual Totalize Measurement
3.8	Ratio A/B and C/B Measurements 3-21
3.9	Positive/Negative Pulse Width Measurements
3.10	Rise A/Fall A Measurements
3.11	Phase A rel B Measurement
3.12	Duty A Measurement
3.13	Slew A Measurement
3.13	Special Functions (SFs)
	Error Codes
3.15	Non-Vol Memory Locations
3.16	Non-vol Memory Locations
4.1	IEEE-488-1978 Standard Interface Subset Capability
4.2	1995/1996 GPIB Addresses and Talk/Listen Codes
4.3	Addressed and Universal Commands
4.4	Measurement and "One-Time" Output Formats
4.5	Basic 23-Byte Output Format
4.6	Alpha Header Output Codes
4.7	High Speed Data (ASCII) Output
4.8	Status Byte Format
4.9	Valid Terminators
4.10	-Counter Initialize Code
4.11	Numerical Input Format
4.12	Measurement Function Codes
4.13	Predefined (Forced) Front-Panel Settings
4.14	Valid Channels for External Arming/Gating
4.15	Math Codes
4.16	Memory Codes
4.17	Statistics Codes
4.18	Gate/Delay Codes
4.19	Input Control Codes
4.19	Arming Codes
-	Learn Codes
4.21	Measurement Mode Codes
4.22	Miscellaneous Codes
4.23	Calibration Codes
4.24	
4.25	GPIB Error Messages and Codes
5.1	Signal Lines and Functions
6.1	Required Test Equipment for Performance Tests
6.2	Self Test
6.3	Input A Sensitivity Performance Test, I
6.4	Input A Sensitivity Performance Test, II
6.5	Input B Sensitivity Performance Test, I
6.6	Input B Sensitivity Performance Test, II
6.7	Input C Sensitivity Performance Test (1996)
6.8	Period A Performance Test
6.9	Time Interval A-+B Performance Test

.

vi

#### LIST OF TABLES (Cont'd)

Table

...

#### Title

#### 6.10 6.11 6.12 6.13 6.14 6.15 6.16 6.17 6.18 6.19 . 8.1

· ...

 Page

11.

 $\mathcal{N}_{\mathcal{M}}^{(1)} = \sum_{i=1}^{n}$ 

°Č i ⊡ i ----**□** Ë ---------tC (O)ë ৃ 0 \*\*\* õ 0.114 0 - +C ] 0 1 POWER 1990 SERIES UNIVERSAL SYSTEMS COUNTER RACAL-DANA



3

.

1

ŗ

n

е

d

-1

1

#### 1.1 INTRODUCTION

1.1.1 This Instruction Manual provides information for installing, operating, and servicing of Racal-Dana's Universal Systems Counters Models 1995/1996. The designations 1995/1996 are used throughout this manual. Figure 1.1 shows the 1996. Both the 1995/1996 offer universal counter functions using Inputs A and B. The 1996 also provides high-frequency Input C for frequency measurements to 1.3 GHz. Input D, located on the rear panel, provides for external arming and gating. All personnel using the 1995/1996 are encouraged to thoroughly read this manual before operating or servicing either instrument.

#### 1.2 SUMMARY

**1.2.1** This manual is organized into eight sections:

SECTION 1. General Information: published specifications, safety considerations, product support, general description, and options.

SECTION 2. Installation & Preparation for Use: unpacking and initial inspection, reshipment, setup, field installation of options, power connections storage and ventilation.

SECTION 3. Local Operation: bench operation, including general operating information, panel descriptions, and measurement procedures.

SECTION 4. System Operation: GPIB system operation.

SECTION 5. Theory of Operation: general theory of operation.

SECTION 6. Maintenance: Performance tests and basic calibration information for the 1995/1996.

SECTION 7. Drawings: assembly and schematic drawings.

SECTION 8. Parts List: replaceable parts and assemblies.

#### 1.3 SPECIFICATIONS

**1.3.1** Table 1.1 lists the 1995/1996 specifications. They specify the performanc standards to which either instrument should be tested during necessary calibration an servicing.

#### Table 1.1 - Technical Specifications

#### GENERAL DESCRIPTION

The 1995/1996 system universal counter utilizes a microprocessor-controlled multiple register data acquisition IC for counting and timing to 200 MHz (1.3 GHz on the 1996 with Input C). The counter provides the following measurement functions: frequency, frequency ratio, period, 1-ns resolution time interval, automatic pulse parameters (including duty cycle and slew rate), phase, and totalize. Time interval averaging is available via software-derived functions.

The frequency range on Inputs A and B is 0 to 200 MHz; 40 MHz to 1.3 GHz on Input C using an additional board. Trigger levels on Inputs A and B can be set manually via the front panel keypad or via auto-trigger with 50% trigger points. The DC offset component of the input signal may be tracked by auto-triggering in between readings in the manual mode (peak tracking). Use of a timing error correction (TEC) technique permits measurements with 9-digit resolution in one second and a single-shot time-interval resolution to 1 ns.

The counter is housed in a 3.5" high X 19" wide full-rack X 19" deep standard corporate enclosure. Total weight does not exceed 22 lbs (10 kg). Unit is adaptable to rack or bench top use.

#### INPUT CHARACTERISTICS

Inputs A and B

Channel Input:

Frequency Range:

. Al

AC Coupled

DC Coupled

Sensitivity, Sine Wave:

Sensitivity, Pulse (Frequency Mode):

Sensitivity, Pulse (T.I. Mode):

Hysteresis:

Start/stop channels for each input provide common measurements for Input A and Input B.

0 to 200 MHz

20 Hz to 200 MHz

25 mV rms to 100 MHz 50 mV rms to 200 MHz

150 mV p-p; 2.5 ns min. width with 75 mV overdrive.

75 mV p-p; 5 ns min. width with 35 mV overdrive.

Sensitivity reduces by X 4 (nominally). Dynamic range bandwidth limited to approximately 50 MHz.

1-2

ŝ

1

Ĵ

No.

and the second second

:

;

 $d\mu^{*}$ 

Filter:	Independently selectable Input A and Input B; 100 kHz, nominal. Greated than 20 db attenuation from 10-200 MHz.
Note: The Filter and Hysteresis functions m	ay be combined to increase noise immunity.
Dynamic Range (X1):	75 mV to 10V p-p to 25 MHz 75 mV to 5V p-p to 100 MHz 150 mV to 2.5V p-p to 200 MHz
Signal Operating Range (X1):	-5V DC to +5V DC
Grosstalk at 100 MHz:	500 mV rms*
*Sine wave into either input will not trigger	the other input.
Triggering:	
Trigger Level Ranges:	5,50,250V peak (X1, X10, X50)
Trigger Level:	Adjustable to $\pm 100\%$ of input voltage range with a resolution of 0.2% of input range (10 mV on X1). Level is displayed on front panel.
Trigger Slope:	+ or -, selectable with digital hysteres compensation.
Trigger Level Setting Accuracy $(25^{\circ}C \pm 1^{\circ}C)$ (X1 range)	± 1% of trigger level ±10 mV
Trigger Level Temperature Coefficient (X1 range)	±.5 mV/°C
Auto-Trigger	
Frequency Range:	DC and 30 Hz to 100 MHz (AC or DC Coupled), usable to 200 MHz
Minimum Amplitude:	150 mV p-p
Accuracy of Trigger Level Readout:	Same as "Read Amplitude Peak" accuracy
Response Time:	650 ms typical 1s maximum
Note: The Auto-Trigger function is indepe	ndent of the input-signal duty cycle.

	Table 1.1 - Technic
	Coupling:
	Impedance:
	High, Separate and Common
	50 Ohm
	Damage Level:
	1 megohm input impedance
	• • 
	50 ohm input impedance
	Input C
Negative -	Frequency Range:
	Sensitivity, Sine Wave:
	Dynamic Range:
	Impedance:
	VSWR
	Maximum Operating Input:
	Maximum Input: (without damage)
	Input D (Gate Control Input)
	Sensitivity, Pulse:

1 megohm shunted by 40 pF (nominal) 50 ohms nominal X1: 260V(DC + AC rms) DC to 2 kHz $5 \times 10^{5}/f V$ , 2 kHz - 100 kHz 5V rms, 100 kHz - 200 MHz X10,X50: 260V (DC + AC rms) DC to 20 kHz  $5 \times 10^6$ /f V, 20 kHz to 100 kHz 50V rms, 100 kHz to 200 MHz 5V rms (DC to 200 MHz) 40 MHz to 1.3 GHz 10 mV rms to 1.0 GHz 100 mV rms to 1.3 GHZ 40 dB to 1 GHz 20 dB to 1.3 GHz 50 ohms nominal, AC-coupled 2:1 at 1 GHz 1V rms 7V rms (fuse-protected) 300 mV p-p; 50 ns min. width with 150 mV overdrive

AC or DC, independently selectable

Impedance:	10 kilohms shunted by $\leq$ 35 pF
Damage Level:	± 20V (DC + AC peak)
Triggering	
Trigger Levels:	TTL or zero-crossing, selectable via s function or through GPIB interface
Trigger Slope:	+ or -, selectable via special function or
FREQUENCY MEASUREMENT	
Inputs A & B	
Range:	
Input A: (B selectable through Special Function 21 or GPIB)	0 to 200 MHz
LSD Displayed:	(1 ns/Gate Time) X Frequency (i.e., 9 digits in one second)
Resolution:	±(1 X LSD) ± 1.4 X (Trigger Error Time) X Frequency
Accuracy:	<u>+</u> Resolution <u>+</u> Time Base Error x Frequ
Gate Time:	
Range:	Selectable from 200 ns to 100 sec.
Resolution:	≥1 ms, 0.1% <1 ms, 0.1 µs
Input C (1996 only)	
Range:	40 MHz to 1.3 GHz
LSD Displayed:	(1 ns/Gate Time) X Frequency
Resolution:	(LSD)
Accuracy:	<u>+</u> Resolution <u>+</u> Time Base Error x Frequencies

\* Refer to Definitions, Trigger Error

]

:e

.1

3

1-5

PERIOD MEASUREMENT	
Range:	5 ns to 1.0 X $10^7$ s
LSD Displayed:	(1 ns/Gate Time) X Period
Resolution:	± (1 X LSD) ± 1.4 X (Trigger Error*/Gate Time) X Period
Accuracy:	<u>+</u> Resolution <u>+</u> Time Base Error x Period
TIME INTERVAL MEASUREMENT	
Input Configuration:	
Separate:	Input A start/Input B stop Input B start/Input A stop (through Special Function 21 or GPIB)
Common:	Input A or Input B start and stop
Range:	-3 ns to 1.0 X $10^7$ sec
LSD Displayed:	1 ns (100 ps using Average mode)
Resolution:	± (1 X LSD) ± (Start Trigger Error*) ± (Stop Trigger Error*)
Accuracy:	<u>+</u> (Resolution) <u>+</u> (Time Base Error) X TI <u>+</u> (Trigger Level Timing Error**) <u>+</u> 2ns
Time Interval Delay:	Programmable 200 ns to 100 s
Delay Resolution:	≥1 mSec, 0.1% <1 mSec, 0.1 µs
Delay Accuracy:	Same as Delay Resolution
RISE/FALL TIME	
Range:	5 ns to 25 ms
Minimum Pulse Height:	250 mV p-p
Minimum Pulse Width:	15 ns at signal peaks

·

\* Refer to Definitions, Trigger Error
\*\* Refer to Definitions, Trigger Level Timing Error

1-6

State of the second

LSD Displayed:	Same as Time Interval Specification
Resolution:	• Same as Time Interval Specification
Accuracy:	Same as Time Interval Specifica with Trigger Level Timing Err computed at 10% and 90% tri points
PULSE WIDTH	
Range:	5 ns to 33 ms $(10^7 \text{ s for manually})$ trigger levels)
LSD Displayed:	Same as Time Interval Specification
Resolution:	Same as Time Interval Specification
Accuracy:	Same as Time Interval Specifica with Trigger Level Timing Err computed at 50% trigger points
DUTY CYCLE	
Range: -	0.01% to 99.99%
Frequency Range:	30 Hz to 100 MHz (to DC for man set trigger levels)
LSD Displayed:	0.01% or 1 ns/period x 100% (which is greater)
Resolution:	Pulse Width Resolution x 100% Period
Accuracy:	$\pm$ LSD $\pm \left(\frac{\text{Pulse Width Accuracy}}{\text{Period}}\right)^2$
SLEW RATE	
Range:	10V/s to 2 X $10^9$ V/s
Transition Time Range:	5 ns to 30 ms
Minimum Pulse Height:	250 mV p-p

\*\* Refer to Definitions, Trigger Level Timing Error

. 1-7 1

٠

ר \* נ

t

n ∗

У

ľ

0%

Table 1.1	- Technical Specifications (Cont'd)
LSD Displayed:	<u>1 ns</u> X Slew Rate (to 3 digits) Transition Time
Resolution:	$\pm \left[ \frac{(\text{Stop Trig Level-Start Trig Level}) + 10 \text{ mV}}{0.9 \text{ x (Transition Time-Transition Time Resolution)}} - \text{Slew} \right]$
Accuracy:	$\frac{1}{10.9 \text{ x (Transition Time-Transition Time Accuracy)}} - \text{Slew}$
The magnitude of the slew rate values are obtained on selectin	e is displayed on the 7-segment display readout. Negative g slope $\backslash$ .
FREQUENCY RATIO MEASUR	REMENT
Ratio A/B (software) (Ratio B/A is available via Spe	cial Function 21)
Range:	
Input A	0 to 200 MHz
Input B	0 to 200 MHz
Accuracy:	$\pm$ (Accuracy of $F_A$ )/ $F_A \pm$ (Accuracy of $F_B$ )/ $F_B$
Where $F_A$ and $F_B$ are the freq	uencies of input signals A and B, respectively.
Ratio A/B (hardware)	
Range:	
Input A	0 to 100 MHz
Input B	0 to 100 MHz

.

A Production of the York

Sector Sector Sector

Santon contraction

<u>, 20</u>

r i

100

j de la

LSD Displayed:	Ratio
The transferrance of the second se	F <sub>A</sub> X Gate Time
Where $F_A$ is the higher frequency, co	onnected to the numerator input
Resolution:	<u>±</u> LSD <u>±</u> T <sub>B</sub> X Ratio Gate Time
Where T <sub>B</sub> is the denominator trigger	error on lower frequency Input B
Accuracy:	Same as Resolution
Ratio C/B (hardware) (Ratio C/A is available via Special F	unction 21)
Range:	
Input C	40 MHz to 1.3 GHz
Input B	0 to 100 MHz
LSD Displayed:	Ratio X 64 F <sub>C</sub> X Gate Time
Where $F_C$ is Input C frequency.	
Resolution:	± LSD ± T <sub>B</sub> X Ratio Gate Time
Where T <sub>B</sub> is denominator trigger err	or on lower frequency Input B
Accuracy:	Same as Resolution
Ratio C/B (software)	
Range:	
Input C:	40 MHz to 1.3 GHz
Input B:	0 to 200 MHz

•

1-9

areas and

**S** 

**June 1** 

1

Ì

J

j

•

.

.

.2 1 s

Accuracy:	(± Accuracy of $F_C/F_C$ ) ± (Accuracy of $F_B$ )/ $F_B$
Where $F_{C}^{}$ and $F_{B}^{}$ are the f	requencies of input signals C and B, respectively.
TOTALIZE A BY B	
(Totalize B by A available	via Special Function 21)
Range:	0 to 100 MHz
Start/Stop:	Input B or manual via Special Function 61
LSD Displayed:	1 Count
Resolution:	LSD
Accuracy:	Same as Resolution
(Phase B relative to A avai	ilable via Special Function 21)
(Phase B relative to A avai	
(Phase B relative to A avai Range:	ilable via Special Function 21) 0 to 360 <sup>0</sup> 150 mV p-p using Auto-Trigger function
(Phase B relative to A avai Range:	ilable via Special Function 21) 0 to 360°
(Phase B relative to A avai Range: Minimum Signal:	ilable via Special Function 21) 0 to 360 <sup>0</sup> 150 mV p-p using Auto-Trigger function
(Phase B relative to A ava Range: Minimum Signal: LSD Displayed:	ilable via Special Function 21) 0 to 360 <sup>0</sup> 150 mV p-p using Auto-Trigger function 25 mV rms Manual Trigger settings Continuous monitoring of measurement provides optimum resolution based on Period and Time
(Phase B relative to A avai Range: Minimum Signal: LSD Displayed: Resolution:	<pre>ilable via Special Function 21)     0 to 360°     150 mV p-p using Auto-Trigger function     25 mV rms Manual Trigger settings     Continuous monitoring of measurement provides     optimum resolution based on Period and Time     Interval Resolution     ± LSD ± TI Resolution x 360°</pre>
(Phase B relative to A ava Range: Minimum Signal: LSD Displayed:	<pre>ilable via Special Function 21)     0 to 360°     150 mV p-p using Auto-Trigger function     25 mV rms Manual Trigger settings     Continuous monitoring of measurement provides     optimum resolution based on Period and Time     Interval Resolution     ± LSD ± <u>TI Resolution x 360°     PERIOD A</u></pre>
Range: Minimum Signal: LSD Displayed: Resolution: Accuracy:	<pre>ilable via Special Function 21)     0 to 360°     150 mV p-p using Auto-Trigger function     25 mV rms Manual Trigger settings     Continuous monitoring of measurement provides     optimum resolution based on Period and Time     Interval Resolution     ± LSD ± <u>TI Resolution x 360°     PERIOD A</u></pre>

.

-

.

. Қ

 $\sim 0$ 

 $S_{\frac{1}{2}}^{\mu}$ 

33

S

 $\mathcal{D}$ 

TIME BASE (See Option 04E)			
Frequency:	10 MHz		
Aging:	<1 ppm per month <2 ppm for first year		
Temperature Stability:	$\pm~10$ ppm over the range $0^{\rm O}$ to $50^{\rm O}$ referenced to $25^{\rm O}{\rm C}$		
External Standard Input:			
Frequency:	1, 5, 10 MHz		
Level:	Min., 500 mV rms, Max., 5V rms		
Impedance:	1 kilohm		
Internal Standard Output:			
Frequency:	10 MHz		
Level:	>1V p-p into 50 ohms		
A R MIN G			
Start Arm:	• :		
Input:	Inputs A, B or D, selectable via Spec Functions 82.0-83.3		
Start Arm:	(+) or (-) edge, selectable via spec function applied to external arm ing allows counter to start a measureme cycle		

.

.

-----

 $\gamma$ 

757

1-11

ſ	
	External Gate:
	Input:
	Start Arm:
	Stop Arm:
	Synchronous Window Auto-Trigger: (Syn. Wind. AT)
	Input:
e .	Start/Stop Edges:
	<u>~</u>
	PEAK SIGNAL MEASUREMENT
	PEAK SIGNAL MEASUREMENT The auto-trigger function may be u minimum, and peak-to-peak values
	The auto-trigger function may be u
	The auto-trigger function may be u minimum, and peak-to-peak values
	The auto-trigger function may be u minimum, and peak-to-peak values Display:
·····	The auto-trigger function may be u minimum, and peak-to-peak values Display: Frequency Range:
	The auto-trigger function may be u minimum, and peak-to-peak values Display: Frequency Range: Dynamic Range:
	The auto-trigger function may be u minimum, and peak-to-peak values Display: Frequency Range: Dynamic Range: Resolution:

Inputs A, B or D, selectable via Special Functions 85.0-88.3

(+) or (-) edge, selectable via special function applied to external arm input allows counter to start a measurement cycle

(+) or (-) edge, selectable via special function applied to external arm allows counter to stop input measurement cycle

Inputs A, B or D, selectable via Special Functions 91.0-94.3

(+) or (-), selectable via special function applied to external arm input allows the auto-trigger function to establish the (+) and (-) signal peaks and trigger level only during the period when the arming signal is present

#### EMENT

n may be used to determine and indicate the peak maximum, peak eak values of the measurement signal applied to Inputs A or B.

Display:	Individual 3-digit displays for Inputs A and B.
Frequency Range:	DC and 30 Hz to 25 MHz
Dynamic Range:	.15 to 10V p-p (X1 attenuation)
Resolution:	10 mV (X1 attenuation)
Accuracy:	± 5% of peak-to-peak voltage ± 20 mV for sine waves
· .	$\pm$ 2% of peak-to-peak voltage $\pm$ 20 mV for pulses > 20-ns wide and $\geq$ 5 ns rise time

.

1-12

	Specifications (Cont'd)
STATISTICS	
Sample Size:	2 to 9999
Standard Deviation:	Displays Standard Deviation of samp size (n)
Average:	Displays Average (mean) value sample size (n)
Highest:	Using Special Function 51, the higher value in sample size (n) is displayed
Lowest:	Using Special Function 52, the lower value in sample size (n) is displayed
МАТН	
to Statistics Function. Display = $\frac{\text{Reading} - X}{Z}$ Y Where X, Y and Z are constants entered an	nt functions. Note Math Function is applied pr
Constant (X, Y or Z) Range:	± 0.00000001E-9 to ± 9999999999999
Power-Up Condition:	$ \begin{array}{l} X = 0 \\ Y = 1 \\ Z = 1 \end{array} $
GPIB INTERFACE	
Standard:	IEEE-STD-488-1978
Programmable Controls	All front panel controls with exception of Power
Programmable Controls Universal Commands:	exception of Power
-	exception of Power Trigger, Clear, Remote, Local, Lo

Construction of

Ŋ

1-13

.

#### NON-VOLATILE MEMORY

Up to 10 complete front-panel settings may be stored for subsequent recall.

#### GATE OUT

A TTL-compatible signal is provided from a rear-panel BNC connector coincident with the measurement gate + 100 nanoseconds.

#### TRIGGER LEVEL OUTPUTS

Start and stop levels are available on the rear panel from BNC connectors for calibration purposes only.

#### DISPLAY

LED: 10 digit display, character size 0.43". Exponent digit, character size 0.43"

When measurement exceeds 10 digits, the least significant 10 digits are displayed, and the overflow indicator is lit.

TEMPERATURE PERFORMANCE

Operating Temperature: Storage Temperature:	$0^{\circ}$ C to +50°C -40°C to +75°C	
POWER REQUIREMENTS:	100, 120, 220, 240V rms ± 10% 50 to 400 Hz ± 10% 80 VA	
DIMENSIONS:	88.9 mm (3.5 in) High X 427.0 mm (16.8 in) Wide X 475 mm (18.7 in) deep	
WEIGHT:	10 kg (22 lb.)	

1-14

OPTIONS <sup>-</sup>	
Option 01 Rear-Panel Inputs	
Option 04E High-Stability Oven Oscillato	<b>7</b> C
Proportionally controlled ovenized Intern	nal Frequency Standard
Frequency:	10 MHz
Aging:	$< 5 \ \mathrm{X} \ 10^{-10}$ per day at time of shipmen
Temperature Stability:	$< 7 \text{ X } 10^{-9}$ over the range 0°C to 50°C
Line_Yoltage Stability:	$< 5 \times 10^{-10}$ two minutes after a 10% line voltage change
Option 04R Rubidium Precision Interna	l Frequency Standard
Frequency:	10 MHz
Long Term Drift:	$\leq$ 5 X 10 <sup>-11</sup> per month
	$\leq$ 5 X 10 <sup>-10</sup> per year
Temperature Stability:	$\leq 3 \times 10^{-10}$ from 0°C to +50°C
Line Voltage Stability:	$\leq 2 \times 10^{-11}$ from ±10% voltage chang
Option 60	
Rack mounting kit (fixed)	
Option 65	
Rack mounting kit (slides)	
DEFINITIONS	
LSD Least Significant Digit	
Trigger Error	
	(Volts) .
	Rate at Trigger Point (V/sec)
where e <sub>i</sub> = input ampl	lifier rms noise, 250 µV rms max
	al rms noise in 250 MHz bandwidth

\_\_\_\_ 15

-

]

Ŋ

") | |

14. Alexandre

. H

Table 1.1 - Technical Specifications (Cont'd)

#### Trigger Level Timing Error

Timing Error = (Trigger Level Error (V))/ (Seconds) Input Slew Rate at START trig point (V/sec) - (Trigger Level Error (V))/Input Slew Rate at STOP trig point (V/sec)

where Trigger Level Error =  $\pm 1\%$  of Trigger Level  $\pm 10$  mV

\_\_\_\_\_

. 255

#### 1.4 SAFETY

't

3

S

Э

С

3

С

l,

Ŧ

r

d

r

٥f

В

le

al

ld

17

1.4.1 The 1995/1996 incorporates a protective earth terminal and is designed to meet international safety requirements. Refer to the safety page "FOR YOUR SAFETY" immediately preceding the Table of Contents. Follow all <u>NOTES</u>, <u>CAUTIONS</u>, and <u>WARNING</u> to ensure personal safety and prevent damage to the instrument.

#### 1.5 PRODUCT SUPPORT

**1.5.1** Racal-Dana supports the 1995/1996 with Product Engineering, Service, and Part: Departments. A complete listing of service centers and field representatives is provided on the last two pages of the manual.

#### 1.6 GENERAL DESCRIPTION

1.6.1 The 1995/1996 is a universal counter designed for system or bench use. Basis measurement functions include Frequency, Period, Time, Ratio, and Totalize. Inputs A and I provide frequency measurement to 200 MHz; Input C (1996 only) extends frequency and ratis measurements to 1.3 GHz. Computational capabilities include Rise/Fall Time, Pulse Width Phase Measurement, Duty Cycle, Slew Rate, Statistical Data, and Math Operations. Inputs 4 and B incorporate independent Start and Stop channels with automatic or manual trigge selection. Input D on the rear panel is used for external arming and gating.

#### 1.6.2 Special Functions

1.6.2.1 Both the 1995/1996 provide a set of Special Functions, permitting extende measurements and capabilities beyond the front-panel keyboard. See Subsection 3.4.8 fc details.

#### 1.6.3 GPIB Interface

1.6.3.1 The 1995/1996 provides a GPIB interface as standard. This permits the execution c all front-panel operations except power-on and address selection. See Section 4 for GPI capabilities, addressing, and bus protocol.

#### 1.6.4 Models 1995/1996-02M

1.6.4.1 These two special versions incorporate a MATE(R)/CIIL interface and are availabl from Racal-Dana.

#### 1.7 OPTIONS

1.7.1 Options available for the 1995/1996 are listed below. Those specified on the origin order will be factory installed and ready for use. Section 2 provides information on the field installation of certain options. See the Specifications in Table 1.1 as required.

1-1

- a. Option 01 Rear Panel Input
- b. Option 04E High Stability Oven Oscillator
- c. Option 60 Fixed Rack Mount
- d. Option 65 Slide Rack Mount

\* A State of the Sta Second Contract Contracts -\* • · · 2

:

.

SECTION 2

L

m,

or

ms

int

he

nt.

for

am

is

tic

٠dy

for

er.

the

ons

2 - 1

#### 2.1 INTRODUCTION

2.1.1 This section describes the unpacking and inspection, reshipment, rack installatic miscellaneous option installation, power connections, and storage/temperature requirements f the 1995/1996.

#### 2.2 UNPACKING AND INSPECTION

2.2.1 Before unpacking the counter, check the exterior of the shipping carton for any sig of damage. All irregularities should be noted on the shipping bill. Remove the instrume carefully from its carton, preserving the factory packaging as much as possible. Inspect t counter for any defect or damage. Notify the carrier immediately if any damage is appare Have a qualified person check the instrument for safety before use.

#### 2.3 RESHIPMENT INSTRUCTIONS

2.3.1 Use the original packaging if it is necessary to return the counter to Racal-Dana 1 calibration and/or servicing. The original shipping carton and the instrument's plastic-for form will provide the necessary support for safe reshipment. If the original packaging unavailable, reconstruct it as much as possible. Wrap the counter in plastic; then use plas spray foam to surround and protect the instrument. Reship in either the original or new, stur shipping carton.

#### 2.4 BENCH OPERATION

2.4.1 The 1995/1996 is equipped with a tilt-bail to elevate the front of the instrument easy operation. The tilt-bail is attached to the two front feet on the bottom of the count For use, the bail is pulled down to its vertical position.

#### 2.5 EQUIPMENT RACK INSTALLATION

2.5.1 The 1995/1996 can be mounted in a standard 19-inch equipment rack using either Fixed-Mount Option 60 or Slide-Mount Option 65. Installation instructions for these two opti follow.

#### 2.5.2 Fixed-Mount Option 60 Installation

2.5.2.1 Refer to Figure 2.1 for this procedure. The installation package includes:

- a. Flange-Mount angle-brackets (2)
- b. Front corner-inserts for nonhandle installations (2)
- c. Flathead  $\#8-32 \ge 1/2 \text{ screws}(4)$



#### Figure 2.1-Fixed-Mount Angle-Bracket Detail

2.5.2.2 Remove the tilt-bail by applying pressure inward on the bail legs, then unhooking the bail from the bench feet.

- 2.5.2.3 Remove the bench feet and side panels by completing the following steps:
  - a. Unscrew the two phillips head screws from each rear corner-foot. This frees the corner-feet, covers, and side panels
  - b. Remove the two rear corner-feet from the case
  - c. Place the instrument bottom-up, then slide the bottom cover 1/2 inch towards the rear panel and lift off. The top cover slides off in the same manner
  - d. Remove the four bench feet from the bottom cover by unscrewing the phillips head retaining screws from each foot
  - e. Slide the side panels down their retaining tracks towards the rear, then remove the panels. (With side panels off, the retaining screws-2 per side-for the front handles/corner inserts are exposed.)
- 2.5.2.4 Install the flange-mount angle-brackets by completing the following steps:
  - a. Remove the retaining screws for both handles/corner inserts, leaving the handles/corner inserts in place

			b.	Place an angle bracket over each handle/corner insert, alignin holes over the retaining screw holes	ng th	e mounti	
			с.	Insert two replacement flathead #8-32 x 1/2 screws through ea and handle/corner-insert combination, then screw securely to th	ch an e cas	gle brack e	
		2.5.2.5 edge of	the of	emble the instrument by replacing the top and bottom covers, overs into the groove in the front panel. Do not attempt e panels. Complete the procedure by screwing the two rear co	to I	replace t	
		case.					
<b>y</b> )		2.5.2.6	Store	the following items in a convenient location:			
Contraction of the second s			Two : screw	side-panels, four bench feet and retaining screws, and four rest from the front handles/corner inserts.	place	ed retaini	i
		2.5.3	Slide-	Mount Option 65 Installation			
·		2.5.3.1	Refer	to Figures 2.2-2.6 for this procedure. The installation package	inclu	ides:	
J			8.	Front corner-inserts for nonhandle installations (2) – P/N $45432$	3		
			b.	Flange-Mount angle-brackets (2) - P/N 454422			
			e.	Alignment blocks (6) - P/N 454490		45.	
<b>]</b> ]			d.	Front rack-brackets (2) - Part of P/N 454488		м,	
J			e.	Rear rack-brackets (2) - Part of P/N 454488		77 52	
·]]	98. 1		f.	Triple-rail slide-mount assemblies (2) - P/N 454489	2 2 34		
			g.	Self-Anchoring #10-32 tinnerman nuts (12) - P/N 610920		<u>1</u>	
J			h.	Phillips panhead #10-32 x 1/2 screws (8) - P/N 615091			
			i.	Slotted panhead $#8-32 \times 3/8$ screws with nuts, washers, and each) - Part of 454488	l loci	k washer:	3
			j.	Phillips panhead self-tapping #8-32 x 5/16 screws (8) - P/N 610	910		
			k.	Phillips flathead #8-32 x 1/2 screws (4) - P/N 615325			
			1.	Phillips panhead #10-32 x 3/4 screws (4) - P/N 615093			
1			m.	Alignment #8 x 1/16 (spacers) washers (2) - P/N 610921			
			n.	Cover retaining-brackets (2) - P/N 454597			
	·		0.	Phillips Flathead Metric Screws M4 x 12(4) - P/N 611011			

.

ng

et

int

he he

ng

; (6

No.

2-3

2.5.3.2 Prepare the instrument for installing the alignment blocks in the side channels of the unit. Refer to Figures 2.1 and 2.2 and complete the following steps:

- a. Remove the two rear corner-feet by extracting the two phillips retaining screws from each foot
- b. Slide the top and bottom covers 1/2 inch towards the rear panel, then lift them off
- c. Remove the four bench feet and tilt-bail from the bottom cover
- d. Slide the side panels down their retaining tracks towards the rear, then remove the panels
- e. Store the four panels, four bench feet, and tilt-bail in a convenient location
- f. Remove the two front handles/corner inserts from the frame by extracting the two retaining screws from each handle or corner insert



Figure 2.2-Rear Corner Foot, Side Panel, and Handle Detail

2.5.3.3 Refer to Figure 2.3 for alignment block loading. Slide the alignment blocks down the center channel of the frame on each side of the instrument. Three alignment blocks per side should be loaded for full-rack depth units; two blocks for intermediate-rack depth units. The two screw holes in each alignment block should be at center position and below, relative the center channel.

2-4

ġ



#### Figure 2.3-Loading the Alignment Blocks

2.5.3.4 Replace the top and bottom covers on the instrument. Fasten the covers using t two cover retaining-brackets (see Figure 2.6) and four phillips panhead screws (two per sic originally removed from the rear corner-feet. The instrument is now ready for attachment the two triple-rail slide-mount assemblies.

he

je)

of

int

ler

or

.ed

ınd

et,

ess

<del>1</del>8-

:he

the

-5

2.5.3.5 Refer to Figure 2.4A/B. Prepare the triple-rail slide-mount assembly for equipmerack installation. First, note that the instrument-rail and rack-rail holes are accessible eith directly or through the enlarged holes in the center-rail (as the assembly is extended retracted). Complete the following procedure:

- a. Place a front rack-bracket (with one mounting slot) on the workbench, slott flange facing down
- b. Position the front end (i.e., slide-out end) of the slide-mount assembly over a parallel to the front rack-bracket. The rack-rail should rest within the brack about 3/4 inch from the bracket's front edge
- c. Adjust the rails, aligning the front rack-rail hole with the center-rail acc hole and mounting slot in the front rack-bracket. Insert a slotted panhead # 32 x 3/8 screw through the holes. Attach a washer, lock washer, and nut to 1 screw and secure firmly, maintaining the 3/4-inch dimension to the front of bracket

#### NOTE

Measure the distance between the front and rear mounting-rails of the rack at this point. If the distance is less than 20 inches, follow instruction "d" next; if the distance is greater than 20 inches, follow instruction "e".

- d. Fully extend the slide-mount assembly. Position a rear rack-bracket (with two elongated mounting slots) on the rear of the assembly in the same way as the front rack-bracket. Align the mounting slot closest to the slotted flange with the rear rack-rail nail hole. Insert a slotted panhead #8-32 x 3/8 screw through the holes. Attach a washer, lock washer, and nut to the screw and secure the rear rack-bracket loosely to the slide-mount assembly
- e. Fully extend the slide-mount assembly. Position a rear rack-bracket (with two elongated mounting slots) on the rear of the assembly in the same way as the front rack-bracket. Align the mounting slot farthest from the slotted flange with the rear rack-rail nail hole. Insert a slotted panhead #8-32 x 3/8 screw through the holes. Attach a washer, lock washer, and nut to the screw and secure the rear rack-bracket loosely to the slide-mount assembly
- f. Complete the other slide-mount and rack-bracket assembly in the same manner as just described
- g. Slide two self-anchoring #10-32 tinnerman nuts on the front and rear rackbrackets at the top and bottom slots of both slide-mount assemblies



2.5.3.6 The assistance of a second person will be needed for the following instrument-rack assembly. Secure the slide-mount assembly in the designated area of the instrument rack using the procedure below.

#### NOTE

If the mounting-rail of the instrument rack is tapped for #10-32 screws, drill out two places for each bracket using a 1/4 inch diameter bit. Proceed with the assembly:

- a. Hold the front end of the slide-mount assembly behind the front mounting-rail of the rack, while the second person holds the rear end of the assembly
- b. Secure the front rack-bracket to the front mounting-rail using two phillips panhead #10-32 x 1/2 screws. Seat the front rack-bracket firmly against the mounting-rail before tightening these screws
- c. Install the other front rack-bracket on the front mounting-rail in the same manner
- d. Set the front dimension between the two slide-mount assemblies at 16 5/8 inches
- e. Adjust the length of the rear rack-brackets to touch the inside of the rear mounting-rail. Tighten the rear rack-bracket assembly screws
- f. The distance between the two slide-mount assemblies at the rear-bracket should be 16 5/8 inches. Should a filler plate be required to secure the slide-mount assembly to the rear rack mounting-rail at 16 5/8 inches, use the dimensions given in Figure 2.5 to determine filler-plate size

#### NOTE

- The rear rack-bracket may require adjustment to accommodate the thickness of the filler plate.
- g. Secure the rear rack-bracket to the rear rack mounting-rail (or filler plate) using two phillips panhead #10-32 x 1/2 screws in each bracket
- h. The triple-rail slide-mount assemblies should move freely to their maximum extended positions. If not, remove any obstacle before installing the instrument


14

# Figure 2.5-Rear End Slide-Mount Rack Dimensions

2.5.3.7 Refer to Figure 2.6 (with inset). The assistance of a second person will be needed for the following slide-mount assembly-to-instrument installation.

- a. Extend the rails of the slide-mount assemblies to their maximum position. Insert a phillips panhead self-tapping #8-32 x 5/16 screw inward through the first mounting hole in the instrument-rail. Place an alignment (spacer) washer on the screw on the other side of the instrument-rail
- b. Screw the flange-mount angle-bracket to pull-up position on the instrumentrail. Check that the alignment washer remains between the angle bracket and instrument-rail. Repeat this procedure for the other instrument-rail
- c. With the help of a second person, position the instrument between the fully extended rails. For full-depth instruments, the rear alignment-block hole should be situated immediately behind the fourth attachment hole in the instrument-rail. For intermediate-depth instruments, the rear alignment-block hole should be located behind the third attachment hole

NOTE

For 3-1/2 inch high instruments, position the rail access hole over the top alignment-block hole; for 5-1/4 inch high instruments, use the **bottom** hole.

d. Insert a phillips panhead self-tapping #8-32 x 5/16 screw through the rail access hole and screw it to pull-up position in the alignment block. At the same time, position the flange-mount angle-bracket in its approximate final location in the side frame channels. Align the other alignment-block screw holes with their attachment holes in the instrument-rail. Insert phillips panhead self-tapping #8-32 x 5/16 screws in the alignment blocks and fasten to pull-up position. Repeat this procedure for the other rail

- e. -- Slide the handle/corner insert between the side frames and each angle bracket
- f. Align the handle/corner insert and angle-bracket holes with their retaining screw holes in the side frame
- g. Insert two phillips flathead #8-32 x 1/2 screws (some models use M4 x 12) through the handle/corner insert and angle-bracket combinations, then fasten firmly to the frame
- h. Securely fasten all self-tapping screws in the instrument-rail. The instrument should slide freely on the rails



2.5.3.8 The following assembly is required to lock the instrument into its normal operating position on the rack:

- a. Slide two self-anchoring #10-32 tinnerman nuts on the mounting-rail of the rack (each side). These nuts should be aligned with the angle-bracket slots. Omit the tinnerman nuts if the mounting-rail is tapped for #10-32 screws
- b. Slide the instrument fully into the rack until the angle brackets strike the slidemount bracket screws. Secure the instrument in place using four phillips panhead #10-32 x 3/4 screws

## 2.6 MISCELLANEOUS OPTION INSTALLATION

### 2.6.1 Rear-Panel Input Option 01

2.6.1.1 .Refer during this procedure to Figure 2.7A, B, and C as well as Option 01 Assy Drawing 404378 in Section 7. The installation package includes:

- a. Rear-Input Option Assy PCB (1)
- b. Rear-Input 72-conductor Cable Assy (1)
- c. Phillips panhead self-locking #6-32 X .312 screws (9)
- d. Metal blind-threaded #6 standoffs (5)
- 2.6.1.2 Complete the following steps:
  - a. Loosen, but don't remove, the two rear corner-feet by unfastening the four retaining screws (two per foot). Back the corner feet out approximately 5/8 inch. This permits removal of the top and bottom covers
  - b. Slide both the top and bottom covers toward the rear of the unit, then lift up and out to remove
  - c. Turning counterclockwise, remove the lock nuts from the front-panel BNC connectors for INPUTs A and B (attached to the signal conditioner board) and INPUT C
  - d. Remove the black rear-hole plug from J210 on the 1996. Remove INPUT C's BNC connector with its cable from the front panel and install in J210 on the rear panel of the 1996. Place the rear-hole plug for INPUT C on the front panel
  - e. Remove the five self-locking screws from the top of the signal conditioner board. These screws fasten the signal conditioner PCB to the motherboard. Set these screws aside

 $(\cdot)$ 

. . .

8

f. Qn the 1995, disconnect the 2-conductor (black & white, twisted-pair) 10 MHz internal frequency reference and 14-conductor twisted-wire power cables connecting the signal conditioner PCB and motherboard. This involves unplugging P8 from J8 (10 MHz cable) and P6 from J6 (power cable) on the signal conditioner board. In addition, on the 1996, unplug P7 from J7 on the signal conditioner board. This disconnects the other 2-conductor (black & white, twisted-pair) 10 MHz internal frequency reference cable. P17/J17, P18/J18 (1996), and P19/J19 can remain connected on the motherboard during this procedure. Set the free ends of the three disconnected cable assemblies safely aside for later reconnection.

-----

10%

- g. Slide the signal conditioner board towards the rear of the instrument; pull the board up and remove, setting it aside
- h. Remove the two black rear-hole plugs from J201 and J202 and place them on -- the front panel
- i. Place the Option 01 assembly board into the unit, center slot towards the rear. Connect P9A on the option board and J9 on the motherboard
- j. Fasten the option board securely to the motherboard using the existing four short standoffs and four self-locking screws
- k. Tip the instrument on its side. Insert and securely fasten the five supplied long metal standoffs to the motherboard using five self-locking screws, inserting them from the bottom of the unit through the motherboard
- 1. Connect the rear-input option ribbon cable to the option board using plug P9B and socket J9B. Fold the cable halfway back towards the rear of the unit
- m. Reverse the signal conditioner board 180<sup>°</sup> (INPUT A and B connectors towards the rear panel) and hold the board in one hand. Connect the other end of the rear-input option cable to the bottom of the signal conditioner board using plug P9 and socket J9A
- n. Align INPUT A and B BNC connectors on the signal conditioner board with their corresponding rear-panel holes, then slide the board so that these connectors protrude through the holes
- o. Orient the signal conditioner board so that its five holes align with the five longer standoffs just fastened to the motherboard. Secure the signal conditioner board to these standoffs using the original five self-locking screws, inserting them through the top of the board
- p. Secure the BNC connectors for all rear-mounted inputs using their lock nuts.
- q. Reconnect the single black & white 10 MHz internal frequency reference (two on the 1996) and power cable assemblies to the signal conditioner board as before

r. Replace the top and bottom covers; firmly secure the two rear corner-feet, completing the installation





-8

0.00



5 / J. 200

D TIE 2.6.2.1 Refer to Figure 2.8 for this procedure. The installation package includes:

a.	Oscillator assembly (1)	P/N 404386 for Option 04E
b.	#4 split lock washers (2)	P/N 617127
c.	#4 flat washers (2)	P/N 617102
d.	M3 x 8 screws (2)	P/N 611067
e.	Cable tie (1)	P/N 610777



## Figure 2.8 - Option 04E Installation

2.6.2.2 Installation

18

25

33 38 38

- a. Disconnect the AC power cord at the rear panel
- b. Loosen, but don't remove, the two rear corner-feet by unfastening the four retaining screws (two per foot). Back the corner feet out approximately 5/8 inch. Slide the top cover toward the rear of the unit, then lift up and out to remove
- c. Remove the currently fitted standard 10 MHz oscillator assembly by:
  - 1. Removing the cable tie securing cables to P14/J14 and P13/J13
  - 2. Extracting the two screws and washers attaching the oscillator assembly to the rear panel via the two threaded standoffs
  - 3. Disconnecting the 5-pin connector cable (P14) from the motherboard at J14, then lifting the oscillator assembly out of the chassis
- d. Connect the 5-pin connector cable of the option oscillator assembly at J14 on the motherboard
- e. Replace the cable tie securing cable to P13/J13
- f. Secure the oscillator assembly to the rear panel using the two M3 x 8 screws, two flat washers, and two lock washers. The screws pass directly into the top of the oscillator assembly
- g. Replace the top cover; firmly secure the two rear corner-feet, completing the installation

## 2.7 POWER CONNECTIONS

2.7.1 Before operating the counter, verify that the AC voltage selector is correctly set for the local AC supply. The counter operates on 100, 120, 220, or 240 volts, 50 to 60 Hz. The present voltage range can be seen through the small window in the power input module on the rear panel.

### 2.7.2 Line Voltage Selection

2.7.2.1 The line voltage setting is easily changed by repositioning the small voltage selector card in its slot. Refer to Figure 2.9 and use the following procedure:

- a. Remove the power cord from the power input module
- b. Fully slide the transparent fuse cover to the left. This exposes the fuse and voltage selector card
- c. Pull the small lever marked FUSE PULL completely to the left. This ejects the fuse from its holder, permitting access to the selector card
- d. Remove the selector card, then reposition it in its slot so that the desired line voltage designation is visible. (Using a small pair of needle-nose pliers can be helpful in completing this step.)

- e. Pull the lever completely back to the right, snapping it closed
- f. Replace the fuse in it holder. Line voltage settings of 100 or 120V should have a 1A Slow-Blow fuse installed; settings of 220 or 240V should have a .5A Slow-Blow fuse installed.
- g. Slide the fuse cover completely to the right covering the voltage selector card and fuse. The correct line voltage designation should be visible through the window
- h. Connect the power cord to the counter again



Figure 2.9 - AC Line Voltage Selection

## 2.7.3 Power Cord and Grounding

1

S

d

7

2.7.3.1 The front panel and instrument case are grounded in accord with MIL-T-28800C protecting the user from possible injury due to shorted circuits.

## NOTE

Both counters are designed to meet IEC Publication 348, "Safety Requirements for Electronic Apparatus for Class I Instruments."

2.7.3.2 A protective ground terminal, forming part of the rear-panel input socket, i provided. Both counters are supplied with a detachable.3-core power cord. Only this corr should be used.

2.7.3.3 Use only AC power outlets having a protective ground for connection to the counter. DO NOT USE 2-core extension cords or 3-prong to 2-prong adapters that don't provide a protective ground connection. Connection of the power cord to the power outlet must be made in accordance with the following standard color code:

	American	European
Live	Black	Brown
Neutral	White	Blue
Ground (Earth)	Green	Green/Yellow

2.7.3.4 Also, all devices connected to or in proximity with the 1995/1996 must maintain the third-wire ground(earth) intact as set forth in current regulations.

### 2.8 STORAGE AND TEMPERATURE

2.8.1 The 1995/1996 can be stored at temperatures ranging from  $-40^{\circ}$ C to  $+70^{\circ}$ C at 75% relative humidity without adverse effects to PCBs or components. The counter must be brought within its specified operating range of  $0^{\circ}$ C to  $+50^{\circ}$ C before power-on.

### 2.9 FUNCTIONAL CHECK

### 2.9.1 Introduction

2.9.1.1 The following test procedure confirms whether or not the 1995/1996 is performing correctly by checking most of the counter's circuitry. This procedure should be conducted when the 1995/1996 is first put into service and after shipment to a new location.

- 2.9.1.2 Now perform the following procedure:
  - a. Connect the 1995/1996 to a suitable AC power supply
  - b. Turn on the rear-panel power switch. It should illuminate. Confirm that the front-panel POWER (ON/STBY) button is out (**1**) and the STBY LED lit
  - c. Depress the front-panel POWER (ON/STBY) button to ON, supplying power to the entire counter. Verify that the STBY LED turns off
  - d. Confirm that the instrument model number "1995" or "1996" is displayed for about two seconds, and then the main display blanks

## NOTE:

Home-state conditions for the 1995/1996 are listed in Subsection 3.2.3. Refer as required.

- e. Provide a  $50\Omega$  coaxial test lead fitted with BNC connectors. This lead should be 60 cm to 1 m long
- f. Using the test lead, connect the 10 MHz REF-OUT connector (see Figure 3.2) on the rear panel to Input A's connector

## NOTE:

After power-on, the following home-state conditions exist: FREQ A, AUTO-TRIG A, X1, 1 M $\Omega$ , AC-coupling, Filter off, and COM A off.

- g. Verify that the main display shows  $10.000000 \pm 1$  count E6 Hz; that both the GATE and Input A TRIG LEDs flash
- h. Select Input B using key sequence  $\langle 21 \rangle$  SHIFT STORE SF SHIFT SF. Verify that the SF LED is lit
- i. Using the same coaxial test lead, connect the 10 MHz REF-OUT connector to Input B's connector
- j. Repeat step g for Input B

Contraction of the

*.*7.

de.

- k. Toggle the SF key using key sequence SHIFT SF. The SF LED should turn off
- 1. Disconnect the test lead between the REF-OUT and Input B connectors
- m. If the counter is Model 1996, select FREQ C. Connect the test lead between the REF-OUT and Input C connectors
- n. Verify that the main display shows 10.000000  $\pm$  1 count E6 Hz and that the GATE LED flashes

2-19

1345 1614

 $\frac{\partial^2}{\partial p} <$ 

de la composición de la compos

-

.10

.

# **SECTION 3**

## 3.1 INTRODUCTION

**3.1.1** This section contains information for operating the 1995/1996 as a bench instrument. It provides General Operating Information, Front and Rear Panel Descriptions, and Operating Procedures.

## 3.2 GENERAL OPERATING INFORMATION

**3.2.1** If the counter is being used for the first time or at a new location, ensure that the voltage selector is set for the correct local AC supply before turning on the instrument. Refer to Subsection 2.7.2, as required, for details on line voltage selection.

## 3.2.2 Power-On and Self Test

3.2.2.1 Turn on the rear power switch, placing the counter in the Standby mode. The frontpanel STBY LED should be lit if the red POWER-ON button is out (1). In Standby, power is supplied to the instrument's frequency standard (timebase). This eliminates the need for warmup each time the 1995/1996 is turned on.

3.2.2.2 Depress the POWER-ON/OFF button to its ON (\_) position. Power should now be supplied to the entire counter and the STBY LED should be off.

3.2.2.3 After powering-on, the 1995/1996 executes a programmed self-test of the major internal circuitry. This check verifies normal operation of the counter's microcomputer, counting circuitry, timebase, and ROM memory circuitry. Should a failure occur during this self-test, a numbered error is displayed.

## 3.2.3 Home State

3.2.3.1 After self-test, the counter reverts to a home state, ready for operation. The following home-state conditions are selected after "self-test":

- a. AUTO-TRIG A enabled; AUTO-TRIG B disabled
- b. Time Interval DELAY: 1 millisecond. (Verify using key sequence SHIFT RECALL DELAY)
- c. GATE Time: ten milliseconds. (Verify using key sequence SHIFT RECALL GATE)
- d. Math constants X, Y and Z: 0, 1 and 1, respectively. (The value for scale constant Z should never be zero.)
- e. FREQ A
- f. Slope A (positive); Slope B (negative)
- g. Attenuation: X1 (Input A); X50 (Input B)
- h. Input impedance:  $1 M\Omega$

- i. Separate inputs (i.e., Common A LED is off)
- j. Filter: off
- k. Hysteresis: 25 mV p-p (lower value)
- l. Sample(n) value: 100
- m. Input A and B trigger levels: Zero (relevant only if auto-trigger is not selected)
- n. Input Coupling: AC-coupled (Inputs A and B)

## 3.2.4 Main Display

3.2.4.1 Readings are displayed in engineering format with a 10-digit mantissa, 1-digit exponent, and floating decimal point. It is assumed that the reading is positive unless (1) the negative-sign LED to the left of the display is lit, or (2) a negative sign precedes the displayed mantissa. Keyboard entries are always right-justified. The largest displayed reading is 999.9999999 with a +9 exponent; the smallest number is 1.000000000 with a -9 exponent. The 1-digit exponent range is -9 to +9.

3.2.4.2 The selected function and gate time determine the number of digits displayed. Generally, the longer the gate time, the more digits displayed. The RESOLUTION ( $\downarrow\downarrow$ ) keys are used to either step the gate time up (to 100 seconds), increasing the number of digits displayed; or down (to 200 nanoseconds), decreasing the number of digits displayed.

3.2.4.3 LED indicators for units in Hz (hertz) and S (seconds) are located at the right of the exponent display. Units for some functions are implied. For example, phase angle measurements are in degrees. Seven LEDs (O/F, REM, ADDR, SRQ, EXT ARM, EXT STD, and GATE) are situated immediately below the display (see Table 3.1).

## 3.2.5 Keyboard Organization

3.2.5.1 The front panel of the 1995/1996 is arranged logically by function into color-coded keyboard/LED groups. Refer to the front-panel figures and Table 3.1 for location and description. Listed below (left to right) are the keyboard groups with their color coding indicated in parentheses:

- a. General Operating (gray)
- b. FUNCTION (yellow)
- c. INPUT C (1996 only-blue)
- d. DATA ENTRY (brown)
- e. INPUT A (blue)
- f. Input Control (gray)
- g. INPUT B (blue)

#### PANEL DESCRIPTIONS 3.3

#### 3.3.1 Front Panel Features

.,

-

L

Refer to Table 3.1 and the front-panel figures. They show and describe front-panel 3.3.1.1 controls, indicators, and connectors.

## NOTE:

In the following table, LEDs shown in the "Item" column with an asterisk (\*) are described in their lit condition. Certain LEDs are associated with toggle keys; their lit condition is specified.

아이 있다. å., ģ.

 $\delta_{i}^{2} t \, ,$ 



Table 3.1 - Front-Panel Controls, Indicators, and Connectors

Reference	Item	Function/Description
4	O/F LED*	Readout overflows the tenth digit of the display
5	GPIB LEDs:	
(5A)	REM LED*	Counter under remote control over the GPIB interface
5B)	ADDR LED*	Counter is being addressed as either a talker or listener over the GPIB interface
5.C	SRQ LED*	Counter has transmitted a service request over the GPIB interface
6	EXT ARM LED*	External arming is controlling the measurement start and stop points
7	EXT STD LED*	Counter is operating from an external frequency standard reference
8	GATE LED*	Measurement gate is operating, starting or stopping a measurement cycle
9	Display Units LEDs:	<u>NOTE</u> : Neither LED lights when a phase angle, ratio, totalize measurement, or a constant is displayed
(9A)	Hz LED*	Units in Hertz for a frequency measurement
9B -	S LED*	Units in Seconds for a time measurement
10	RESOLUTION Keys (++)	Step the measurement period (i.e., gate time and also the resolution) either up (‡) or down (‡). This increases or decreases the number of digits displayed. In Recall Special Function mode, the <b>lowest</b> special function number is initially displayed. Use the RESOLUTION (‡‡) keys to scroll (with wrap-around) through special function numbers on display

1.

\_\_\_\_]

-----

\_\_\_\_\_`` ;;;

\_\_\_\_

Reference	' Item	Function/Description
( <u>1</u> )	RESET/CONTINUE, LOCAL Key	This key provides the following: <u>RESET</u> Terminates the measurement in progress, clears the main display, and triggers a new measurement <u>NOTE:</u> In HOLD mode, pressing this key triggers a new measurement cycle <u>CONTINUE</u> Returns the counter to the measurement mode, triggers a new measurement cycle, after the display of recalled number or constant <u>LOCAL</u> Returns the counter to front-panel control from remote control on the GPIB, provided local lock- out has not been set
(12)	HOLD Key/LED	Toggles counter in and out of HOLD (single-shot measurement). LED lights in HOLD. In HOLD, the measurement in progress is completed and displayed. See NOTE under Reference (11). Special Function 61 causes the HOLD key to successively start and stop measurements for manual Totalize
(13)	FUNCTION Keys († †)	Select in succession the counter's measurement function. The corresponding FUNCTION LED is lit. Function selection "wraps around" at both ends

\*

Sector and the sector sector of the

.65

30

1987 - 1997 - 19

3-6

.

•

Reference	- Item	Function/Description
(14)	FUNCTION LEDs:	Indicate selected function
		FREQ C FREQ A FREQ A FREQ A FREQ A FREQ A FREQ A FREQ A FREQ A FREQ A FALL A POS WIDTH A POS WIDTH A TOTAL A by B FREQ A FUNCTION TOTAL A by B FREQ A FREQ A FALL A POS WIDTH A DUTY A RATIO A/B FREQ A FREQ A FREQ A FREQ A FALL A POS WIDTH A FREQ A FREX FREQ A FREX FR
* *-	•	-(14C) -(14J)
		-14D -14K
		-(14F) -(14M)
(14A)	FREQ C*	Input C Frequency (1996 only)
(14B)	FREQ A*	Input A Frequency
140	PERIOD A*	Input A Period
(14D)	TI A→B*	Time Interval (Input A for start, Input B for stop
 (14E)	TOTAL A by B*	Totalize (Input A events gated by Input B)
(14F)	RATIO A/B*	Ratio A/B (Ratio of Frequency A to Frequency
(14G)	RATIO C/B*	Ratio C/B (Ratio of Frequency C to Frequency
(14H)	RISE A*	Input A Rise Time (10% start, 90% stop trigger points)
(14I)	FALL A*	Input A Fall Time (90% start, 10% stop trigger points)
(14J)	POS WIDTH A*	Input A Positive Pulse-Width (50% trigger point
<u>(14K</u> )	NEG WIDTH A*	Input A Negative Pulse-Width (50% trigger poin
(14L)	PHASE A rel B*	Phase difference (Input A relative to Input B)
(14M)	DUTY A*	Input A Duty Cycle
(14 N)	SLEW A*	Input A Slew Rate (positive/negative, 20% to 80 trigger points)

3

.

\_\_\_\_\_



3-8

12

Reference	Item	Function/Description
(15E)	CE Key	Clears current display number and entry
(15F)	Shifted Key Functions: SHIFT Key/LED*	Enables any shifted key function. After pressing a shifted key function (except for STORE, RECALL, and MEMORY), counter immediately returns to its unshifted state with the SHIFT LED turning off
(15G)	SF Key/LED*	Enables all selected special functions (SHIFT SF). Also stores ( $\langle NN \rangle$ SHIFT STORE SF) and recalls (SIIFT RECALL SF) special functions. See Subsection 3.4.8 for details
(15H)	DELAY Key/LED*	Enables a time-interval stop delay (SHIFT DELAY) in TI A $\rightarrow$ B. Also, stores (value) SHIFT STORE DELAY) and recalls (SHIFT RECALL DELAY) a time-interval stop delay. Enabling a delay in a non- TI function produces an error message. Selecting a non-TI function when in delay disables DELAY and turns off the LED
<u>(151)</u>	MEAN(n) Key/LED*	Enables calculation and display of the mean (average) of (n) samples. Pressing SHIFT MEAN(n) deselects the STD(n) key if enabled. Pressing RESET restarts the period of (n) samples
(15J)	- STD (n) Key/LED*	Enables calculation and display of the standard deviation of (n) samples. Pressing SHIFT STD(n) deselects the MEAN(n) key if enabled. Pressing RESET restarts the period of (n) samples
(15K)	(R-X) Y/Z Math Key/LED*	Selection of Math computation mode
151	STORE Key	Stores constants for math functions, gate time, time-interval delay, (n) samples, GPIB address and special functions. Used with MEMORY key to store complete measurement (i.e., machine) setups
(15M)	RECALL Key	Recalls constants for math functions, gate time time-interval delay, (n) samples, GPIB address and special functions and calibration. Used with MEMORY key to recall complete measurement (i.e., machine) setups
(15N)	MEMORY Key	Store and recall complete measurement setups, memory locations 0 to 9, and calibration constants, locations 10 to 33 (see Table 3.16). Use the key sequence SHIFT STORE/RECALL MEMORY (N). Attempted store or recall of an out-of-range number produces an error message

Summer of the local division of the local di

Concernant of

٦

]

ļ

ļ

<u>]</u>

)

82



Table 3.1 - Front-Panel	Controls,	Indicators,	and Connectors (Con't)

Reference	Item	Function/Description
(16 D)	_//\_Keys/LEDs*	Toggle between positive $(\mathcal{J})$ and negative $(\mathbb{L})$ trigger slopes of Inputs A and B. LED lit in positive slope
16E	50Ω/1MΩ Keys/LEDs*	Toggle between $50\Omega$ and $1M\Omega$ input impedance for Inputs A and B. LED lit in $50\Omega$ mode
(16F)	ATTN (X1, X10, X50) Keys	Attenuation for Inputs A and B. The decimal point shifts in the LEVEL A and B displays, indicating attenuation range selected (X1=X.XX, X10=XX.X, and X50=XXX.)
(16 G) -	LEVEL A and B Displays	Indicate current trigger level (manual or auto- trigger). LEVEL A and LEVEL B also show TRIG (current trigger level), V MAX, V MIN, and Vpp when selected using the DISPLAY key (17D)
(16 H)	TRIG LEDs/Inputs A and B	Flash to indicate input signal is triggering measurement circuits
17	INPUT CONTROL Keys/LEDs*	Control Input A and B signals <u>NOTE</u> : LEVEL † + keys have no LED indicators (17D) DISPLAY TRIG TRIC TRIG TRIC TRIG TRIC T
(17A)	LEVEL 🛉 🕇 Keys	Step manually-set trigger levels either up (†) or down (†) in increments of 0.01, 0.1, or 1 volts for the X1, X10, and X50 attenuation ranges, respectively. Use key sequence TRIG-LEVEL LEVEL †† TRIG-LEVEL
(17B)	FILTER Key/LED	Toggles a low-pass input filter (100 kHz cutoff frequency) for Inputs A and B. LED lights when filter is on. Special Functions 28 and 29 permit separate filter selection for Inputs A and B, respectively

•

\_\_\_\_\_]] 3-: ]]

3 []

39

.

\_\_\_\_\_]

\_\_\_\_\_

	•		
Reference	. Item	Function/Description	
170	CHECK Key/LED	Verifies the proper operation of front-panel LEDs and executes internal self-tests. Pressing the CHECK key lights the CHECK LED immediately. However, the CHECK key must be held down about 3 seconds for all LEDs to light, all 8's to display, and the self-test functions to be executed. Release of the CHECK key extinguishes all LEDs and displays the word "TEST", indicating the unit is under self-test. When all self testing is completed the unit displays 5 MHz. Toggle the CHECK key to turn off the CHECK LED. Momentarily pressing the CHECK key will simply cause the counter to measure an internal 5 MHz test waveform	
(17D)	DISPLAY Key/LEDs: TRIG * V MAX * V MIN * Vpp *	Scrolls through TRIG, V MAX, V MIN, and Vpp. Values are displayed in LEVEL A and LEVEL B Current trigger level Maximum peak voltage Minimum peak voltage Voltage peak-to-peak	
(17E)	COM A Key/ LED	Toggles Input A also to B. LED lit in COM A mode	
(17F)	HYST Key/LED	Toggles the hysteresis level for Inputs A and B between a low (25 mVpp) and high (100 mVpp) setting. HYST LED lights in the higher setting	
	INPUT(s) A and B	BNC connectors for INPUT(s) A and B. INPUT A is used for all functions except Frequency C (1996 only). INPUT B is used with INPUT A for Time Interval, Ratio A/B, Totalize, and Phase measurements. INPUT B is used with INPUT C for Ratio C/B. Special Function 21 internally exchanges INPUTS A and B (providing, e.g., FREQ B, etc. measurement capability)	

3-12

34.

0 80 \_

Ċ,

Table 3.1 - Front-Panel C	Controls, I	ndicators, a	nd Connector	s (Con't)
---------------------------	-------------	--------------	--------------	-----------

Reference	Item	Function/Description
(19)	INPUT C (1996 only)	BNC connector high-frequency INPUT C (40 MHz- 1.3 GHz range). INPUT C is used with INPUT B for Ratio C/B. Special Function 21 provides Ratio C/A capability. Protection against excessive signal levels (>5V rms) is provided by a fuse in the input socket

4 . 4 . 4 . 5

## NOTE:

In the above table, LEDs shown in the "Item" column with an asterisk (\*) are described in their lit condition. Certain LEDs are associated with toggle keys; their lit condition is specified.

1

Sec. Sec.

Martin Martin

and the second

### 3.3.2 Rear-Panel Features

3.3.2.1 Refer to Table 3.2 and figure at top. They indicate and briefly describe the rear-panel controls and connectors.



Table 3.2 - Rear-Panel Controls and Connectors

8

Î

225

選選

Reference	Item	Function/Description
8	INPUT A Connector (Option 01)	Rear-panel Input A
9	INPUT B Connector (Option 01)	Rear-panel Input B
10	INPUT C Connector (Option 01) <u>NOTE:</u> Front-panel INPUTS A, B, and C are not connected when Option 01 is installed. Input is only via the rear- panel connectors	Rear-panel Input C
	GPIB Connector	GPIB (IEEE-STD-488-1978) connector
(12)	Power Input Module:	
	AC Power Input Socket	Standard connector for the AC power-supply
(12B)	Line Voltage Selector	Small printed circuit card inserted in module to select correct AC line voltage. The selected voltage (100, 120, 220, or 240 VAC) is visible through the small window
(12C)	Line Fuse	A glass cartridge Slow-Blow fuse. Line fuse ratings for available line voltages are shown on the upper-left of the rear-panel
13	OSC ADJ	Adjustment of the internal reference frequency standard

## Table 3.2 - Rear-Panel Controls and Connectors (Con't)

## 3.4 OPERATING PROCEDURES

## 3.4.1 Measurement Functions

J

36

3.4.1.1 Tables 3.3-3.13 with figures describe the basic bench functions of the 1995/1996.

## NOTE:

Review as required Table 3.1, References 18 and 19, for use of Inputs A, B, and C, including Special Function 21 permitting interchange of Inputs A and B. See also Subsection 3.4.8 and Table 3.14 for special functions.

### Table 3.3 - Frequency Measurement



3-16



Ű

МG

## Table 3.5 - Time Interval Measurement



- A and B TRIG LEDs (16H) flash.
- 7. Set the input hysteresis (17F) at low or high as required.
- 8. If internal delayed arming of the stop circuit is required, enter the delay into memory using key sequence <value>SHIFT (15F) STORE (15L) DELAY (15H). Enable the delay using key sequence SHIFT (15F) DELAY (15H).
- 9. If external arming/gating is needed, connect the arming/gating signal and store the special function number. Enable special functions. Refer to Subsection 3.4.8 for special function numbers and procedures.
- 10. Select the Hold mode  $\binom{12}{12}$  for single-shot measurements. Press the RESET  $\binom{11}{11}$  while in Hold to trigger a new measurement.

199

辍

## Table 3.6 - Total A by B Measurement





## Table 3.8 - Ratio A/B and C/B Measurements



3-21

1

t

n

e

## Table 3.9 - Positive/Negative Pulse Width Measurements



- 1. Turn power on.
- 2. Select either POS WIDTH A or NEG WIDTH A using FUNCTION keys (13).
- 3. Connect measurement signal to INP UT A (18).

## NOTE:

All other controls are set automatically.



Table 3.10 - Rise A/Fall A Measurements

-fi

いっし いい

ő






-25





### NOTE:

All other controls are set automatically.

### 3.4.2 Trigger Level Setting

### 3.4.2.1 Introduction

ınd

ion 10

and

l is

:117

166

うってい

Ρ

3 - 27

3.4.2.1.1 Refer to Figure 3.1 for this subsection. The 1995/1996 both provide manual  $\varepsilon$  automatic (including single-shot) trigger setting for Inputs A and B. Manual trigger select: involves setting the levels in  $\pm 5V$ ,  $\pm 50V$ , and  $\pm 250V$  ranges, with corresponding resolutions of mV, 100 mV, and 1V. These ranges correspond to attenuation settings of 1X, 10X, and 50X  $\varepsilon$  LEVEL A and B trigger displays of X.XX, XX.X, and XXX., respectively. Auto-Trigger level the mean of the positive and negative-peak values of the input signal as automatica determined by the counter.



Figure 3.1 - Trigger Level Setting

3.4.2.2 Manual Trigger Setting

### NOTE:

An attenuation setting of X1 and a trigger level of 1.23 volts are used in the following description.

3.4.2.2.1 Set the trigger level manually using one of the following key sequences:

a. For setting a +1.23, use  $\langle 1.23 \rangle$  TRIG-LEVEL (16B)

b. For setting a -1.23, use +/- (15C)  $\langle 1.23 \rangle$  TRIG-LEVEL (16B)

3.4.2.2.2 After entering a manual trigger level, it is continuously displayed on the LEVEL A/LEVEL B LED(s) (16G). The 1995/1996 returns immediately to its measurement mode after trigger setting. TRIG A/TRIG B LED(s) (16H) flash if the counter is triggered from the input signal.

3.4.2.2.3 Use key sequence TRIG-LEVEL (16B) LEVEL  $\ddagger \ddagger (17A)$  TRIG-LEVEL (16B) to step the displayed trigger level up or down by 0.01 (X1), 0.1 (X10), or 1. (X50) as required. Verify the trigger level changes on the LEVEL A/LEVEL B LED(s) (16G).

3.4.2.2.4 A manual trigger level that is out-of-range for the current attenuation setting produces an error message.

#### NOTE:

INP UT A and B each have one trigger-level store. Using the Auto-Trigger mode overwrites a manually stored trigger setting. Also, pressing the AUTO-TRIG key (16A) while manually setting the level enables the Auto-Trigger mode. Toggle the AUTO-TRIG key (16A) off, then enter a manual trigger level.

3.4.2.2.5 Press the DISPLAY key (17D) to show V MAX, V MIN or Vpp of the input signal in the LEVEL A/LEVEL B display.

3.4.2.3 Automatic Trigger Setting

3.4.2.3.1 Press the required AUTO-TRIG key (16A) to calculate and show the trigger level in the LEVEL A/LEVEL B display. Automatic attenuation setting occurs in the Auto-Trigger mode.

3.4.2.3.2 Press the DISPLAY key (170) to show V MAX, V MIN, or Vpp of the input signal in the LEVEL A/LEVEL B display.

3.4.2.4 Single-Shot Automatic Trigger

3.4.2.4.1 Automatic trigger settings vary as peak input levels change. To execute and store a single-shot Auto-Trigger level:

a. Enter Special Function 31 using key sequence 31 SHIFT (15F) STORE (15L) and SF (15G)

b. Enable special functions using key sequence SHIFT (15F) SF (15G)

c. Press the AUTO-TRIG key (16A). The LED lights as the level is calculated and set, then turns off.

3.4.2.4.2 The stored level is retained as a manually set value until either (1) another singleshot measurement is made, or (2) a new manual trigger level is entered.

3.4.2.4.3 To execute additional single-shot trigger settings, press the AUTO-TRIG key (16A) again with Special Function 31 enabled.

3-28

### 3.4.3 Gate Time and Resolution

### 3.4.3.1 Frequency Functions

-----

IJ

3.4.3.1.1 <u>Gate Time Mode</u> - by specifying the counter's gate time, the user can set the resolution in the frequency, period, and ratio functions. Gate times from 200 ns to 100s may be selected. To enter a gate time, use the key sequence  $\langle value \rangle$  SHIFT STORE GATE where  $\langle value \rangle$  is either in decimal or exponential form. To recall a gate time for display, use the key sequence SHIFT RECALL GATE. Use the RESOLUTION  $\dagger$  keys to decadically step the displayed gate time (and resolution) either up( $\dagger$ ) towards 100 s or down ( $\ddagger$ ) towards 200 ns. The counter's gate time (and resolution) can be set to display from one to ten digits (with overflow).

### E XA MP LE

Assume EREQ A is selected and a 1 ms gate time specified. Successively pressing the RESOLUTION ( $\frac{1}{2}$ ) key will select and display gate times (and resolutions) of 10 ms, 100 ms, 1s, 10s, and 100s. Successively pressing the RESOLUTION ( $\frac{1}{2}$ ) key will select and display gate times (and resolutions) of 100  $\mu$ s, 10  $\mu$ s, and 1  $\mu$ s. Pressing the RESOLUTION ( $\frac{1}{2}$ ) key again after displaying 1  $\mu$ s will not produce a gate time of 100 ns as this value is smaller than the 200 ns lower gate-time limit. The 1  $\mu$ s will continue to display on the counter.

3.4.3.1.2 Resolution Mode - when no gate time is specified in frequency, period, and ratio functions, the counter's resolution can be selected using the RESOLUTION ( $\dagger$ ) keys. Now the gate time is automatically set via the number of displayed digits of resolution. Except in some Math computations, pressing the RESOLUTION ( $\dagger$ ) keys will increment/decrement the display by one digit per keyboard maneuver. Each digit displayed decadically increases/decreases the counter's resolution within the counter's gate time range. Gate times from 200 ns to 100 s may be selected. There will be no step-up or-down when the RESOLUTION ( $\dagger$ ) keys are pressed in Time Interval, Totalize, Rise/Fall Time, Positive/Negative Pulse Width, or Slew Rate functions.

### EXAMPLE

A 9-digit resolution of a measurement is possible in a 1-second gate time; 10-digit resolution in a 10-second gate time; and 10-digit resolution plus overflow in a 100-second gate time. If one selects a gate time which sets a resolution exceeding the 10-digit display resolution, then an overflow of the most significant digit(s) and lighting of the O/F LED occurs. Two overflow states are permitted in the 1995/1996. In an overflow condition, the user can reduce the gate time to display any "dropped" digit(s). Digits that overflow are not lost, but remain stored in the counter's registers for output over the GPIB.

### 3.4.3.2 Time Functions

3.4.3.2.1 In Time Interval functions (TI A+B, Rise/Fall, and Pulse Width, e.g.,), the input signal is synchronized with the measurement gate. Thus, there is no gate time as such. The input signal, therefore, determines the counter's resolution. On the 1995/1996, a single-shot Time Interval resolution to 1 ns is possible.

### 3.4.4 Delay Mode

3.4.4.1 When Time Interval (TI), Totalize, or Positive/Negative Pulse Width is selected, an internal delay from 200 ns to 100 s may be entered from the front panel. This permits the user to increase the elapsed time between the start and stop trigger points by the gate time range. Once stored, the delay may be enabled/disabled as required. Use of the Delay mode prevents premature triggering from spurious signals during measurement.

3.4.4.2 The delay is stored using either an exponential or decimal format. Use one of the following key sequences to store, for example, a 1 µs delay:

a. 1 EXPONENT +/- 6 SHIFT STORE DELAY

b. <.000001>SHIFT STORE DELAY

#### NOTE:

Once the delay is entered, the counter returns to the measurement mode.

3.4.4.3 Recall the delay to the main display using key sequence SHIFT RECALL DELAY.

3.4.4.4 Enable and disable a stored delay by successively using key sequence SHIFT DELAY. The LED lights when the Delay mode is enabled.

#### 3.4.5 Arming/Gating Selection

3.4.5.1 Refer to Table 3.14 as required. External arming, external gating, and synchronous window auto-trigger (Syn. Wind. AT) modes are selectable via special functions for Inputs A, B, or D.

#### 3.4.5.2 External Arming

3.4.5.2.1 Special Functions 82.0 through 83.3 as applied to the external arming input (A, B, or D) permit selection of positive or negative start edges in the 1995/1996.

#### 3.4.5.3 External Gating

3.4.5.3.1 Special Functions 85.0 through 88.3 as applied to external gating inputs (A, B, or D) permit selection of positive or negative start/stop edges in the 1995/1996.

### 3.4.5.4 Synchronous Window Auto-Trigger (Syn. Wind. AT)

3.4.5.4.1 Special Functions 91.0 through 94.3 as applied to the external arming input (A, B, or D) permit selection of positive or negative start/stop edges in the counter. Auto-trigger can establish the positive/negative signal peak measurements and trigger level only during the time when the Syn. Wind. AT signal is present. The auto-trigger can now be used for display of peak voltage values of a specific pulse(s) selected by the operator using the Syn. Window AT signal.

#### 3.4.6 Math Function (R-X)Y/Z

3.4.6.1 The Math function applies to all counting and timing functions of the 1995/1996 except phase measurement. This function permits measurement value R to be offset, normalized, and/or scaled before display using stored constants X, Y, and/or Z, respectively. The display indicates (R-X)Y/Z after enabling the Math function. Home state values for X, Y, and Z are 0, 1, and 1, respectively  $(Z\neq0$  at any time).

3-30

ġ.

### 3.4.6.2 Math Constant Storage

3.4.6.2.1 Constants X, Y, and/or Z must be stored before enabling the Math function. Use key sequence (value) SHIFT STORE X/Y/Z, where (value) is in decimal or exponential form, to enter any of the constants. The permissible range of values for the Math constants is  $\pm$  0.000000001E-9 to  $\pm$  9999999999999. Any number exceeding this range will result in "Error 20" being displayed.

### 3.4.6.3 Math Constant Recall

3.4.6.3.1 Recall stored Math constants to the main display using key sequence SHIFT RECALL X/Y/Z.

### 3.4.6.4 Math Function Enabling/Disabling

3.4.6.4.1 Enable and disable the Math function by successively using key sequence SHIFT (R-X)Y/Z. The LED lights when the Math function is enabled.

### 3.4.7 Statistical Functions/(n) Samples

3.4.7.1 The 1995/1996 Statistical functions include the Mean, Standard Deviation, and Low/High values for user-entered (n) samples. Mean and Standard Deviation are enabled using single front-panel keys; Low/High values by special functions.

### 3.4.7.2 (n) Samples

3.4.7.2.1 The range of (n) samples is any positive integer from 2 to 9999 (fractions entered for n are truncated). Home state value for (n) samples is 100.

3.4.7.2.2 To store (n) samples, use the key sequence  $\langle n \rangle$  SHIFT STORE (n) where  $\langle n \rangle$  is a valid integer. To recall (n) samples for display, use the key sequence SHIFT RECALL (n). Pushing RESET restarts the period of (n) samples.

#### 3.4.7.3 High/Low Values

3.4.7.3.1 Use Special Function 51 and key sequences 51 SHIFT STORE SF and SHIFT SF to calculate and display the High value of (n) samples. Use Special Function 52 and key sequences 52 SHIFT STORE SF and SHIFT SF to calculate and display the Low value of (n) samples. If enabled, the MEAN(n) or STD(n) key is disabled during determination of High/Low values.

### 3.4.7.4 MEAN(n)/STD(n) Functions

3.4.7.4.1 Successively use key sequence SHIFT MEAN(n) or SHIFT STD(n) to enable and disable the corresponding statistical function. Pressing SHIFT MEAN(n)/SHIFT STD(n) automatically deselects the opposite function if enabled. Updating of the main display for either statistical function only occurs after (n) samples have been executed.

### 3.4.8 Special Functions

3.4.8.1 Table 3.14 lists the special functions available on the 1995/1996. All special functions are designated by either a two or three-digit special function number (NN or NN.N). In the table, special functions are organized by mutually exclusive groups shown by lined sections. Selecting a member of one of these groups automatically deselects all other special functions in that group. Storing a circled special function disables all special functions in a group. Circled special functions may not be recalled.

#### 3.4.8.2 Special Function Storage

3.4.8.2.1 Special function numbers must be entered into memory before special functions can be enabled. Use the following key sequence to store, for example, special function number 81: 81 SHIFT STORE SF.

3.4.8.2.2 The digits for a special function number are shown on the main display as the numeric keys are pressed. Once the number is stored, the counter automatically returns to the measurement mode. Storing a special function number overwrites other numbers within its group.

### 3.4.8.3 Special Function Recall

3.4.8.3.1 Stored special functions are recalled to the main display using key sequence SHIFT RECALL SF. The lowest special function number in memory will be shown first on the display. Use the RESOLUTION keys ( $|\downarrow\rangle$ ) to scroll through the current set of special function numbers.

#### 3.4.8.4 Special Function Enabling/Disabling

3.4.8.4.1 -Enable and disable stored special functions by successively using key sequence SHIFT SF. The LED lights when special functions are enabled.

#### NOTE:

Storing a special function when special functions are enabled immediately enables that special function.

# Table 3.14 - Special Functions (SFs)

-----

(and the second s

J

J

nous

and the second se

5

3

nay

SF Number	Function					
0	No special functions. Storing SF0 erases all current special functions. SF0 r be recalled for display. SF0 is present after power-up					
(20)	Default for SF 21. Normal Inputs A and B					
21	Inputs A and B exchanged					
(27)	Default for SFs 28, 29. Filter functions for both Inputs A and B					
28	Filter key functions with Input A only					
29	Filter key functions with Input B only					
(30)	Default for SF 31. Continuous Auto-Trigger mode					
31	Single-Shot Auto-Trigger mode					
(40)	Default for SF 41. Read rate of 300 ms					
41	Maximum read rate					
50	Default for SFS 51, 52. Normal statistics operation					
51	Display highest value for (n) samples					
52	Display lowest value for (n) samples					
60) -	Default for SF 61. Automatic start/stop totalize					
61	Manual start/stop totalize					
70	Keypad test for front-panel LEDs. No SF enabling necessary; just store the SF to initiate the test					
80	Default for SFs 80 - 90. No external arming, external gate, or synchrc window auto-trigger (Syn. Wind. AT)					

3-3:

## Table 3.14 - Special Functions (Cont'd)

......

SF Number	Function	
(81)	External arming off	
82.0	Ext. arming, (+) slope	– Input A
82.1		– Input B
82.2		- Input D, Zero-Crossing Trigger Level
82.3	¥	- Input D, TTL-Crossing Trigger Level
	(82.3 is the default for SFs 82.0 -	82.3)
83.0	Ext. arming, (-) slope	- Input A
83.1		- Input B
83.2		- Input D, Zero-Crossing Trigger Level
83.3		- Input D, TTL-Crossing Trigger Level
_	-(83.3 is the default for SFs 83.0 -	• 83.3)
(84)	External gate off	
85.0	Ext. gate, start (+) stop (+)	– Input A
85.1		- Input B
85.2		- Input D, Zero-Crossing Trigger Levels
85.3		- Input D, TTL-Crossing Trigger Levels
	(85.3 is the default for SFs 85.0 -	- 85.3)
86.0	Ext. gate, start (+) stop (-)	- Input A
86.1		- Input B
86.2		- Input D, Zero-Crossing Trigger Levels
86.3		- Input D, TTL-Crossing Trigger Levels
··	(86.3 is the default for SFs 86.0 -	
87.0	Ext. gate, start (-) stop (+)	- Input A
87.1		- Input B - Input D, Zero-Crossing Trigger Level:
87.2		- Input D, TTL-Crossing Trigger Levels
87.3	(87.3 is the default for SFs 87.0	
88.0	Ext. gate, start (-) stop (-)	– Input A
88.1	Like gate, bear ( , otop ( ,	– Input B
88.2		- Input D, Zero-Crossing Trigger Level
88.3	Y Y	- Input D, TTL-Crossing Trigger Levels
	(88.3 is the default for SFs 88.0	- 88.3)
(90)	Synchronous Window Auto-Trigg	er (Syn. Wind. AT) off
91.0	Syn. Wind. AT, start (+) stop (+)	- Input A
91.1		- Input B
91.2		- Input D, Zero-Crossing Trigger Level
91.3		- Input D, TTL-Crossing Trigger Levels
~	(91.3 is the default for SFs 91.0	
92.0	Syn. Wind. AT, start (+) stop (-)	- Input A
92.1		- Input B
92.2		- Input D, Zero-Crossing Trigger Level
92.3	Y	- Input D, TTL-Crossing Trigger Levels
	(92.3 is the default for SFs 92.0	- 92.3)

•

٠

3-34

7

1

ļ

8

Ner.

Table 3.14	- Special	Functions	(Cont'd)
------------	-----------	-----------	----------

	SF Number	Function	
	93.0 93.1 93.2 93.3	Syn. Wind. AT, start (-) stop (+)	<ul> <li>Input A</li> <li>Input B</li> <li>Input D, Zero-Crossing Trigger 1</li> <li>Input D, TTL-Crossing Trigger L</li> </ul>
aaaa ya Ammoo ya a	94.0 94.1	(93.3 is the default for SFs 93.0 - 93.3) Syn. Wind. AT, start (-) stop (-)	– Input A – Input B
	94.2 94.3	(94.3 is the default for SFs 94.0 - 94.3)	- Input D, Zero-Crossing Trigger I - Input D, TTL-Crossing Trigger L

### NOTE:

When the main function of the 1995/1996 is changed, Special Functions 80 - 94 are reviewed. If setup conditions are appropriate for the new function, they are retained; if they are not, they are cancelled. The setup conditions, however, are reactivated when the original function is reselected because of the counter's one level of keyboard memory.

### 3.4.9 Error Codes

Jevel Jevel

Jeve. Jevel

3.4.9.1 Table 3.15 lists the error codes that may be displayed by the counter during local operation either as "OP Error" or in the form "Error NN" where NN is a 2-digit code number. Error codes will clear automatically after displaying for about 2-3 seconds.

### Table 3.15 - Error Codes

Displayed Codes	Error				
OP Error	Key invalid in present machine state or key out-of-sequence				
Error 20	Input number out-of-range				
23	Phase measurement ratio out-of-range				
24	Hardware ratio measurement ratio produced divide by zero				
25	Internal totalize error				
34	Display under flow				
35	Display overflow				
40	Non-Vol Memory error during calibration				
40	Non-Vol Memory error-data verification failure of machine setur				
42	store Non-Vol Memory error-attempted recall of nonexistent machine setup store				
50	Normalize function error $(R-X)Y/Z$				
51	Statistical calculation error				
60	Internal self-test: RAM				
61	Internal self-test: ROM				
62	Internal self-test: Non-Vol Memory				
63	Internal self-test: measurement amplifier failure				

## Table 3.15 - Error Codes Cont'd)

Displayed Codes	Error
64	Internal self-test: measurement logic failure
70	Floating point addition error
71	Floating point multiplication error
72	Floating point division error
73	Floating point compare error
74	Floating point operation undefined
75	Floating point under flow
76	Floating point overflow
78	ASCII to floating point conversion error
79	Floating point to ASCII conversion error
80	Double precision compare error
81	Double precision to ASCII error
	Double precision to floating point conversion error
83	Integer division by zero
99	Internal software error

15

 $\mathcal{S}$ 

8

Function/Description	Location		
Non-vol memory recall from 0-9 Non-vol memory store from 0-9	0-9 0-9 (see Notes)		
<u>NOTE 1:</u>			
Storing a setup (memory locations 0-9) requires a keyboard entry.	nominal 2-second wait afte		
<u>NOTE 2:</u>			
Calibration constants can only be viewed when the un calibration constants are only stored during the CAl procedure (see Section 6).	hit is in the Check mode. Also L Store step of the calibratio		
Recall calibration constants:			
DAC constants	10		
Input A slope multiplier Input A slope offset	11		
Input B slope multiplier	12		
Input B slope offset	13		
Input path constants			
Input A start, hyst. low, offset	14		
Input A start, hyst. low, hysteresis	16		
Input A start, hyst. high, offset	17		
Input A start, hyst. high, hysteresis	18		
Input A stop, hyst. low, offset Input A stop, hyst. low, hysteresis	19		
Input A stop, hyst. high, offset	20		
Input A stop, hyst. high, hysteresis	21		
Input B start, hyst. low, offset	22		
Input B start, hyst. low, hysteresis	23		
Input B start, hyst. high, offset	24		
Input B start, hyst. high, hysteresis	25		
Input B stop, hyst. low, offset	26 27		
Input B stop, hyst. low, hysteresis			
Input B stop, hyst. high, offset Input B stop, hyst. high, hysteresis	29		
Time Interval constants			
A-start, B-stop; A-positive, B-negative	30		
A-start, A-stop; A-negative, B-positive	31		
B-start, A-stop; A-positive, B-negative	32 33		

100000

-

98]



## **SECTION 4**

I

1

### 4.1 GENERAL PURPOSE INTERFACE BUS (GPIB)

### 4.1.1 Introduction

4.1.1.1 This subsection provides operating information for the 1995/1996 using the GPIB system interface. The IEEE-488-1978 interface permits remote control of all the counter's functions except POWER ON/OFF. Inputs and outputs are made via a standard 24-pin GPIB connector (see Figure 4.1) on the rear panel. Pin location, signal line identification, and GPIB operation comply with IEEE-STD-488-1978. The GPIB provides interface capability with other instruments and a controller also using the interface-bus structure (see Figure 4.2). This figure also shows signal line designations and pin assignments. IEEE-STD-488-1978 subsets available are listed in Table 4.1.

Image: State of the state o							
Pin No.	Assignment	Pin No.	Assignment				
- 1	DIO 1	13	DIO 5				
2	DIO 2	14	DIO 6				
3	DIO 3	15	DIO 7				
4	DIO 4	16	DIO 8				
5	EOI	17	REN				
6	DAV	18	GND, (6)				
7	NRFD	19	GND, (7)				
8	NDAC	20	GND, (8)				
	IFC	21	GND, (9)				
10	SRQ	22	GND, (10)				
11	ATN	23	GND, (11)				
12	SHIELD	24	GND, (5 and 17)				

Figure 4.1 - GPIB Connector (Rear Panel)



Pin	Nomenclature	Description			
$ \begin{array}{c} 1 \\ 2 \\ 3 \\ \\ 4 \\ 13 \\ 14 \\ 15 \\ 16 \\ \end{array} $	DIO-1 Data In/Out Bit 1 (LSB) DIO-2 Data In/Out Bit 2 DIO-3 Data In/Out Bit 3 DIO-4 Data In/Out Bit 4 DIO-5 Data In/Out Bit 5 DIO-6 Data In/Out Bit 6 DIO-7 Data In/Out Bit 7 DIO-8 Data In/Out Bit 8	Data lines are used to transfer data from one instrument to another			
6 7 8	DAV (Data Valid) NRFD (Not Ready for Data) NDAC (Not Data Accepted)	Handshake lines operate in a proper time sequence for complete communication between instruments			
5 9 10 11 17	EOI (End or Identify) IFC (Interface Clear) SRQ (Service Request) ATN (Attention) REN (Remote Enable)	Interface lines are used to provide an orderly flow of information between units			
12 18 19 20 21 22 23 24	SHIELD GND (6) GND (7) GND (8) GND (9) GND (10) GND (11) GND (5 and 17)	· · ·			

Figure 4.2 - Interface Signal Pin Assignments

### 4.2 GPIB DESCRIPTION

in the second

States and

June 1

-

Sec. 1

**4.2.1** Refer to Figure 4.2. There are 24 lines available at the GPIB connector, including 16 signal and 7 ground return lines, and one shield. All of the data bus lines are either input or output lines, having the following characteristics:

Logic Levels:	$1 = Low = \le .8V$
	$0 = High = \geq 2.0V$
Input Loading:	Each input = one TTL load
Output:	The output is capable of driving 15 interface bus loads. It consists of an open-collector driver and is capable of sinking 48 mA with a maximum voltage drop of 0.5 volts. See the IEEE-488 Electrical Specifications.

9990) 1991 - 1

4-3

GPIB Subset	Description	Applicable Capability		
SH1	Source Handshake	Complete Capability		
AH1	Acceptor Handshake Complete Capability			
Τ5	Talker	Complete Capability (1) Basic Talker (2) Serial Poll (3) Talk Only Mode (4) Unaddress if MLA		
TE0	Extended Talker	None		
L4	Listener	Complete except Listen Only (1) Basic Listener (2) Unaddress if MTA		
LE0	Extended Listener	None		
SR1	Service Request	Complete Capability		
RL1	Remote/Local	Complete Capability (1) REN - Remote Enable (2) LLO - Local Lockout (3) GTL - Go to Local		
PPO	Parallel Poll	No Capability		
DC1	Device Clear	Complete Capability (1) DCL - Device Clear (2) SDC - Selected Device Clear		
DT1	Device Trigger	Complete Capability GET - Group Execute Trigger		
C0	Controller	No Capability		
E1	Open Collector Bus Driver	S		

•

.

<sup>^</sup>Table 4.1 - IEEE-488-1978 Standard Interface Subset Capability

and the second s

37 - ()

**4.2.2** The signal lines shown in Figure 4.2 consist of three functionally separate sets: Data, Handshake, and Interface.

4.2.2.1 <u>Data</u> - the data lines consist of DIO-1 to DIO-8. These lines are the signal channels over which data flows between all instruments on the bus in bit-parallel, byte-serial form.

4.2.2.2 <u>Handshake</u> - these three transfer lines consist of: DAV (Data Valid), NDAC (Not Data Accepted), and NRFD (Not Ready for Data). These lines provide communication between GPIB bus members (i.e., between the instrument that is talking and the instrument(s) that are listening) to synchronize the information flow across the eight data lines. These lines derive their nomenclature from their meaning in the low or 1 state (e.g., when NRFD is low, the device is Not Ready for Data).

- a. DAV signifies that valid information is available on the data lines
  - b. <u>NRFD</u> signifies that the instrument is not ready to accept information
  - c. <u>NDAC</u> signifies that information is not accepted by the acceptor bus device
- 4.2.2.3 <u>Interface</u> these five interface lines coordinate the information flow on the bus.
  - a. <u>IFC (Interface Clear)</u> places the instrument in the Idle state (i.e., Untalk, Unlisten)
  - b. <u>ATN (Attention)</u> indicates the kind of information on the data lines during a handshake transfer sequence. Low indicates data lines carry interface commands; high indicates that the data lines carry data
  - c. <u>REN (Remote Enable)</u> arms the instrument to select Remote operation when it's addressed as a listener
  - d. <u>SRQ (Service Request)</u> signals the system controller that a peripheral device or bus member wants attention for purposes such as transmitting measurement, status, or condition information to the system controller
  - e. <u>EOI (End or Identify)</u> used for (1) signifying the end of a message and (2) signalling bus peripherals to set the I/O bit assigned for parallel poll identification

4.2.3 GPIB Handshake

4.2.3.1 The handshake sequence is the process by which each data byte is transferred from the source to the acceptor.

4-5

4.2.3.2 Refer to Figure 4.3. It shows the sequential relationship between the DAV, NFRD, and NDAC lines used to transfer data bytes. Figure 4.4 shows the handshake flow chart.





4-6

į."Ą

ŝ

11

3

л, С

19.40



### 4.3 GPIB ADDRESS ASSIGNMENT

**4.3.1** The 1995/1996 must be assigned an address as a bus member when operating in a GPIB system. Assigning an address to the counter permits it to be "called up" by the system controller or other resident bus device without interfering with it.

**4.3.2** Table 4.2 provides the available numbers for programming the counter's GPIB address and determining the various talk/listen address codes used in programming the controller.

**4.3.3** To program the counter's address, use key sequence (number) SHIFT STORE ADDR where (number) is any number from 00 through 30. To recall the counter's address, use key sequence SHIFT RECALL ADDR. To change the counter's address, simply enter the new address. The new GPIB address will overwrite the old one. The counter will automatically return to its measurement mode.

4.3.4 To enable the Talk-Only mode, just enter 99 as the new address. This will not affect the counter's selected bus address (00 through 30), but will set the unit to respond only as a talker (see Subsection 4.5.2 for details). To exit the Talk-Only mode, just reenter the counter's selected bus address or a new bus address.

#### NOTE:

Printed instructions for address programming are found on the rear panel just to the right of the GPIB connector.

**4.3.5** Observe in the table that the far right column lists the number addresses that can be assigned to the counter. Once an address has been selected and stored, the controller may then address the 1995/1996 as a talker/listener by transmitting the appropriate ASCII character on the data lines. The "DATA LINES" column of the table shows the 7-bit binary codes for every talk/listen address assigned to the counter. The controller transmits these codes to the counter to establish its talker/listener status.

**4.3.6** Note also in the table that there are two address codes for each GPIB address number. Each code represents a different ASCII character. For example, if an address of 02 is assigned to the counter, the talk address is ASCII character B and the listen address is ASCII character ". The only difference in the binary code in each case is the state of data lines D6 and D7.

**4.3.7** The counter is preset at GPIB address 03 when shipped.

4-8

## Table 4.2 - 1995/1996 GPIB Address and Talk/Listen Codes

**June 1** 

9

No.

----

ASCII ĈHARACTERS		DATA LINES							
		D <sub>7</sub>	0 <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D3	D <sub>2</sub>	D <sub>1</sub>	DECIMAL
				ADDRESS					ADDRESS
TALK	LISTEN	TALK	LISTEN	16	8	4	2	1	
	SP	0	1	0	0	0	0	0	00
@		1	0	0	0	0	0	0	
	ł	0	1	0	0	0	0	1	01
A		1	0	0	0	0	0	1	
	**	0	1	0	0	0	1	0	02
В		1	0	0	0	0	1	0	
••	#	0	1	0	0	0	1	1	03
С		1	0	0	0	0	1	1	
	\$	0	1	0	0	1	0	0	04
D		1	0	0	0	1	0	0	
	%	0	1	0	0	1	0	1	05
E		1	0	0	0	1	0	1	
	&	0	1	0	0	1	1	0	06
F		1	0	0	0	1	1	0	
	(APOSTROPHE)	0	1	0	0	1	1	1	07
G		1	0	0	0	1	1	1	
	(	0	1	0	1	0	0	0	08
н		1	0	0	1	0	0	0	
	)	0	1	0	1	0	0	1	09
1		1	0	0	1	0	0	1	
	*	0	1	0	1	0	1	0	10
L		1	0	0	1	0	1	0	
	+	0	1	0	1	0	1 	1	11
к		1	0	0	1	0	1	1	
	ļ ,	0	1	0	1	1	0	0	12
L		1	0	0	1	1	0	0	
		0	1	0	1	1	0	1	13
М		1	0	0	1	1	0	1	
		0	1	0	1	1	1	0	14
N		1.	0	0	1	1	1	0	
•••••	/	0	1	0	1	1	1     1	1	. 15

C.S.

4-9

				VES	TALI	UA			AS				
DECIMAL	D <sub>1</sub>	D <sub>2</sub>	D3	D <sub>4</sub>	D5	D <sub>6</sub>	0 <sub>7</sub>	ACTERS	СНАВА				
ADDRESS		S	DRES	AC		LISTEN	TALK	LISTEN	TALK LISTEN				
	1	2	4	8	16	<b>1</b> , <b>2</b> , <b>1</b>		LIGITER	1761				
16	0	0	0	0	1	1	0	ø					
	0	0	0	0	1	0	1		Р				
17	1	0	0	0	1	1	0	1					
	1	0	0	0	1	0	1		Q				
18	0	1	0	0	1	1	0	2					
	0	1	0	0	1	0	1		R				
19	1	1	0	0	1	1	0	3					
	1	1	0	0	1	0	1		S				
20	0	0	1	0	1	1	0	4					
~~	0	0	1	0	1	0	1		T.				
21	1	0	1	0	1	1	0	5					
	1	0	1	0	1	0	1		U				
<u>2</u> 2	0	1	1	0	1	1	0	6					
	0	1	1	0	1	0	1		V				
23	1	1	1	0	1	1	0	7					
	1	1	1	0	1	0	1		W -				
24	0	0	0	1	1	1	0	8					
	0	0	0	1	1	0	1		X				
25	1	0	0	1	1	1	0	9					
	1	0	0	1	1	0	1		Y				
26	0	1	0	1	1	1	0	:					
	0	1	0	1	1	0	1		Z				
27	1	1	0	1	1	1	0	;					
	1	1	0	1	1	0	1		[]				
28	0	0	1	1	1	1	0	<					
	0	0	1	1	1	0	1		١				
29	1	0	1	1	1	1	0	=					
	1	0	1	1	1	0	1		]				
30	0	1.	1	1	1	1	0	>					
	0	1	1	1	1	0	1		^				
31				GAL	ILLE			ONE	N				

Table 4.2 - 1995/1996	GPIB	Address	and	Talk/Listen	Codes (Cont'd)

4-10

The second se

ť. . . .

And the second s

And an and a second second

č i

: . . ģ

### INTERFACE MESSAGE REPERTOIRE and RESPONSE

### 4.4.1 Introduction

4.4

4.4.1.1 The 1995/1996 is equipped with a standard GPIB interface designed to meet IEEE-STD-488-1978 specifications. These specifications provide a definition of multiline interface messages, dividing them into two main groups:

- a. Primary command group
- b. Secondary command group

This counter includes only the primary commands in its interface repertoire.

4.4.1.2 The primary command group is further divided into four categories:

- -- a. Listen address commands
  - b. Talk address commands
  - c. Addressed commands
  - d. Universal commands

### 4.4.2 Listen and Talk Address Commands

4.4.2.1 The counter is designed to include 31 listen and 31 talk addresses. (Table 4.2 lists these addresses.) The instrument responds to address messages as defined by the programmed GPIB address entered from the counter's front panel.

### 4.4.2.2 Listen Addresses

4.4.2.2.1 Receipt by the counter of a listen address makes it a listener. If previously addressed to talk, the counter ceases to be a talker. In Local mode, the counter reverts to its Remote state, provided the REN message is true.

### 4.4.2.3 Talk Addresses

4.4.2.3.1 Receipt by the counter of a talk address makes it a talker. If previously addressed to listen, the counter ceases to be a listener. If in Local mode, the counter will remain under local control.

### 4.4.2.4 Talk Addresses-Other Devices

4.4.2.4.1 If the counter was previously addressed to talk, then receives the talk address of another bus device, the 1995/1996 ceases to be a talker.

### 4.4.3 Addressed and Universal Commands

4.4.3.1 Table 4.3 lists the Addressed and Universal commands to which the 1995/1996 responds. These interface commands are recognized because they are sent with the ATN message as true. The following paragraphs describe the counter's response to each of these commands.

		Hex	Decimal	Data Line Code						
Message	Meaning	Code	Equivalent	7	6	5	4	3	2	1
GTL	Go To Local	01	1	0	0	0	0	0	0	1
SDC	Selected Device Clear	04	4	0	0	0	0	1	0	0
GET	Group Execute Trigger	08	8	0	0	0	1	0	0	0
LLO	Local Lock Out	11	17	0	0	1	0	0	0	1
DCL	Device Clear	14	20	0	0	1	0	1	0	0
SPE	Serial Poll Enable	18	24	0	0	1	1	0	0	0
SPD	Serial Poll Disable	19	25	0	0	1	1	0	0	1
UNL	Unlisten	3F	63	0	1	1	1	1	1	1
UNT	Untalk	5F	95	1	0	1	1	1	1	1

## Table 4.3 - Addressed and Universal Commands

### 4.4.3.2 Go To Local (GTL)

4.4.3.2.1 Provided the counter is in remote and a listener, it reverts to local operation. The counter remains addressed to listen. It now operates by front-panel controls, until returned to remote control by receipt of the first byte of a device-dependent message. The decimal and hex equivalents are both 01. When in local, the SRQ LED is always off.

### NOTE:

If the counter is in a function having no equivalent in local operation, upon receipt of a GTL command, it will default to home state conditions. These functions include: hardware ratios B/A, A/C, B/C; totalize A or B by gate time; and totalize A or B by D.

## 4.4.3.3 Selected Device Clear (SDC)

4.4.3.3.1 Provided the counter is in remote and a listener, it reverts to home state. The condition of the GPIB interface remains unchanged. The decimal and hex equivalents are both 04.

### 4.4.3.4 - Group Execute Trigger (GET)

4.4.3.4.1 Provided the counter is a listener and no measurement is in progress, it executes a previously programmed measurement and, if the SRQ mask is set, issues an SRQ command at completion. The GET command permits several bus devices to simultaneously perform a number of different operations. (All bus members have been previously programmed to perform a function on receiving the GET command or trigger command.) The decimal and hex equivalents are both 08.

### 4.4.3.5 Local Lockout (LLO)

4.4.3.5.1 The counter responds to the LLO command regardless of its addressed state. The LLO command disables the LOCAL key on the front panel. By issuing a GTL command, the counter is returned to local control. However, if the counter is returned to remote operation, the local lockout condition is still active. The only way to deactivate the LLO condition is to turn off the counter.

### 4.4.3.6 Device Clear (DCL)

4.4.3.6.1 Same as the SDC command, except that all bus devices in remote are put in home state. The counter responds to this command regardless of its addressed state. The decimal and hex equivalents are 10 and 14, respectively.

### 4.4.3.7 Serial Poll Enable (SPE)

4.4.3.7.1 This command permits all bus members, including the counter, to set their SRQ line to binary 1, informing the controller that attention is required. For the 1995/1996, bit 7 of the status byte is set. Each bus member, having been made a talker, is then serially interrogated by the controller to determine which bus member(s) requested service and the purpose of each request. Bus members respond by transmitting their respective status bytes to the controller. All members respond to the SPE command regardless of their addressed state. The function and format of the 1995/1996's SRQ status byte is described in Subsection 4.7. The decimal and hex equivalents are 24 and 18, respectively.

### 4.4.3.8 Serial Poll Disable (SPD)

4.4.3.8.1 This command returns all bus members to normal operation after completion of a serial poll. All bus members respond to the SPD command regardless of their addressed state. If addressed to talk, a bus device will put its data output string on the GPIB, provided such data is available in its output buffer. The decimal and hex equivalents are 25 and 19, respectively.

### 4.4.3.9 Untalk (UNT)

4.4.3.9.1 This universal command instructs all talkers, including the counter, to return to their untalk or talker-idle state. All bus members are also removed from their talker state whenever a talk address other than their own is received. In the Untalk state, the front-panel ADDR LED is turned off. The decimal and hex equivalents are 9 and 5F, respectively.

### 4.4.3.10 Unlisten (UNL)

4.4.3.10.1 This universal command instructs all listeners, including the counter, to return to their unlisten or listen-idle state. In the Unlisten state, the front-panel ADDR LED is turned off. The decimal and hex equivalents are 63 and 3F, respectively.

### 4.5 GPIB OPERATING MODES

#### 4.5.1 Introduction

4.5.1.1 Before operating the counter on the GPIB, ensure that the instrument has been assigned its correct bus address (see Subsection 4.3) and that the correct AC line voltage has been selected (see Subsection 2.7.3). The last instruction is especially important if the 1995/1996 is being used for the first time or at a new location.

4.5.1.2 The 1995/1996 can be operated on the GPIB in either its Talk-Only or Addressed mode.

### 4.5.2 Talk-Only Mode

4.5.2.1 To set the counter in this mode, enter counter address 99.

4.5.2.2 The Talk-Only mode may be used in systems not having a controller. Such a system permits remote reading of counter measurement data, however, the instrument is controlled from the front panel (see Section 3).

4.5.2.3 The counter determines the rate at which measurements are made. The output buffer is updated at the end of each measurement cycle, overwriting the previous measurement data if not transferred to the listener.

4.5.2.4 The listener triggers the transfer of data from the counter. The counter's output buffer is cleared when data transfer is completed.

4.5.2.5 Differences between the measurement rate and data transfer rate are resolved as follows:

- a. If data transfer is in progress at the end of a measurement cycle, updating of the output buffer is delayed. Data transferred will correspond to the previous measurement cycle
- b. If data transfer trigger occurs during a measurement cycle and the output buffer is empty, data transfer is delayed until the buffer is updated. Data transferred will then correspond to the latest measurement cycle
- c. If a measurement cycle is completed before any byte from the previous cycle has been transferred to the listener, the buffer will be updated.

ß

- 4.5.2.6 Measurement rate in the 1995/1996 can be controlled in the following ways:
  - a. The gate time can be controlled by selecting an appropriate display resolution or setting a specific gate time
  - b. A time interval delay can be set using the range of 200 ns to 100 s
  - c. The counter can be operated in the Hold mode (single-shot measurements). Readings are displayed indefinitely in Hold until the RESET key is pressed, initiating a new measurement cycle

### 4.5.3 Addressed Mode

4.5.3.1 In the Addressed mode, all of the counter's functions (except POWER ON/OFF) can be controlled using device-dependent commands (see Subsection 4.8.2). These commands are sent over the GPIB after the counter has been addressed to listen. Completed measurement readings and counter status information are then read back over the bus after the counter has been addressed to talk. If the counter is addressed to talk when its output buffer is empty, no data transfer will occur and bus activity will cease. Data transfer will start again after the output buffer is updated at the completion of the next measurement cycle.

4.6 OUTPUT MESSAGE FORMAT (TALKER)

#### 4.6.1 Introduction

4.6.1.1 Refer to Tables 4.4 to 4.7 for the following:

- a. Table 4.4 Message formats for the various 1995/1996 measurements and "one-time" (recall) outputs
- b. Table 4.5 Basic 23-byte output format
- c. Table 4.6 Alpha header output codes
- d. Table 4.7 High speed data output format

4.6.1.2 Measurement units should be assumed as hertz, seconds, degrees, or a ratio, depending on commands previously sent to the counter.

#### NOTE:

An SRQ message is not sent by data recall from the counter's stores.

-15

Output	Format
Measurement Outputs (see NOTE 1)	
Reading (with/without math, statistics)	A single 23-byte output-see Table 4.5
Standard Deviation and Mean	A double 23-byte output (i.e., two numeric fields, with/without headers, separated by a comma, and terminated by a CRLF)
Mean, High, and Low	A triple 23-byte output (i.e., three numeric fields, with/without headers, separated by commas, and terminated by a CRLF)
"One-Time" (Recall) Outputs (see NOTE 2)	
Data Recall (e.g., gate time, math constants, TI delay, and calibration constants)	A single 23-byte output-see Table 4.5
A and B Trigger Levels	A double 23-byte output (i.e., two numeric fields, with/without headers, separate by a comma, and terminated by a CRLF)
A and B Trigger Peaks (V max., V min)	A double 23-byte output (i.e. two numeric fields, with/without headers, separate by a comma, and terminated by a CRLF)
Learn Mode	A 200-byte ASCII-formatted output sent and readable only by the counter
Error Message, Identification, or String	Variable number of ASCII bytes null, CR, and LF
NOTE 1:	

## -Table 4.4 - Measurement and "One-Time" Output Formats

The statistics and math outputs will be the result of the calculation with the alpha header code of the function measurement. For special output (SO1), the first measurement will have the alpha header code of the normal measurement, and the second and third readings will have the alpha codes from Table 4.6 (e.g., "H" header for High).

Sector Sector

### NOTE 2:

"One-Time" (recalled) data commands must be entered in outputs by themselves. (Refer to Input Commands tabulated in Subsection 4.8 and identified with an asterisk(\*). When data is recalled, it will be placed in the buffer only once. The output buffer will then default to the previously entered measurement only after the recalled data is read by the controller or the counter is programmed with a new command. Recalled data will not generate an SRQ command.

( And the second se

Second Second

Byte No.	Interpretation	Permitted ASCII Characters	Notes
1 2	Space Alpha header code (See Table 4.6). If		Spaces are transmitted
ŋ	turned off using the HD0 command, this byte will be a space Space		
3 4	Measurement Sign	+ or -	
5	Most significant digit	0 to 9	Bytes 5 to 19
5 6 7 8 9 10 11 12 13 14 15 16 17 18	Digit.	0 to 9 or .	will always include 14 digits (i.e., the mantissa) and decimal point. The numeric field (bytes 4 to 23) is in scientific notation. Zero's are added as necessary in the less significant
19			digit positions.
20	Exponent indicator	E	
20	Exponent Sign	+ or -	
22	More significant digit	0 to 9	
23	Less significant digit	0 to 9	
	CR or , (LF)		Commas are used to separate multiple numeric field outputs. Used as a final output termina- tor. CRLF is the final output terminator in the buffer. The EOI is always given with LF. No EOI is given if high speed mode is enabled

## Table 4.5 - Basic 23-Byte Output Format

-

÷

And and a second se

223

Procession of the

and the second s

T	able	4.6	- Alpha	Header	Output	Codes
---	------	-----	---------	--------	--------	-------

Function/Operation	Header	Function/Operation	Header
Frequency C	F	Ratio B/A (software)	R
	F	Ratio C/A (software)	R
Frequency A	S	Ratio A/B (hardware)	R
Period A Time Interval A <del></del> B	Š	Ratio B/A (hardware)	R
Time Interval A-B	-	Ratio C/B (hardware)	R
	Т	Ratio C/A (hardware)	R
with delay	Î Î	Rise Time B	R
Totalize A by B	R	Fall Time B	S
Ratio A/B (software)	R	Positive Pulse Width B	S
Ratio C/A (software)	S	Positive Pulse Width B	S S
Rise Time A	S	with delay	S
Falt Time A	S	Negative Pulse Width B	S
Positive Pulse Width A	5	Negative Pulse Width B	-
Positive Pulse Width A	G	with delay	S
with delay	S S	Phase B rel A	P
Negative Pulse Width A	S		Ū
Negative Pulse Width A		Duty Cycle B	Š
with delay	S	Slew Rate B	M
Phase A rel B	Р	Display Mean	H
Duty Cycle A	U	Display High	L
Slew Rate A	S	Display Low	A
Additional Functions	_	Recall A trigger level	B
Frequency B	F	Recall B trigger level	
Period B	S	Recall Peaks-V max, A or B	
Time Interval B-A	S	Recall X (Offset)	X
Time Interval B→A	-	Recall Y (Normalize)	Y ·
with delay	S	Recall Z (Scale)	Z
Manual Totalize B (software)	Т	Recall Calibration	-
Manual Totalize B (software)	Т	Constants	C
Totalize B by A	Т	Recall n value	N
A by D	Т	Recall Gate Time	G
B by D	Т	Recall Delay Time	D
A by gate	T	Transmit Time Out	0
1 1 0 9 8 4 00	[	<u>II</u>	1

NOTES:

In general, the following Header Codes precede the listed functions: 1.

F-Frequency measurements

S-Time measurements (seconds); rise/fall times; pulse width

P-Phase measurements

Î

Contraction of the local distribution of the

Sector Sector

**R-Ratio** measurements

U-Duty Cycle measurements

T-Totalize measurements

ASCII Format	Value Range				
b#0.nnnnnnnnnnnnnnE#ddCRLF b#N.nnnnnnnnnnnnnnE#ddCRLF b#NN.nnnnnnnnnnnnnnE#ddCRLF b#NNN.nnnnnnnnnnnnE#ddCRLF • • • • • • • • • • • • • • • • • • •	0.1 to 0.999999999999999 1.0 to 9.9999999999999 10.0 to 99.999999999999 100.0 to 999.99999999999 • • • • • • • • • • • • •				
where: b = blank space # = - or + N = digit n = the fractional part	<ul> <li>e decimal point</li> <li>E = exponent</li> <li>d = ten's exponent digit</li> <li>CR = carriage return</li> <li>LF = line feed</li> </ul>				
	NOTE:				
No SRQ requests are generated when in the high-speed mode.					

Table 4.7 - High Speed Data (ASCII) Output

## 4.7 SERVICE REQUEST (SRQ) AND STATUS BYTE

### 4.7.1 Introduction

4.7.1.1 An SRQ may be transmitted by the 1995/1996 whenever:

- a. An error occurs
  - b. A measurement is completed
  - c. A timeout occurs

4.7.1.2 The seventh bit in the SRQ and status byte is set to a binary 1. One other bit, indicating the status or type of service requested, is also set. If an SRQ is not enabled, this other bit is still set - even if the seventh bit is not. Refer to Table 4.8 which shows the format for the counter's status byte. The front-panel SRQ LED lights when the SRQ is asserted.

Table	4.8	-	Status	Byte	Format
-------	-----	---	--------	------	--------

Bit No. Bit Weight		Function
1 (LSB)	1	Unused
2*	2	1 = External frequency reference
2*	2	in use; no SRQ issued
3	4	Unused
4**	8	1 = Timeout has occurred
5*	16	<ul> <li>1 = Reading ready; no SRQ issued for re- called data; bit is cleared when measurement is output or when buffer</li> </ul>
		is flushed
6**·	32	1 = Error condition exists
7	64	1 = Service requested
8	128	Unused

\* = Serial poll alone will not clear this bit

**\*\*** = Serial poll alone will clear this bit

#### NOTE:

Controllers vary as to positional designation of status-byte bits. Bytes are indexed in two ways: 1 through 8 with bit 1 having a weight of 1 and bit 8 having a weight of 128 (as for the 1995/1996) or 0 through 7 with bit 0 having a weight of 1 and bit 7 having a weight of 128.

4.7.1.3 The counter's SRQ status byte can be conveniently masked to indicate the type of information. This feature is achieved using the Service Request Mask command (QMn) where the value of n is the loaded bit weight (i.e., binary value) - see Table  $4.8 \pm$  in the range of 0 to 255.

#### EXAMPLE:

If the user wants an SRQ message when (1) a timeout has occurred, and (2) an error condition exists, the correct SRQ Mask command that would generate this would be QM40 (8 + 32). Then by reading the SRQ status byte, bits 4 and 6 can be tested to determine which one caused the SRQ message.

4.7.1.4 The Service Request Mask command QM0 will disable all SRQ messages.

### 4.8 INPUT COMMANDS (LISTENER)

#### 4.8.1 Introduction

4.8.1.1 The 1995/1996 responds to device-dependent commands in a "deferred" manner. This means that the GPIB interface continues to accept commands until the terminating character (LF) is received, then the entire string is executed. There is no "immediate" mode in which commands are obeyed as they are received.

4.8.1.2 The counter clears all data in its output buffer upon receiving a devicedependent command. Recalled data and single measurements, therefore, should be read immediately after the command is sent to program the counter.

#### 4.8.2 Device-Dependent Commands

4.8.2.1 When the counter is addressed to listen, it can be controlled (except POWER ON/OFF) by device-dependent commands. These commands are tabulated below:

a. Table 4.10 - Counter Initialize Code
b. Table 4.12-Measurement Function Codes
c. Table 4.15-Math Codes
d. Table 4.16-Memory Codes
e. Table 4.17-Statistics Codes
f. Table 4.18-Gate/Delay Codes
g. Table 4.19 - Input Control Codes
h. Table 4.20 - Arming Codes
i. Table 4.21 - Learn Codes
j. Table 4.22 - Measurement Mode Codes
k. Table 4.23 - Miscellaneous Codes
l. Table 4.24 - Calibration Codes

4.8.2.2 In general, device-dependent commands are executed sequentially beginning with the first one sent, and ending with the last. However, to ensure expected results, it is recommended that the following commands be sent in a separate string: IN (Initialize), RE (Start New Measurement), SMn (Non-Vol Store to Memory, 0-9), and TG1, TG2, TG3 (Output Trigger/Peak Levels).

4.8.2.3 If more than one command is to be sent, no delimiters are required. If necessary, commas, spaces, and semicolons may be included as delimiters in the command strings for clarification without affecting counter operation. Alpha characters in a command string may be upper or lower case. Each command string must be followed by an end-of-string terminator group. Table 4.9 summarizes the valid terminator groups.

Table 4.9 - Valid Terminators



### 4.8.2.4

Table 4.10 provides the counter initialize code for the 1995/1996.

#### Table 4.10 - Counter Initialize Code

Function	Code
Initializes counter functions/settings to home state	IN

4.8.2.5 Some of the device-dependent commands in the following tables require additional numerical input data. Such numerical input succeeds its command. "One-time" (recall) outputs are noted by an asterisk(\*). Finally, home-state commands (at power-on, after an IN command, or after a diagnostic IST command) are <u>underlined</u>. Refer to Table 4.11 as required for the numerical input format.
Byte No.	Interpretation	Permitted ASCII Charac	Characteristics	
1	Mantissa	+ or -		
2 3	Most significant digit	0 to 9		
	Digit			
4 5				
6 7				
8				
8 9				
.10_				
11				
12				
13.				
14				
15 16				
17	Least significant digit	Ý V		
18	Exponent indicator	E		
19	Exponent sign	+ or -	1. 2.	
20	Digit	0 to 9		
21	Digit	0 to 9	$S(G) \cong_{G,G}$	

### Table 4.11 - Numerical Input Format

### NOTE 1:

The valid syntax for the numerical input value tabulated above is:

 $[+ \text{ or } -] \langle H \text{ digits} \rangle [.] \langle I \text{ digits} \rangle [E [+ \text{ or } -] \langle 1 \text{ or } 2 \text{ digits} \rangle]$ where  $1 \langle = H + I \langle = 16$ . Characters inside the brackets are optional.

This format is valid for all numerical inputs including measurement functions (e.g., FN10=FN1E1). For enable/disable (i.e., toggle) commands (e.g., CK0/CK1 command), zero (CK0) will turn the command off; and any other valid numeric input (CK+1, CK55.09e-7) will turn the command on.

### <u>NOTE 2</u>:

The use of a floating point decimal increases the number of characters in the string from 16 to 17.

#### NOTE 3:

Leading zeros in the mantissa and/or the exponent are ignored.

### <u>NOTE 4</u>:

Byte one may be omitted and a positive mantissa assumed.

#### NOTE 5:

Bytes 2 to 17 may have up to 16 significant digits and a decimal point. The decimal point is not essential. After entry of 16 digits (without a decimal point), additional digits are ignored and a GPIB programming error is generated. Non-significant zeros will still increase the power-of-ten stored. Also, if fewer than 16 digits are required, unused bytes may by omitted.

#### NOTE 6:

### Spaces or nulls are always ignored.

### <u>NOTE 7:</u>

Bytes 18 to 21 (exponent group) may be omitted. Also, byte 19 may be omitted or transmitted as a space (a positive exponent should be assumed in either case).

#### NOTE 8:

Numbers may be terminated by one of the same terminators used for output messages, or by another device-dependent message.

#### NOTE 9:

# Units are implied; volts for trigger levels, seconds for gate/delay times.

4.8.2.6 Table 4.12 presents the measurement function codes for the 1995/1996. Functions FN1 through FN18 are front-panel selections. Functions FN19 through FN45 are selected either as front-panel special functions or are unavailable from the keyboard. When the controller programs one of the functions (FN1-FN45), external arming, external gating, and synchronized window auto-trigger (SWAT) are turned off if invalid for the new function. If an invalid channel is programmed for a function, the command is ignored and arming, gating, or SWAT default to the off condition. No error is generated for this type of programming.

Function	Code
Frequency C	FN1
Frequency A	FN2
Period A	FN3
Time Interval A B	FN4
Time Interval A B	
with delay	FN5
Totalize A by B	FN6
Totalize A by B	
with delay	FN7
Ratio A/B (software)	FN8
Ratio C/B (software)	FN9
Rise Time A	FN10
Fall Time A	FN11
Positive Pulse Width A	FN12
Positive Pulse Width A	
with delay	FN13

### Table 4.12 - Measurement Function Codes

4 - 24

Function	Code				
Negative Pulse Width A	FN14				
Negative Pulse Width A					
with delay	FN15				
Phase A rel B	FN16				
Duty Cycle A	FN17				
Slew Rate A	FN18				
Frequency B	FN19				
Period B	FN20				
Time Interval B-A	FN21				
Time Interval B-A					
with delay	FN22				
Manual Totalize A	FN23				
Manual Totalize B	FN24				
Totalize B by A	· FN25				
B by A					
with delay	FN26				
A by D (TTL)	FN27				
B by D(TTL)	FN28				
A by gate time	FN29				
🕴 B by gate time	FN30				
Ratio B/A (software)	FN31				
C/A (software)	FN32				
A/B (hardware)	FN33				
B/A (hardware)	FN34				
C/A (hardware)	FN35				
C/B (hardware)	FN36				
Rise Time B	FN37				
Fall Time B	FN38				
Positive Pulse Width B	FN39				
Positive Pulse Width B					
with delay	FN40				
Negative Pulse Width B	FN41				
Negative Pulse Width B					
with delay	FN42				
Phase B rel Å	FN43				
Duty Cycle B	FN44				
Slew Rate B	FN45				

# Table 4.12 - Measurement Function Codes (Cont'd)

### NOTE 1:

Either "FU" or "FN" can be used for the above measurement function codes.

#### NOTE 2:

All measurement function codes are mutually exclusive.

### NOTE 3:

For FN23 and FN24 (Manual Totalize), refer to the Gate codes to start and stop a measurement.

4.8.2.7 Table 4.13 provides the predefined (forced) setting by functions. The Phase Angle, Duty Cycle, and Slew Rate settings are automatically selected, but can be modified by the controller. In addition, for programming selection of Duty Cycle and Slew Rate settings, use the following guidelines:

- . a. To change from positive Duty A(B) to negative Duty A(B), program slope A(B) to minus using control code AS1
  - b. To change from positive Slew Rate A(B) to negative Slew Rate A(B), program slope A(B) to minus using control code AS1

### NOTE:

The COMMON settings shown in the table for Phase Angle, Duty Cycle, and Slew Rate cannot be modified by the controller.

Function	Common	Slope A	Slope B	DC (A and B)	Auto-Trig A	Auto-Trig
Rise Time A	On	+ -	+	DC	On	On
Rise Time B	On	+	+	DC	On	On
Fall Time A	On	-		DC	On	On
Fall Time B	On	-	. <u> </u>	DC	On	On
Pos. Pulse Width A	On	+		DC	On	On
Pos. Pulse Width B	On		+	DC	On	On
Neg. Pulse Width A	On	-	+	DC	On	On
Neg. Pulse Width B	On	+	-	DC	On	On
Phase A rel B	Off	+	[ +	DC	On	
Phase B rel A	Off	+	+	DC	On	
Duty Cycle A	On	+	-	DC	On	_
Duty Cycle B	On	-	+	DC		On
Slew Rate A	On	+	+	DC	On	
Slew Rate B	On	+	+	DC		On
Man. Totalize A						
(software)	On	·				Off
Man. Totalize B						
(software)	On.				- Off	
Totalize A by Gate	On			1		Off
Totalize B by Gate	On				Off	
Totalize A by D	On		1			Off
Totalize B by D	On				Off	

Table 4.13 - Predefined (Forced) Front-Panel Settings

В

#### NOTE 1:

When Common mode is on and the function is controlled by Input A (e.g., Frequency A, Ratio A/B), Input B autotrigger and attenuator commands are disregarded. Also in this mode, Input B levels will be ignored if Input A (and therefore B) auto-trigger is on. Similarly when the Common mode is on, and the function is controlled by Input B, Input A auto-trigger and attenuator commands are disregarded. No error is generated for this kind of inconsistent programming.

#### NOTE 2:

The auto-trigger must be turned off before entering a manual trigger level.

4.8.2.8 Table 4.14 indicates the valid channels for external arming and gating by function. External arming and gating are mutually exclusive commands.

Function	Valid Channels	
Frequency C	A, B, D-TTL, D-Zero Crossing	
Frequency A, Period A	B, D-TTL, D-Zero Crossing	
Frequency B, Period B	A, D-TTL, D-Zero Crossing	
<ul> <li>Time Interval A to B<sup>†</sup>; B to A<sup>†</sup></li> <li>Totalize A by B<sup>†</sup>; B by A<sup>†</sup></li> <li>Totalize A by internal gate<sup>†</sup>; B by</li></ul>	D-TTL, D-Zero Crossing	
internal gate <sup>†</sup> <li>Rise Time A<sup>†</sup>; Rise Time B<sup>†</sup></li> <li>Fall Time A<sup>†</sup>; Fall Time B<sup>†</sup></li> <li>Positive Pulse Width A<sup>†</sup>; Positive</li> <li>Pulse Width B<sup>†</sup></li> <li>Negative Pulse Width A<sup>†</sup>; Negative</li> <li>Pulse Width B<sup>†</sup></li> <li>Slew Rate A<sup>†</sup>, Slew Rate B<sup>†</sup></li> <li>Hardware Ratio A/B; Hardware Ratio B/A</li> <li>Hardware Ratio A/B; Software Ratio B/A</li> <li>Software Ratio C/B; Software Ratio B/A</li> <li>Software Ratio C/B; Software Ratio C/A</li> <li>Duty Cycle A; Duty Cycle B</li> <li>Phase A rel B; Phase B rel A</li> <li>Totalize A by D; Totalize B by D</li> <li>Manual Totalize A; Manual Totalize B</li>	None	

## Table 4.14 - Valid Channels for External Arming/Gating

### NOTE 1:

The dagger  $(\dagger)$  indicates a function for which external arming is valid; external gating is invalid.

### NOTE 2:

Valid channels for Synchronous Window Auto-Trig(SWAT) are identical to those for external arming/gating, except for Frequency C. SWAT is disallowed in Frequency C.

### NOTE 3:

If an invalid channel is programmed for a function, the command is ignored and arming, gating, or SWAT default to the off condition. No error is generated for this type of programming.

Ś

Function	Code
Disable Math Enable Math Store Offset <value> (X)</value>	MD0 MD1 MO <value> (home state=0)</value>
Recall Offset	RO *
Store Normalize (value) (Y)	MN <value> (home state=1)</value>
Recall Normalize	RN *
Store Scale (value) (Z)	MS <value> (home state=1)</value>
Recall Scale	RS *

Table 4.15 - Math Codes

### NOTE:

Concession of the

The math constant range for offset X, normalize Y, and scale Z is:  $\pm 0.00000001E-9$  to  $\pm 9999999999999999$ .

T	able	4	.16		Memory	Codes
---	------	---	-----	--	--------	-------

Function/Description	Cøde			
Non-vol memory recall from 0-9 Non-vol memory store from 0-9	RM0-9 SM0-9 (see Notes)			
<u>NOTE 1</u> :				
SM0-9 requires a 2-second wait after p	rogramming.			
<u>NOTE 2</u> :				
If the counter is in a function having no equivalent in local operation, this function cannot be stored in non-vol memory. These functions include: hardware ratios A/B, B/A, A/C, B/C; totalize A or B by gate time; and totalize A or B by D.				
Recall calibration constants:DAC constantsInput A slope multiplierInput A slope offsetInput B slope multiplierInput B slope offsetInput B slope offsetInput path constants				
Input A start, hyst. low, offset	RC14*			

### 4-29

Table 4.16 - Memory Co	odes (Cont'd)
------------------------	---------------

Function/Description	Code
Function/DescriptionInput A start, hyst. low, hysteresisInput A start, hyst. low, offsetInput A start, hyst. high, offsetInput A stop, hyst. low, offsetInput A stop, hyst. low, hysteresisInput A stop, hyst. high, offsetInput A stop, hyst. high, hysteresisInput A stop, hyst. low, offsetInput B start, hyst. low, offsetInput B start, hyst. low, hysteresisInput B start, hyst. low, hysteresisInput B start, hyst. high, offsetInput B start, hyst. high, hysteresisInput B start, hyst. high, hysteresis	RC15* RC16* RC17* RC18* RC19* RC20* RC21* RC22* RC23* RC23* RC24* RC25*
Input B stop, hyst. low, offset Input B stop, hyst. low, hysteresis Input B stop, hyst. high, offset Input B stop, hyst. high, hysteresis	RC26* RC27* RC28* RC29*
Time Interval constants A-start, B-stop; A-positive, B-negative A-start, A-stop; A-negative, B-positive B-start; A-stop; A-positive, B-negative B-start, B-stop; A-negative, B-positive	RC30* RC31* RC32* RC33*

## Table 4.17 - Statistics Codes

Function/Description	Code
Store n value = 100 Store n value = 1000 Store n value, where value = 2 to 9999 Recall n value	SV0 SV1 SV <value> RV *</value>
Disable standard deviation Enable standard deviation	<u>SD0</u> SD1 - turns off mean
Disable mean Enable mean	SA0 SA1 -turns off standard deviation
Special output disable Special output enable	SO0 SO1 -and enable standard deviation (SD1) will output standard deviation and mean; and enable mean (SA1) will output mean, high, and low

11.12

÷

Table 4.18 - Gate/Delay Codes

Function/Description	Code
Gate Open - used only to start software manual totalize Gate Close - used only to stop software manual totalize Gate Time Adjust - enters gate time (value) where (value) range = 200ns to 100 s; home state value = 10 ms; and a value of 0 = a single event reading	GO GC GA 〈value〉
Recall Gate Time Delay Time Adjust - enters delay time (value) where (value) range = 200 ns to 106 s;	RG <b>*</b> DA ⟨value⟩
home state value = 1 ms Recall Delay Time	RD *

4.8.2.9 To use software manual totalize (FN23 or FN24), enter the following 3 commands in order:

8.	FN23 (CR LF) - sets up the manual totalize (A) function and turns the Hold LED	on
þ.	GO $\langle {\rm CR}~{\rm LF} \rangle$ -opens the gate to start the readings. Data can read from the counter at this point	be
с.	GC (CR LF) - closes the gate, turns on the Hold LED, and puts last reading in the buffer. The last reading can read from the counter	the be

To restart the measurement at zero enter:

RE GO (CR LF)

To continue the measurement count enter:

GO (CR LF)

### NOTE:

If a new function is entered, the single measurement mode will still be in effect.

Function/Description	Code
Trigger Level A Set	AT <value></value>
Trigger Level B Set - home state value is 0	BT <value></value>
Auto-Trig off (A and B)	A U0
Auto-Trig on (A and B)	A U1
Auto-Trig Input A off	A U2
Auto-Trig Input A on	<u>A U3</u>
Auto-Trig Input B off	<u>A U4</u>
Auto-Trig Input B on	A U5
Continuõus Auto-Trig	<u>ST0</u>
Single Auto-Trig - use AU1, 3, or 5	ST1
to start a single autotrigger process Coupling Input A to DC Coupling Input A to AC Coupling Input B to DC Coupling Input B to AC	AA0 AA1 BA0 BA1
Slope Input A Positive	AS0
Slope Input A Negative	AS1
Slope Input B Positive	BS0
Slope Input B Negative	BS1
Attenuation Input A X 1	A X0
Attenuation Input A X 10	A X1
Attenuation Input A X 50	A X2
Attenuation Input B X 1	B X0
Attenuation Input B X 10	B X1
Attenuation Input B X 50	B X2
Impedance Input A to 1 Mohm Impedance Input A to 50 ohms Impedance Input B to 1 Mohm Impedance Input B to 50 ohms	$ \frac{AZ0}{AZ1} $ $ \frac{BZ0}{BZ1} $
Filter Input A off	AF0
Filter Input A on	AF1
Filter Input B off	BF0
Filter Input B on	BF1
Hysteresis off	SE0
Hysteresis on	SE1
Common off (Separate mode)	CM0
Common on	CM1

# Table 4.19 - Input Control Codes

.

 $\cdot \phi$ 

Function/Description	Code
	X A O
External Arming Disable – internal arming enabled is home state	XA0
External Arming Input A	XA1
External Arming Input B	XA2
External Arming Input D - Zero Crossing	XA3
External Arming Input D - TTL	XA4
Arming Slope Positive	XA5
Arming Slope Negative	XA6
External Gate Disable – internal gate enabled is home state (see code GA)	<u>XG0</u>
External Gate Input A	XG1
External Gate Input B	XG2
External Gate Input D-Zero Crossing	XG3
External Gate Input D-TTL	XG4
Gate Slope Start-Negative; Stop-Negative	XG5
Gate Slope Start-Positive; Stop-Negative	XG6
Gate Slope Start-Negative; Stop-Positive	XG7
Gate Slope Start-Positive; Stop-Positive	XG8
Synchronous Window Auto-Trig (SWAT)	
SWAT Disable	<u>XS0</u>
SWAT Input A	XS1
SWAT Input B	XS2
SWAT Input D-Zero Crossing	XS3
SWAT Input D-TTL	XS4
SWAT Slope Start-Negative; Stop-Negative	XS5 XS6
SWAT Slope Start-Positive; Stop-Negative	XS6 XS7
SWAT Slope Start-Negative; Stop-Positive	XS8
SWAT Slope Start-Positive; Stop-Positive	<u>ب</u> ريري

### Table 4.20 - Arming Codes

## Table 4.21 - Learn Codes

Function/Description	Code
Send Machine Setup - Learn Receive Machine Setup - Learn	SL * RL <total machine="" state="" string-<br="">200 ASCII bytes&gt;; string is readable only by the counter</total>

# Table 4.22 - Measurement Mode Codes

Function/Description	Code
Continuous Reading Mode Single Reading Mode-use RE code to trigger a new measurement	MM0 MM1

Function/Description	Code
Check Off Check On	$\frac{CK0}{CK1} \text{ or } \frac{CH0}{CH1}$
Front Panel Display Disable (turns off front panel measurement display)	DR0
Front Panel Display Enable	DR1
Turns Off Prefix Output Header Turns On Prefix Output Header (e.g., "F" for frequency)	HD0 <u>HD1</u>
High Speed Output Disable-defaults to previous autótrigger mode (single/continuous)	<u>HS0</u>
High Speed Output Enable-forces continuous measurement mode, turns off statistics, takes single-shot auto-trigger, and no SRQ is given. No data can be recalled at this time	HS1
Transmit Hardware Identification-that is, "RD 1995" or "RD 1996"	IDO *
Transmit Software Identification version that is, 2.1 or other number Internal Self Test-output of <space< td=""><td>ID1 *</td></space<>	ID1 *
CR LF) means a successful test. Otherwise, outputs an error message. Counter returns to power-up state on exit	IST
Set SRQ Mask-where <value>=0 to 255; home state=255; and QM0 code disables all SRQ commands</value>	QM <value></value>
Start New Measurement-triggers new reading in single measurement mode	RE
Program Timeout, Gate Closed home state value is 500 seconds (see Note 2)	TC <value></value>
Program Timeout, Gate Open where the home state value is 500 seconds; <value>=1 to 500 seconds(see Note 2)</value>	TO⟨value⟩
Transmit Error Code-outputs <space CR LF&gt; if no errors exist</space 	TE *
Output Trigger Levels A and B (see Note 3)	TG1 *

### Table 4.23 - Miscellaneous Codes

۰.

-----

\$

ŝ

### Table 4.23 - Miscellaneous Codes (Cont'd)

Function/Description	Code
Output Peak Levels A (V <sub>max</sub> , V <sub>min</sub> ) - auto-trigger A turned off (see Note 3)	TG2 *
Output Peak Levels B (V <sub>max</sub> , V <sub>min</sub> ) - auto-trigger B turned off (see Note 3)	TG3 *
Transmit Timeout Value-total abort time is (TO +GA <value>+ TC) or if delay active (TO + DA <value> + TC), or if externally gated (TO + TC + 100 seconds)</value></value>	τν *

### NOTE 1:

-

30

Information for the following codes in the above table is not stored in non-vol memory: DR0, DR1; HD0, HD1; HS0, HS1; QM <value>; TC <value>, TO <value>; TV.

#### NOTE 2:

Program Timeout, Gate Closed refers to the time that the counter will wait for the measurement gate to close prior to issuing a timeout error. Program Timeout, Gate Open refers to the time that the counter will wait, upon receipt of trigger, for the measurement gate to open prior to issuing a timeout error.

### NOTE 3:

For the TG1, TG2, and TG3 codes: if in single measurement mode (or single autotrigger mode), initiate the measurement (or trigger) first, then send the command to output trigger levels. This ensures the output of trigger levels of measurement just taken.

. . . . .

### Table 4.24 - Calibration Codes

	Function/Description	Code
NOTE 1:		
Each of the eight commands listed below must be on a single line. See Section 5 of this manual for the calibration procedure.		
Step 1		CAL
Step 2	Set start and stop DACs to the maximum positive voltage	CLHI
	Set start and stop DACs to the maximum negative voltage	CLLO
Step 3	Start DAC positive voltage (+X.XXXX) Stop DAC positive voltage (+X.XXXX) Start DAC negative voltage (-X.XXXX) Stop DAC negative voltage (-X.XXXX)	CLTH <vstart-high> CLPH <vstop-high> CLTL <vstart-low> CLPL <vstop-low></vstop-low></vstart-low></vstop-high></vstart-high>
	<u>NOTE 2</u> :	
At this point, "CAL" is shown on the main display. About five minutes later, "CAL donE" is displayed when the calibration is finished. Calibration values may now be stored to non-vol memory by holding the front-panel calibration button in and sending the CLST command.		
Step 4	Stores values to non-vol memory	CLST
NOTE 3:		
Upon successful completion of non-vol store, a "donE" message is displayed, a <space< td=""></space<>		

Upon successful completion of non-vol store, a "donE" message is displayed, a  $\langle$  space CR LF $\rangle$  GPIB output is given, and the calibration button can be released. If at any point, there is an error (e.g., syntax, calibration), the entire procedure must be repeated starting with Step 1.

-33

.18

。 (約

38

## 4.9 GPIB ERRORS

**4.9.1** When an error occurs, an SRQ message will be generated and the SRQ LED turned on. Should multiple errors occur, only the latest error is saved. An error will be cleared and the SRQ LED turned off when the controller transmits a new command string to the counter. To read the error message, send a TE (Transmit Error) command immediately after the error occurs.

**4.9.2** Table 4.25 below lists the GPIB error messages and numbered codes. The numbered error codes are in the form "Error NN" where NN is a 2-digit code.

Message/Code Number	Error
ALPHA SYNTAX ERROR	Alpha syntax error while parsing
NUMBER SYNTAX ERROR	Number syntax error while parsing
LEARN ERROR	Error in machine setup string from
	"learn"
INVALID RANGE	Range error (e.g., FN code number,
	gate time, delay value)
LEVEL OR ATTN INVALID	Level out-of-range for the attenuator setting
Error 23	Phase measurement ratio out-of-range
Error 23 24	Hardware ratio measurement produced
. 24	divide by zero
25	Internal totalize error
- 26	Input buffer overflow
27	Gate did not open in specified time
28	Gate did not close in specified time
29	Frequency C not permitted on Model 1995
30	Error during calibration
31	Invalid syntax during calibration parsing
	or commands out-of-order
32	Cannot store calibration values to Non-Vol
	memory-values must be entered first
33	Error during calibration store to Non-Vol
	memory Non-Vol Memory error-the Non-Vol data did
40	not pass verification
	Non-Vol Memory error during recall of memory
41	Non-Vol Memory-attemped recall of nonexistent
42	machine setup store
50	Normalize function error (R-X)Y/Z
51	Statistical calculation error
60	Internal self-test: RAM
61	Internal self-test: ROM
62	Internal self-test: Non-Vol Memory
63	Internal self-test: measurement amplifier failure
64	Internal self-test: measurement logic failure

Table 4.25 - GPIB Error Messages and Codes

Message/Code Number	Error
Error 70	Floating point addition error
71	Floating point multiplication error
72	Floating point division error
73	Floating point compare error
74	Floating point operation undefined
75	Floating point underflow
76	Floating point overflow
78	ASCII to floating point conversion error
79	Floating point to ASCII conversion error
80	Double precision compare error
81	Double precision to ASCII conversion error
82	Double precision to floating point conversion error
83	Integer divison by zero
99	Internal software error

- Table 4.25 - GPIB Error Messages and Codes (Cont'd)

### NOTE:

If an error is found in a command string, the entire string is ignored. No new programming of the counter will take place and the counter will continue taking measurements as previously set up.

.

......

100 - 100 Co. 100 Co.

Salah Sa

. 88

. 154.5

## SECTION 5

### 5.1 INTRODUCTION

5.1.1 This section describes the general theory of operation for the Universal Systems Counters Models 1995/1996.

5.1.2 The theory of operation provided is based on the simplified overall block diagram shown in Figure 5.1. Key circuit blocks of the 1995/1996 are described and supported in this section using simplified block and schematic diagrams. These diagrams supplement the complete schematics found in Section 7 of this manual. As much as possible, the simplified schematic and block diagrams provided here are annotated with the same reference designators found in the complete schematics. This should facilitate cross-referencing between this section of the manual and the schematics.

**5.T.3** Integrated circuits (ICs) in the following circuit descriptions are designated by circuit references provided on the supporting simplified block and schematic diagrams. Note that each assembly of the 1995/1996 (see Parts List, Section 8) provides a separate series of IC designations starting with U1. These designations are employed in the following key circuit descriptions. When an IC package contains more than one circuit, suffix letters are used to distinguish them (e.g., U40A). Finally, when it is necessary to identify a specific pin in an IC, the reference designator, with a suffix letter if necessary, is followed by a hyphen and then the required pin number (e.g., U40A-1).

### 5.2 FUNCTIONAL BLOCKS

5.2.1 The 1995/1996 counter is divided into 11 major functional blocks. Most of these blocks are located on the instrument's motherboard. The front panel block, signal conditioner block, measurement block, and channel C block are incorporated on separate board(s) which plug into the motherboard. Figure 5.1 provides an overall simplified block diagram of the 1995/1996 counter. The following is a list of these 11 functional blocks:

- 1. Channel A/B block (See Subsection 5.3.2)
- 2. Channel C block (1996 only) (See Subsection 5.3.3.)
- 3. Measurement logic block (See Subsection 5.3.4)
- 4. Display/keyboard block (See Subsection 5.3.5)
- 5. Microprocessor block (See Subsection 5.3.6)
- 6. Power supply block (See Subsection 5.3.7)
- 7. External arming/gating block (See Subsection 5.3.8)
- 8. Internal gate timer block (See Subsection 5.3.9)
- 9. External reference multiplier block (See Subsection 5.3.10)
- 10. Channel D block (See Subsection 5.3.11)
- 11. GPIB block (See Subsection 5.3.12)

5.2.2 - Overall Functional Operation

#### NOTE:

For convenience, since channels A and B are identical, only the former channel is described, unless otherwise indicated.

5.2.2.1 As one reads through the General Information and Theory of Operation sections of this manual, it might prove helpful to refer to the Overall Block Diagram found in Figure 5.1.

5.2.2.2 In general, input signals are conditioned and converted into digital information in the signal conditioning section.

5.2.2.3 The measurement section is internally configured by the microprocessor according to instructions entered via the keyboard or GPIB system. The signal to be measured and the signal from the frequency reference are fed to the measurement logic block. The measured result from here is passed to the microprocessor block. If mathematical manipulation of the result is required, this is performed by the microprocessor before the final output is passed either to the display or GPIB block.

5.2.2.4 In the digital control section, circuit timing and control signals are developed by microprocessor-based logic. This section also provides for keyboard decoding and display logic.

5.2.2.5 The interface section functions as a bidirectional port for data and control signals generated by the digital control section and the external system controller.

5.2.2.6 Overall operation of the 1995/1996 centers in two LSI chips. One chip, the MCC2 (Multiple Counter and Control Chip #2), is a combination of ECL (emitter-coupled logic) and TTL (transistor-transistor logic) circuitry. This LSI chip executes all the high-speed logic steering, gating, and counting. The second LSI chip, the MCC1 (Multiple Counter and Control Chip #1), is a CMOS device that interfaces directly with the CPU. It provides the required logic functions, counting registers for accumulating raw input data, and control lines for the MCC2 chip.

5.2.2.7 Inputs for channel A are first routed through the signal-conditioning circuitry. This circuitry performs the user-selected coupling, impedance, and attenuation operations.

5.2.2.8 After initial signal conditioning, the input measurement signal passes through a protective limiter to two parallel high-input impedance buffer/amplifier stages. These generate a differential output which is applied to a second (Schmitt) amplifier stage.

5.2.2.9 In the Schmitt amplifier stage, the measurement signal is buffered, shaped, and level-shifted. The signal output from this stage is at an ECL level and called the start signal. The start signal is then directed to the divide-by-two/multiplexing circuitry.

5.2.2.10 The multiplexer either selects the divided start signal or the start/stop signals directly. The required signal is then routed to the synchronization circuitry.

5 - 2

5.2.2.11 — The start signal's output from the synchronization circuitry is input to the MCC2 chip. Between the MCC2 and MCC1 chips, measurement pulses are accumulated in the event and time count registers, counted, and stored as unprocessed measurement data.

5.2.2.12 Stored raw data is then retrieved by the microprocessor, manipulated to obtain the desired measurement mode, modified as necessary by special functions, then routed to the 1995/1996's display and GPIB.

5.2.2.13 The 1995/1996 employs a special TEC (Timing Error Correction) configuration which divides the time between the reference oscillator and start/stop signals. This permits the instrument to accumulate measurement pulses to a much greater resolution. In a typical measurement, the instrument's microprocessor reads the time count and TEC registers, performs the necessary calculations, and displays the result. Between measurements, the event, time, and TEC count registers are reset while the microprocessor computes the measurement result.

5.2.2.14 Arming and gating selection for the 1995/1996 are effected through the instrument's arming/gating steering-logic circuitry. For the 1995/1996 user, arming/gating selection is much more flexible than in conventional counters. This ease-of-use results from the operator's ability to employ channel A/B inputs for selecting the various arming/gating modes. This permits input voltages as low as 25 mV at 10 MHz from the front panel. Conventional triggering levels of TTL (1.4V at 10 MHz) and zero-crossing are possible using channel D's rear-panel input.

5.2.2.15 Finally, gate-time setting for the 1995/1996 is not limited to selection by a decade-divided timebase. Rather, the counter uses an internal gate timer to select the desired gate time in a 200 ns to 100 s range. This provides resolutions of 100 ns (gate time <1 ms resolution) and .1% (gate time >1 ms resolution).

5-3



:

### 5.3 - THEORY OF OPERATION BY BLOCK

### 5.3.1 Introduction

2

Marine Constant

1000

5.3.1.1 The 1995/1996 is divided into eleven major functional blocks. Functional and circuit theory of operation by block are described in this subsection of the manual. The figures used here are simplified schematic or block diagrams. For complete schematics, refer to Section 7.

5.3.1.2 Table 5.1 presents a list of major signal lines used in the 1995/1996 counters along with a brief functional description. Signals used together are grouped together. Included with the signal description are significant signal sources and destinations.

SIGNAL NAME	SIGNAL DESCRIPTION		
ARM	Arming or gating signal applied to either arm or gate a measurement		
ARMSPSL	Arm stop slope select for the arming and gating circuit		
ARMSTSL	Arm start slope select for the arming and gating circuit		
AS	Microprocessor address strobe		
ATRST	Auto-trigger reset line; initializes an auto-trigger		
ATSTART+	START+ signal buffered and applied to the auto-trigger circuitry		
ATSTOP+	STOP+ signal buffered and applied to the auto-trigger circuitry		
BW/R	Microprocessor $R/\overline{W}$ inverted buffer signal (U5F)		
CHANLD	Input signal applied to channel D		
CHCENA	Enables channel C signal to be measured		
DLYWND	For future use		
E	Microprocessor's enable signal for 6800-type peripherals		
Ē	Inverted microprocessor's E signal		
GATE	Signal that is low when the measurement gate is open		
INT/EXT	Selects the external reference or internal reference		
LDE	Lower data enable signal generated by the microprocessor's $\overline{\rm LDS}$ and OR-ed with the BW/ $\overline{R}$ signal (U25B)		

### Table 5.1 - Signal Lines and Functions

5-5

# Table 5.1 - Signal Lines and Functions (Cont'd)

-

SIGNAL NAME	SIGNAL DESCRIPTION
LDS	Microprocessor's lower data strobe
LTMS	Selects the 200 ns to 1 ms output or greater than 1 ms to 100 s output from the internal timer
LWE	Lower write enable signal generated by the microprocessor's lower data strobe ( $\overline{\text{LDS}}$ ) and OR-ed with the Read/Write ( $R/\overline{W}$ ) signal (U24C)
MCC/GEND	Selects the SPOUT or GATE END signal for ending a measurement
MLŘST	Main logic reset signal from the MCC1 chip
PRE	Peripheral read enable signal generated by the microprocessor's $R/\overline{W}$ signal and NANDed with E signals (U4C)
RAMENA	RAM enable signal, generated by the microprocessor's address strobe $(\overline{AS})$ and inverted address line A21 $(\overline{A21})$ and OR-ed together (U5C and U24A)
R/W	Microprocessor's Read/Write signal
SELARM	Enables application of the ARM signal to the auto-trigger or measurement block
SELCHD -	Selects the CHANLD signal as the arm or gate signal
SELSP	Selects the TTLSTOP signal as the arm or gate signal
SPMUX	Stop enable signal selection between SPOUT or GATE END signals
SPOUT	Stop enable output from MCC1 or SPEN signal
SPSL	Selects the slope of the STOP+ signal
SPSLV	Indicates whether the stop measurement signal is above or below the stop DAC trigger-level (TL STOP)
SPSXL	Indicates that the stop measurement signal has crossed the stop DAC trigger-level (TL STOP)
START+	Input signal applied to channel A or B for selection as the START signal
STOP+	Input signal applied to channel A or B for selection as the STOP signal
STSL	Selects the slope of the START+ signal

2

5-6

Table 5.1 - Signal Lines an	nd Functions (Cont'd)	
-----------------------------	-----------------------	--

SIGNAL NAME	SIGNAL DESCRIPTION
STSLV	Indicates whether the start measurement signal is above or below the start DAC trigger-level (TL START)
STSXL	Indicates that the start measurement signal has crossed the start DAC trigger-level (TL START)
TTLSTOP	STOP+ signal converted to a TTL signal
TL START	Start channel trigger level
TL STOP	Stop channel trigger level
UDE	Upper data enable signal generated by the microprocessor's $\overline{\text{LDS}}$ signal and OR-ed with the BW/ $\overline{\text{R}}$ signal (U25C)
UDS	Microprocessor's upper data strobe signal
UWE	Upper write enable signal generated by the microprocessor's upper data strobe ( $\overline{\text{UDS}}$ ) and OR-ed with READ/ $\overline{\text{WRITE}}$ signal (R/ $\overline{\text{W}}$ ) (U24D)
VMA+E	Microprocessor's inverted enable signal ( $\overline{E}$ ) OR-ed with the valid memory address (VMA) signal (U5E and U24B)
ZERO/TTL	Selects the channel D trigger point
5.200FF	Shuts down the ECL 5.2 volts
200 M HZ	Enables the divide-by-two circuitry

### 5.3.2 Channel A/B Block

### 5.3.2.1 Functional Description

5.3.2.1.1 Refer to the simplified block diagram in Figure 5.2 as required. Channels A and B on the 1995/1996 are identical and only channel A is described here. Measurement signals applied to Input A are first routed through the instrument's signal conditioning circuitry. This circuitry performs selected compensation, coupling, attenuation, and impedance.

5.3.2.1.2 The measurement signal is then applied to the input of the start/stop amplifiers. The start/stop DACs (Digital-to-Analog Converters) provide a DC threshold through which the input signal must swing so that the amplifier's output will toggle.

5.3.2.1.3 The start/stop DACs have a programmable output range of  $\pm 5$  VDC in increments of 2.5 mVDC. However, the trigger display only shows resolutions of 10 mVDC.

5.3.2.1.4 The signals are then routed to the start/stop output amplifiers. The switches shown in the figure permit selection of either Input A or B signal for routing to the output amplifiers. The following combinations are possible: A-start/A-stop; A-start/B-stop; B-start/B-stop; and B-start/A-stop.



Figure 5.2 - Simplified Block Diagram for Channel A/B

#### 5.3.2.2 Circuit Description

5.3.2.2.1 Input Conditioning

5.3.2.2.1.1 At the channel A input connector, K1 will select 50-ohm impedance when energized. This is achieved through the two parallel 100-ohm resistors R1 and R3. Refer to Figure 5.3.

5.3.2.2.1.2 AC/DC coupling is effected through K3. When this relay is de-energized, AC coupling is achieved via the two parallel capacitors C7 and C8.

5.3.2.2.1.3 Attenuation is accomplished via the four relays K5, K6, K10 and K12. The X1 range is set by energizing K6. When K6 is de-energized and its companion relay K5 is energized, the user will have the attenuation (X10 or X50) selected. The X10 or X50 range is selected via K12. When K12 is energized, X10 attenuation is selected. The measurement signal is attenuated by RC voltage-divider network R20, R24, C18, C22 and C32. When K12 is de-energized, X50 attenuation is achieved via RC voltage-divider network R19, R23, R82, C148, C17, C21 and C31.

5.3.2.2.1.4 When relay K9 is de-energized, the input signal is filtered by passage through R16. R16 and input capacitance work together to achieve 100 kHz nominal signal filtering.

5-8

ŝ





5.3.2.2.2 Start/Stop Amplifier Circuit Description

κL

The second

No.

5.3.2.2.2.1 Refer to Figure 5.4. The input buffer for channel A (channel B is identical) consists of two ICs, Q8 (transistor array) and Q2 (FET array). These two chips help to comprise two differential amplifiers called the start/stop amplifiers.

5.3.2.2.2.2 Input to the start/stop amplifiers is limited to approximately  $\pm 7$  volts at the input to Q2A-6 and Q2D-11. This is achieved by the input clamp circuit consisting of R31, R50, CR1, CR2, CR3, CR4, VR1, and VR2 as shown in Figure 5.3.

5.3.2.2.2.3 The current sources for these two differential stages are supplied by Q1, VR4, R32 and R33 for the start amplifier, and Q5, VR6, R36 and R37 for the stop amplifier. Each source is switched on and off by a section of U1, which in turn is controlled by a TTL-control logic signal from the motherboard.

5.3.2.2.4 When control line CH A START is high at U1-13, U1-11 is an open circuit. This turns on Q1 and allows current to flow. This selects the channel A input to pass through the start amplifier to the differential output (A3 and A4). If the CH A STOP control line is also high, channel A's input signal would pass through the stop amplifier to the differential output (A1 and A2). When the control line CHA START is low at U1-13, U1-11 connects the base of Q1 to -15V disabling the current source and, hence, the differential amplifier. When the amplifier is disabled, it is no longer able to process input and trigger level signals.

5.3.2.2.2.5 The amount of current through current source Q1 is determined by R32 and R33. With the HYSTERESIS control line low at U1-9 (maximum counter sensitivity), U1-2 and 16 are at -15V which puts R32 and R33 in parallel. This provides 11 mA through Q1 and 5.5 mA through each half of the differential stage. With the HYSTERESIS control line high, R32 is removed from across R33, thereby reducing the current through Q1 to 2 mA, and decreasing the counter sensitivity. Switching the comparator U4 (Figure 5.5) controls the overall hysteresis of the signal conditioner. The amount of hysteresis determines the counter sensitivity.

5.3.2.2.2.6 The trigger levels are set by two digital-to-analog converter (DAC) circuits on the motherboard. Refer to Figure 5.6. U11A, U19, and U23 are the primary components of the START DAC; U10, U11B, and U14 (not shown) are the primary components of the STOP DAC.

5.3.2.2.2.7 The level at which the start amplifier circuit triggers is controlled by a voltage at Q2B-3 (see Figure 5.4., the TL START line). This voltage comes from Ul1A-1 on the motherboard as shown in Figures 5.2 and 5.6.

5.3.2.2.2.8 Thé level at which the stop amplifier circuit triggers is controlled by a voltage at Q2D-11 (see Figure 5.4, the TL STOP line). This voltage comes from U11B-8 on the motherboard as shown in Figure 5.2.

5.3.2.2.9 The output of the start/stop amplifiers is taken from the collector of Q8A-6 and Q8B-2 for the start and Q8C-12 and Q8D-11 for the stop amplifier. These four signals are A1, A2, A3, A4 which connect the base of Q11A, Q11B, Q12A, and Q12B as shown in Figure 5.5.





5.3.2.2.3 Start/Stop Level Shifter Circuit Description

5.3.2.2.3.1 The second amplifier stage is called the start level shifter. (For convenience, since channels A and B are identical, only channel A is discussed.) This stage is also a differential amplifier consisting of Q11A and Q11B with Q7 as the current source. Refer to Figure 5.5.

5.3.2.2.3.2 The second stage's signal is limited to a peak-to-peak swing of 400 millivolts by CR9, CR10. CR11 and CR12. These diodes improve the peak measurement accuracy of the signal conditioner at high frequencies and high input levels.

5.3.2.2.3.3 The second stage operates in the active region with a DC offset at the collector output of Q11A and Q11B. This offset is established by the current-source components Q7, R44, R51, and R52.

5.3.2.2.3.4 R44 and R52 create a voltage divider at the base of Q7, resulting in approximately 1.2 volts across R51. This, in turn, provides about 6.0 milliamps through each leg of the differential amplifier. With 6.0 milliamps through Z7-2 and Z7-3, start comparator U4A has a signal which swings around a DC offset of 200 millivolts.

5.3.2.2.4 Start/Stop Comparator Circuit Description

5.3.2.2.4.1 U4 is a dual high-speed differential comparator with an ECL output. This device receives an input from the start/stop level shifter (second amplifier stage). Refer to Figure 5.5.

5.3.2.2.4.2 U4-7 and 8 are the start differential inputs; U4-9 and 10 are the stop differential inputs. The output of the comparator is directed in two pathways: (1) measurement logic and (2) auto-trigger circuitry.

5.3.2.2.5 Hysteresis Control Circuit Description

5.3.2.2.5.1 Hysteresis control is achieved by changing the voltage applied to U4-5 and 13. This is effected by the HYSTERESIS control line which sets either a logic low or high at U5-6 in order to turn on Q13 or Q14, respectively.

5.3.2.2.5.2 With a logic low at U5-3 and 6, a high is set at the gate of Q13 and a low is set at the gate of Q14. This condition selects the low hysteresis voltage for application to U4-5 and 13 via Q13 to balancing resistor R67. This low hysteresis voltage source is established through the voltage divider network R66, R68 and R70. This voltage can be adjusted during board level calibration via variable resistors R70 and R71.

5.3.2.2.5.3 With a logic high at U5-3 and 6, Q13 is turned off and Q14 turned on. This applies the high hysteresis voltage to U4-5 and 13 via Q14 to R67. This high hysteresis voltage source is established through voltage divider network R65, R69, and R71. This voltage can be adjusted during calibration via resistor R71.



Figure 5.5 – Level Shifting and Hysteresis Control

5.3.2.2.6 Digital-to-Analog Converter (DAC) - Functional Description

5.3.2.2.6.1 Refer to Figure 5.6. The DAC block contains two identical circuits, the START DAC and the STOP DAC (START DAC only shown in figure). The DACs convert 12 bits of data from the microprocessor's 16-bit data bus into analog voltage used to program the start/stop buffer's trigger levels. These trigger levels are also routed to the rear panel for calibration purposes.

5.3.2.2.6.2 Each DAC consists of two sections: (1) a voltage section which performs the actual digital-to-analog conversion, and (2) a summing amplifier section.

5.3.2.2.7 START DAC Circuit Description

5.3.2.2.7.1 Refer to Figure 5.6. The following description refers only to the START DAC, but can also be applied to the STOP DAC.

5.3.2.2.7.2 The first half of the START DAC circuit, the voltage section, contains the DAC chip U19 and the operational amplifier feedback loop. U19 outputs a current dependent upon the 12-bit code which is input from the microprocessor. This current is converted into a negative voltage by the operational amplifier U23. This voltage is then applied to R19. R19, R20, U11A, and U20 all work together to convert this negative output into either a positive or negative DC level.

5 - 12

5.3.2.2.7.3 U19, a CMOS IC, receives a 12-bit word code from the microprocessor. The data bus, from where this word code is taken, is shared with many other devices, the DAC must be strobed by the microprocessor's chip select line  $\overline{STDAC}$  and write line  $\overline{PWE}$ . When these two lines both go low, they latch the valid data code into U19.

5.3.2.2.7.4 U19 receives a reference voltage from U20. This voltage sets up the current through an internal resistor ladder-network either to ground at pin 2 or to the output at pin 1. The output current is dependent upon the binary code input to the 12 switches. With all data lines latched high, the current at pin 1 is equal to the input current at pin 19 (VREF). There are 4096 incremental steps of the signal level that can appear at the output proportional to the binary weighted input code.

5.3.2.2.7.5 U23 operates in a feedback configuration to act as a current-to-voltage converter. This feedback loop keeps the output voltage of the DAC (pin 1) at zero volts.

5.3.2.2.7.6 The voltage level at the output of U23 is always negative as a result of the signal inversion by operational amplifier U23. R19 and R20 constitute a voltagedivide network with U20 supplying +5 volts to R20 and R19 receiving its supply from the output of U23. As the voltage varies at R19, the amount of current will vary at point A (see Figure 5.6). The amount of current at U11's operational amplifier input will be amplified to achieve the START DAC voltage selected by the microprocessor's binary code. The gain of the summing circuit is about 3.16 and is established by R13, R14, R19 and R20.

5.3.2.2.7.7 The reference voltage input to the DAC is +5 volts and is supplied by U20. The output of the current-to-voltage converter of U23 ranges from zero to -5 volts. Since the DAC has 12 bits, it has the potential for 4096 current increments and its voltage resolution is about 1.2 millivolts. Because of the scaling of current and the gain setup of U11A, the DAC resolution is 2.5 millivolts per step. This provides a trigger level with a voltage range of +5.2 to -5.2 volts.





### 5.3.2.3 Auto-Trigger Circuitry

### 5.3.2.3.1 Functional Description

5.3.2.3.1.1 The auto-trigger circuit, in conjunction with the microprocessor and DAC circuitry, determines the amplitude of the input measurement signal for channel A and/or B. This is achieved by doing a signal peak search and then automatically setting the trigger level to the optimum 50% point. Depending on the trigger display selected (peak-to-peak, peak maximum, peak minimum, or the 50% point), this trigger value is then sent to channel A and/or B trigger displays on the front panel.

5.3.2.3.1.2 The peak signal search during auto-trigger determination actually involves a search for the positive and the negative peak levels. During each peak signal search, the microprocessor requires information regarding whether (1) the input signal crossed the trigger point that was set and whether (2) the input signal is above or below the trigger point. Now to a brief circuit description.

### 5.3.2.3.2 Circuit Description

5.3.2.3.2.1 Refer to Figure 5.7. To determine the trigger level automatically, information for calculation by the microprocessor is obtained from U30. When signal line  $\overline{\text{CSBUFA}}$  is brought low, tri-state buffer U30 routes the Start Signal Crossing Level (STSXL) and Start Signal Voltage Level (STSVL) signals to the microprocessor for reading.

5.3.2.3.2.2 The STSXL signal indicates whether the input measurement signal has crossed the trigger level. The STSLV signal indicates whether the trigger level is above or below the measurement signal. The microprocessor always looks at the STSXL signal first. If the STSXL signal level is high, the microprocessor looks at the STSLV signal to determine if the trigger level is set above or below the measurement signal. The microprocessor never looks at the STSLV signal if the STSXL signal is low because the microprocessor now has all the information to set the next trigger point.

5.3.2.3.2.3 Before the microprocessor can perform an auto-trigger, it first sets the DAC's trigger level to the start/stop amplifiers. Next, the auto-trigger circuitry is set up. First, the microprocessor brings the DLYWND and ARM signal lines high. This forces the ATE (Auto-Trigger Enable) line high and the ATE line low. This enables U54B and U55B.

5.3.2.3.2.4 With the DAC's trigger level and auto-trigger circuitry now set, the microprocessor initializes an auto-trigger process. The ATRST (Auto-Trigger Reset) signal line is first pulsed low, setting U55B's Q output high. If the DAC level was set within the measurement signal's peak-to-peak range, U55B's Q output would be clocked low by the ATSTART+ signal which is the buffered Start measurement signal. Once U55B's Q output has been brought low, U55B's Q output is fed back to the input at U58B-4. This maintains the D input to U55B at a low level which keeps U55B's Q output low during any more clock pulses from the ATSTART+ signal.

5.3.2.3.2.5 U54B and U55B's Q outputs STSXL and STSLV now pass to U53. U53 translates ECL signals to TTL signals, then passes the STSXL and STSLV signals to U30 for reading by the microprocessor.

5 - 14





5.3.3 Channel C Block

5

#### 5.3.3.1 Functional Description

5.3.3.1.1 Channel C is provided on Model 1996 only. Refer to Figure 5.8 which provides a simplified block diagram. Channel C processes the signal applied at the channel C input and feeds it to the measurement block.

5.3.3.1.2 Channel C's input is protected by a fuse, mounted in the input connector, and also by a signal-limiting circuit. Next is an automatic level control circuit which reduces the range of the signal level applied to the amplifier.

5.3.3.1.3 After amplification, the signal is prescaled by 64 before being passed via a buffer and a signal gate to the measurement block.

5.3.3.1.4 The amplitude of the signal at the amplifier output is monitored by a detector and a comparator. The comparator output controls the low-signal latch. If the detector output is below the threshold, the latch is set and the channel output is inhibited by the signal gate. When the detector output goes above the threshold, the low-signal latch is armed and opens the signal gate on the next signal edge from the prescaler. This enables the instrument to make measurements on signal bursts.

5.3.3.1.5 The detector output is also applied to the continuous signal latch. This latch is reset at the beginning of each gate period and is set if the detector output falls below the threshold level. The microprocessor system samples the latch output throughout the gate period. If the measured signal falls below the threshold level during this period, the measured result is set to zero.

5 - 1

5.3.3.1.6 If channel C is not selected, the low-signal latch is held in reset by a control signal from the microprocessor and the output to the measurement block is inhibited. The same control signal is used to enable channel A so that the two channels cannot be enabled at the same time.



Figure 5.8 - Simplified Block Diagram for Channel C (1996)

### 5.3.3.2 Circuit Description

5.3.3.2.1 Refer to Section 7 for the complete channel C schematics. The signal to be measured is applied via SK13 (INPUT C). The circuit is protected by a fuse mounted within SK13. The signal amplitude is limited by the diode clamp comprised of D8, D9, D10 and D11.

5.3.3.2.2 A degree of automatic gain control is achieved by means of an attenuator formed by R6 and the impedance of the PIN diodes D2 and D7. The peak-to-peak detector D1, D3, R7 and C48 produces a negative voltage proportional to the signal amplitude. A direct current proportional to this voltage flows through the PIN diodes via L1. The impedance of the diodes decreases if the current increases so that changes in signal amplitude are offset by changes in attenuation.

5.3.3.2.3 The signal passes through four amplifier stages incorporating Q1, Q2, Q3 and Q4. The amplified signal is fed to the counter IC3 via the shaping circuit formed by R37, C46 and R36.

5.3.3.2.4 The signal frequency is prescaled by 64 in IC3 and buffered in IC2a. Provided that channel C is selected and the amplitude of the signal is adequate, the output at IC2a-2 passes to the measurement logic via the gate IC2b and SK7 pin 5.

5 - 16

5.3.3.2.5 The signal at the output of Q4 is fed to the low-signal detector D5 and C23. The comparator IC1b compares the detector output with a threshold voltage set by R27. The comparator output is at a logic 1 if the detector output is below the threshold (the amplitude of channel C's signal is too low for accurate counting).

5.3.3.2.6 The logic level at the comparator output is inverted in IC1-A and is fed via SK7 pin 14 to the D1 input of U59A-7 on the motherboard. U59A-6 is clocked by the output of IC2a via SK7 pin 8. If the signal from Q4 is below the threshold, U59A-3 goes to a logic 1. This logic level is fed back via SK7 pin 7 to disable the gate IC2-B and inhibit the output to the measurement block.

5.3.3.2.7 The GATE signal enters the system at SK7 pin 17 and is inverted in IC1-C. The resulting signal and the output of the comparator IC1-B are fed to IC4-A. If both inputs are at a logic 1, indicating that the channel C level is too low while the gate is open, the continuous signal latch IC4-C and IC4-D is set. The latch output is fed to the microprocessor via SK7 pin 11 and prevents the result of any measurement made during that gate period from being displayed.

5.3.3.2.8 The STSL signal at SK7 pin 16 is at a logic 1 when channel C is selected. When channel C is not selected, SK7 pin 16 is at a logic 0. This level is inverted and buffered in IC4-B and IC1-D, and then is fed to U59A-4 (see channel C schematic) via SK7 pin 13. U59A-4 is held reset, inhibiting the channel C signal at IC2-B via SK7 pin 7.

### 5.3.4 Measurement Logic Block

### 5.3.4.1 Functional Description

5.3.4.1.1 Refer to Figure 5.1 and 5.9 when reading this description of the measurement logic block.

5.3.4.1.2 The start and stop signals after signal conditioning are applied first to the divider/multiplexer and auto-trigger circuitry (see figure). The multiplexer selects either the start divide-by-2 or the start/stop signals.

5.3.4.1.3 The synchronization circuit is designed to delay the start and stop signals' clocking edge from reaching the MCC2 chip (U6) before the start enable (STEN) and stop enable (SPEN) control signals. After synchronization, the start and stop signals are applied to ECL LSI device U6 along with the reference signal and start and stop enable control signals.

5.3.4.1.3.1 The start enable and stop enable signals define the gate time. The start enable control signal is generated by the CPU or external input A, B or D; the stop enable control signal follows the start enable signal by a time determined by the gate circuitry.

5.3.4.1.3.2 The reference signal is provided by either a precision 10 MHz oscillator or an external reference signal of 1, 5, or 10 MHz at 500 mVrms to 5 Vrms.

5.3.4.1.4 The ECL LSI device executes a partial reading conversion and passes the information to CMOS LSI device U11. Additional information from the ECL LSI device is directed to the precision TEC assembly U10 which performs a precision timing-error-correction operation. The TEC assembly then passes the information from timing error correction to the CMOS LSI device.

5.3.4.1.4.1 This latter device (U11) performs the remaining reading conversion and also presents the results on the data lines when interrogated by the CPU. The CPU then executes the appropriate function-dependent calculations, displaying the measurement results on the instrument's front-panel display.

## 5.3.4.2 Divider/Multiplexer Circuit Description

5.3.4.2.1 Refer to Figures 5.5 and 5.9 for the following circuit description.

5.3.4.2.2 The four differential output signals from U4 are directed to U7 and U6. One of these, the START+ signal from U4A-1, also passes to the clock input of U8A. U8A (a D-type flip-flop) functions by dividing this clock-input START+ signal by two.

5.3.4.2.3 Q and  $\overline{Q}$  are the two outputs of U8A comprising the complementary outputs of the divided START+ signal. Q and  $\overline{Q}$  are then routed to U7, a two quadchannel multiplexer.

5.3.4.2.4 U7 selects either the complementary input of the start and stop signals from U4A and B, or the Q and  $\overline{Q}$  signals from U8A for presence at its outputs. Selection is effected via the 200 MHz ECL control line.

5.3.4.2.5 The  $\overline{200 \text{ MHz}}$  control signal goes to U8A and U7. U8A will only divide the START+ signal at its clock input when both the  $\overline{200 \text{ MHz}}$  and Q1 signals at U8A are at an ECL low. This condition permits the START+ signal at U8A's clock input to be divided and routed through U7 to its complementary outputs.

5.3.4.2.6 However, when the  $\overline{200 \text{ MHz}}$  signal at U7 and U8A is at an ECL high, the divide path is disabled. Then the complementary outputs from U4A and B are selected to pass through U7 to its complementary outputs.

## 5.3.4.3 Synchronization Circuit Description

5.3.4.3.1 Refer to Figures 5.5 and 5.9, and especially 5.10 for the following circuit description. This description is confined to the START+ SYNC circuit as the STOP+ SYNC circuit is essentially the same.

5.3.4.3.2 The START+ input signal is connected to U4A, which is an exclusive-or gate with complementary output. U4A selects the slope of the START+ signal at U4A-7 by setting U4A-9 at an ECL logic level.

5.3.4.3.3 Slope selection is effected by the TTL control signal STSL. When this control line goes low at U3A, the latter converts the TTL signal to an ECL low. U3A's ECL level drives U4A-9 to a corresponding low ECL level. This selects the positive slope of the START+ signal to be at U4A's output.

5.3.4.3.4 When control line STSL is high, the negative slope of the START+ signal is selected to be at U4A's output.

5.3.4.3.5 The complementary outputs of U4A are connected to the latch enable lines of U7A. These latch enable lines (U7A-5 and 6) enable or disable the STEN signal to pass through U7A to Q2 and Q4. See Figure 5.10.

5.3.4.3.6 Q2 and Q4 take the complementary ECL outputs from U7A and convert the ECL level to a TTL level at the collector side of Q2. This signal is named DSTEN.

5-18

and the second s



11

180

PU BUS

IST

-19







5.3.4.4 Measurement Circuit Description

5.3.4.4.1 Refer to Figure 5.9 for the following description of the measurement circuit.

5.3.4.4.2 The measurement circuit consists essentially of the three chips, U6, U10, and U11. U6 is the chip where the input signals from channels A, B and C enter for measurement after signal conditioning. U11 is a CMOS chip and the heart of the measurement circuit. This IC receives all control functions for signal measurement from the microprocessor and, also under microprocessor control, enables a reading to be taken.

5.3.4.4.3 A reading takes place when the microprocessor sets up the function control lines Q0 through Q4 of U11. These control lines are connected from U11 to U6 to direct the input signal(s) through U6's internal logic.

5.3.4.4.4 When the microprocessor is ready, it orders U11 to set the STEN line high. However, this control line cannot go high yet as it has to wait to be clocked high by the 10 MHz timing signal from U6. When the STEN line does go high, it is routed to the synchronization circuit where it is converted to the DSTEN signal. It is the DSTEN signal which goes to U6, enabling a measurement to begin on the first clocking edge of the input signal to U6.

5.3.4.4.5 When U6's internal logic sees the clocking edge of the input signal(s), the ST TEC line from U6 to U10 goes low and so does the GATE line to U6. From 100 to 200 nanoseconds later the REF signal will clock the ST TEC line high.

5.3.4.4.6 Once the measurement begins, count lines A, B and C from U6 to U11 start to toggle. These three lines carry the least significant bits of a counter register that is 26 bits in length. The 23 most significant bits are stored in U11. At the end of the measurement, the DSPEN line at U6 goes high. This enables U6's internal logic to stop the measurement on the next clocking edge of the input signal at U6.

5.3.4.4.7 When U6's internal logic sees the input signal(s) next clocking edge, the SP TEC line from U6 to U10 will go low and the  $\overline{GATE}$  line high. From 100 to 200 nano-seconds later, the REF signal will clock the SP TEC line high.

5.3.4.4.8 The ST TEC and SP TEC signals from U6 to U10 are both ECL low-going pulses. Each lasts from 100 to 200 nanoseconds. This pulse width represents the time difference (an error factor) between the clocking edge of the input signal and the 10 MHz reference signal. Refer to Figure 5.11.

5.3.4.4.9 U10 uses the ST TEC and SP TEC pulses in a dual-slope integration scheme. Using a constant current source, both pulses rapidly charge a capacitor. When the pulses end, the capacitor starts a scaled discharge at about 1/400th of the charge rate. This proportionally expands the TEC error pulse by a factor of 400. This integrated waveshape is then squared and used to gate the 10 MHz reference signal (the ST TEC OUT and SP TEC OUT signals) into U11's TEC register counters. Refer again to Figure 5.11.

5.3.4.4.10 At the end of a measurement, the CPU commands U11 to set the MLRST line low. This line resets all logic and register counters in U6 and U11, preparing for the next measurement.

5-20




5.3.5 Display/Keyboard Block

5.3.5.1 Functional Description

5.3.5.1.1 Refer to Figure 5.12. The front panel contains the display and keyboard circuitry. It has all the operator pushbutton controls for all counter functions, and displays measurement readings and diagnostic data such as errors and failure codes.

5.3.5.1.2 The front panel provides eleven 7-segment LEDs, 53 red LEDs, and two 4digit trigger-level displays for channels A and B. Ten of the 7-segment LEDs are used for the mantissa. The eleventh 7-segment LED is the measurement reading exponent.

5.3.5.1.3 The keyboard has 40 momentary-contact pushbutton switches. It is continuously monitored via a 7 x 6 line matrix. ROW1 through ROW6 are strobed by a 3-to-8 line decoder/multiplexer. COL1 through COL7 are scanned and read from the data bus via a buffer.

## 5.3.5.2 Circuit Description

5.3.5.2.1 Refer to Figure 5.12. The display board receives its instructions from the microprocessor through chips U3, U5, U6, U7 and U8. U3, U5 and U6 control display drivers U1, U2 and U4 as well as ten miscellaneous function/indicator LEDs. The microprocessor interfaces with the keyboard via chips U7 and U8.

5.3.5.2.2 Display drivers U1, U2 and U4 are Intersil (ICM7218) 8-digit LED devices. This device contains an 8 x 8 static memory array providing storage for the displayed information of the 7-segment decoders, all the multiplex scan circuitry, and high-power digit and segment drivers. The display driver has two control lines (WRITE and MODE) that define the chip select. The chip select either reads four bits of control information (DE, DF, DG or DH) or eight bits of display input data (DA through DH). The MODE control line defines the selection, with a high loading the control word on the write pulse, or a low loading the input data on the write pulse.

5.3.5.2.3 Any data present (BD0 through BD7) at the input of U3, U5 and U6 is latched out on the rising clock edge of lines CSLCHF, CSLCHG and CSLCHH. U5 handles the control lines (MODE,  $\overline{WRU1}$ ,  $\overline{WRU2}$  and  $\overline{WRU4}$ ) and U3 handles the data lines (DA through DH) for the display drivers. Drivers U1 and U2 show the mantissa readings on the 7-segment display DS1 through DS11, and driver U4 shows channel A/B trigger levels on display DS12 and DS13.

5.3.5.2.4 The microprocessor refreshes the counter's measurement readings (mantissa) about every millisecond. Every time the display is updated by the microprocessor, the microprocessor must pass the mode data along with eight consecutive bytes of data for each of the three display drivers.

5.3.5.2.5 Mode data is passed to U1, U2 or U4 when the MODE control line from U5 is high and the Write line (WRU1, WRU2 or WRU4) goes low. Lines DE, DF, DG and DH contain the control word that will be loaded into the display drivers.

5.3.5.2.6 Display data is passed when the MODE control line is low and the appropriate Write line goes low. Lines DA through DH now carry the display data for the mantissa and function/indicator LEDs. All display data directed to U1, U2 and U4 is coded in hexadecimal.

5.3.5.2.7 The function/indicator LEDs are controlled by U6, a part of U5, and the last five digit lines of U2 (L1 through L5).

5.3.5.2.8 The keyboard is scanned about every ten milliseconds. Scanning is effected by sequencing through BA1, BA2 and BA3; bring line  $\overline{\text{CSBUFC}}$  low; and then reading buffer chip U7. It takes the microprocessor eight passes to read all 40 keys. For example, in order for the microprocessor to read ROW4 and COL6, lines BA1 and BA3 will be set high and line BA2 will be set low. The microprocessor next would bring line  $\overline{\text{CSBUFC}}$  low, enabling U8 to bring the ROW4 line low. If the key across ROW4 and COL6 is depressed, COL6 will be low and the microprocessor will read via buffer chip U7 the value BF in hexadecimal. If that key is not depressed, the microprocessor will read an FF instead.



## 5.3.6 Microprocessor Block

5.3.6.1 Functional Description

5.3.6.1.1 Refer to Figure 5.1. The overall operation of the 1995/1996 is controlled by the microprocessor which resides in the computer section on the motherboard. The microprocessor itself is a Motorola 68000 device. It receives instructions from the keyboard or the GPIB, then sends instructions to and receives data from other functional blocks within the counter.

5.3.6.1.2 The microprocessor continuously scans the counter's keyboard for any change and then updates the front-panel display annunciators and key indicators.

5.3.6.1.3 The microprocessor block contains eight major divisions. Refer to Figure 5.13. These divisions include the following:

- a. Upper and lower RAM (U7 and U8)
- b. Upper and lower ROM (U17 and U18)
- c. Non-volatile memory
- d. Microprocessor control logic
  - e. Reset logic
  - f. Interrupt logic
  - g. Address and data buffer
  - h. Input/Output decoders

5.3.6.1.4 The microprocessor interfaces to these eight divisions via a 16-bit data bus and a 24-bit address bus. All input/output functions are effected via an 8-bit data bus and a 4-bit address bus. The address bus interfaces with the measurement block, GPIB block, display block, and hardware control circuitry.

5.3.6.1.5 The microprocessor has 16k bytes of RAM and 128k bytes of ROM available for memory.

#### 5.3.6.2 Circuit Description

5.3.6.2.1 Microprocessor Control Circuitry

5.3.6.2.1.1 The clock (hybrid IC) U16 provides an 8 MHz clock to the microprocessor U6. The control circuitry of U6 consists of inverter U5, NAND gate U4, and OR gates U24 and U25. These devices develop all the control signals listed in Table 5.1 for the microprocessor, permitting it to interface with peripheral devices within and without the kernel.

5 - 24

272

#### 5.3.6.2.2 Reset Circuitry

5.3.6.2.2.1 The reset circuitry consists of the power-down and power-up circuits. The power-down circuit brings the output of U1C (RESET) low when U1C-11 reaches approximately 4.7 volts. This prevents the microprocessor from accidentally writing to non-volatile memory. The power-up circuit holds the output of U1B (RESET) low until U1C-11's voltage is greater than 1.2 volts. Q1 is the turnoff which permits C2 to begin charging. When C2 reaches a charge that is greater than 1.2 volts, the output of U1B will go high, enabling the microprocessor and other peripherals to return from their reset state.

#### 5.3.6.2.3 ROM

5.3.6.2.3.1 U17 and U18 are EPROMs containing the resident operating-system. This information is accessed by the microprocessor through a 16-bit data bus and a 24-bit address bus. However, only 14 of the 24 address lines are used (A1 through A15). The microprocessor divides the data bus into upper and lower data lines. U17 is connected to the upper 8 bits (D8 through D15), while U18 is connected to the lower 8 bits (D0 through D15). To enable a data output (read) cycle, both UDE, LDE and address line A17 are pulled low. Instruction bytes are then put onto the data bus.

5.3.6.2.4 RAM

5

5.3.6.2.4.1 U7 and U8 are static RAM devices that provide  $8k \ge 16$  bits of temporary storage. This information is also accessed by the microprocessor through a 16-bit data bus and a 24-bit address bus. However, only 12 of the 24 address lines are used (A1 through A13). U7 is connected to the upper 8 bits (D8 through D15), while U8 is connected to the lower 8 bits (D0 through D7). To enable a data input (write) cycle, the RAMENA, LWE and UDE lines are pulled low. To enable a data output (read) cycle, the LWE line remains high, while the RAMENA and UDE lines are pulled low.

5.3.6.2.5 Non-Volatile Memory

5.3.6.2.5.1 U2 provides 2k x 8 bytes of non-volatile memory storage for calibration constants and machine setups. U2 is connected to the lower half of the data bus (D0 through D7) and A1 through A11 of the address bus. To enable a data input (write) cycle, chip select line CSNONVOL, LDE and the output of U3A are pulled low. To enable a data output (read) cycle, the output of U3A remains high while the CSNONVOL and LDE lines are pulled low. This read/write cycle of non-vol memory involves only the lower 1k of U2's memory. The write cycle of the microprocessor is unable to access the upper 1k of U2's memory because U3A, U3B and the calibration switch on the front panel inhibit this write cycle. This ensures protection to the calibration constants which are stored in the upper half of U2's address space.

5.3.6.2.6 Input/Output Decoder Circuit

5.3.6.2.6.1 The input/output decoders consist of the three 3-to-8 multiplexers U9, U15 and U22. These three chips provide the chip select lines and clock signal for the peripheral devices. Refer to Table 5.1 for a definition of the chip select clock names.

## 5.3.6.2.7 Interrupt Circuit

- ----

5.3.6.2.7.1 This circuit consists of one chip, U12, which is an 8-to-3 line priority encoder. This IC handles the interrupt lines from the measurement block ( $\overline{\text{MCCIRQ}}$ ), GPIB block, timer and gating block ( $\overline{\text{RTIRQ}}$ ), and optional interrupts ( $\overline{\text{OPTIRQ}}$ ). These interrupt lines are prioritized, then a 3-line code is sent to the microprocessor.

## 5.3.6.2.8 Address and Data Buffer

5.3.6.2.8.1 U26 is a bidirectional buffer that buffers data lines D0 through D7 from the microprocessor to the measurement block, display block, GPIB block, and hardware control circuitry. This buffer chip is only enabled when reading and writing from peripheral devices outside the kernel. U27 buffers address lines A1 through A4.

series.



Figure 5.13 - Simplified Schematic for the Microprocessor Block

## 5.3.7 Power Supply Block

5.3.7.1 The 1995/1996 uses a linear power supply providing the following voltages (±5%) at the indicated current capacities:

- a. +5V at 750 mA surge, 350 mA nominal (using ovenized oscillator Option 04E)
- b. +5V at 3.2A (TTL)
- c. -5.2V at 2.8A (ECL)
- d. +15V at 250 mA (Linear)
- e. -15V at 100 mA (Linear)

5.3.7.2 — Line voltage enters the power transformer's primary winding when rearpanel connector S200 is closed. The line voltage selector card is oriented by the user to properly configure the primary winding to match the applied line voltage (see Subsection 2.7.2 in this manual for details).

5.3.7.3 The power transformer is a step-down device with three center-tapped secondary windings. Power transformer output voltages are full-wave, rectified by bridges CR8, CR200, and diodes CR10, CR11, before being capacitor filtered.

5.3.7.4 When switch S1 is closed, the positive and negative 15V supplies come up. The +15V supply enables the +5V TTL supply via Q7. The computer resets and, upon a successful completion of a status check, turns on the -5.2V supply via Q5, Q8 and Q9. When switch S1 is opened, all power supplies shut down except the oven oscillator supply. Q4 turns on and lights the front-panel Standby LED.

5.3.7.5 The +5V TTL and -5.2V ECL power supplies are overvoltage/current protected by thyristors Q10 and Q11. The FANRUN line remains at approximately .7V when the fan is operating. If no current flows through the fan, U1-2 goes low forcing BD5 low when U13 is addressed by the computer. The computer then turns off the -5.2V supply, thereby reducing internal heat dissipation to a safe level.

#### 5.3.8 External Arming/Gating Block

## 5.3.8.1 Functional Description

5.3.8.1.1 The 1995/1996 provides special circuitry permitting control of the measurement gate start and stop time by external means. Measurement gate control in normal operation is a function of the selected measurement mode and input channel(s). External arming and gating is provided by channels A, B, and rear-input D. Thus, a variety of arming and gating signals can be used.

5.3.8.1.2 When in one of the external arming/gating modes, the microprocessor illuminates the EXT LED on the front panel, indicating that the counter is set up for receiving an external arming/gating signal via channel A, B or D.

5.3.8.1.3 The external gating signal defines the beginning (Start) and end (Stop) of the measurement. In using the external gating signal, one of four slope combinations can be selected: positive-to-positive, positive-to-negative, negative-to-negative, and negative-to-positive.

5.3.8.1.4 The external arming signal defines the beginning (Start) of the measurement; the end (Stop) is defined by the internal gate-time setting. Positive and negative slope selections are possible in the external arming mode.

5.3.8.1.5 In addition, the synchronous window auto-trigger (SWAT) mode may be selected. SWAT, which uses the external arming/gating circuitry, permits the autotrigger to function only within a specified window. For example, the window can be set between possible ringing on both the rising and falling edges of the input measurement signal. Measurements are then taken only during this window, resulting in much more accurate readings. The only difference between the external gating mode and SWAT is that the gate signal is sent to the auto-trigger circuitry between measurements when in the SWAT mode.

## 5.3.8.2 Circuit Description

5.3.8.2.1 Refer to Figure 5.14. The arming and gating controls are set up via two latches, U29 and U31. U29 controls several control signal lines for the arming and gating circuitry which are SELSP, SELCHD, ARMSYNC, and SELARM. SELSP and SELCHD control the selection of channel A, B or D as the external arming or gating signal. SELARM enables the arming or gating signal to pass on to the auto-trigger circuitry or the measurement circuitry. ARMSYNC synchronizes the external arming or gating signal with the measurement circuitry. U31, ARMSTSL, and ARMSPSL controls the arming or gating slopes of the selected signal (Channel A, B, or D).

5.3.8.2.2 U40A serves as a 2-to-1 line signal selector/multiplier. It selects either the TTLSTOP (channel A/B input) or CHANLD (channel D input) signal. The TTLSTOP signal is selected to appear at the output of U40A when control signal SELSP is high and SELCHD is low from U29. The CHANLD signal is selected when the SELSP is low and SELCHD is high. Selected signal TTLSTOP or CHANLD is then passed from the input of U40A to the input of U32A and U32B for slope selection.

5.3.8.2.3 U32A and B is an exclusive-or gate with U32A selecting the start slope and U32B selecting the stop slope of the arming or gating signal. A logic high on the ARMSTSL or ARMSPSL line selects the positive slope for clocking U43A and B. A logic low on ARMSTSL or ARMSPSL selects the negative slope. With a selected arming mode, only the ARMSTSL is used to initialize a measurement.

5.3.8.2.4 U43A and B is a D-type, positive-edge trigger flip-flop. U43A's flip-flop circuit controls the rising edge of the ARM signal and U43B's flip-flop circuit controls the falling edge. With an arming mode, only the rising edge of the ARM signal is processed by the measurement block to start a given measurement. With a gating mode, both the rising and the falling edge of the ARM signal is processed by the measurement block to start a given measurement. With a gating mode, both the rising and the falling edge of the ARM signal is processed by the measurement.

5.3.8.2.5 When the microprocessor brings the ARMSYNC signal high, U43A's Clear (CLR) line is released. With the CLR line high, the output of U32A (ARMSTART) clocks U43A's input, forcing U43A's Q output high and  $\overline{Q}$  output low. This low is passed to U37A-10, with U37A-9 low; the output of U37A will go from a high to a low. This low from U37A-8 is passed to U39-1 if U42B-4's SELARM is enabled (high). U39A inverts the ARM signal to ARM and passes it to the measurement block. The rising edge of the ARM signal arms U6 to start a measurement.

5.3.8.2.6 U43B is held disabled by U43A's Q output until U43A's ARMSTART signal clocks Q high. Once U43B is enabled, U43A's Q output is passed to U43B's D input. When the clock edge of the ARMSTOP signal clocks U43B, U43B's Q output will go high and the  $\bar{Q}$  output will go low. The Q output of U43B is then passed through U37A and U42B to the input of U39A. U39A inverts the high to a low and passes it to the measurement block causing the falling edge of the ARM signal to stop the measurement. U43B's Q output is fed back to U43A's Clear input resetting Q and  $\bar{Q}$  and disabling U43B.

5.3.8.2.7 At the end of the measurement, the microprocessor brings the ARMSYNC line low. This disables the arm and gate circuitry until the microprocessor brings the ARMSYNC line high again to start a new measurement.



# Figure 5.14 - Simplified Diagram for the External Arming/Gating Block

## 5.3.9 Internal Gate Timer Block

#### 5.3.9.1 Functional Description

5.3.9.1.1 Refer to Figure 5.15. The gate timer controls two functions: (1) realtime interrupts and (2) gate time. U28 is a programmable interval timer that has three independent 16-bit counters. One is used for real-time interrupts, and the other two are cascaded together as the gate timer.

5-30

:EB

2.250

5.3.9.1.2 The timer for real-time interrupts is programmed to interrupt the microprocessor every ten milliseconds. Programming for this counter is effected at power-up and is not changed.

5.3.9.1.3 The gate time is changed whenever the function, resolution, or a new gate time is programmed by the user. 1995/1996 gate times can be programmed as short as 200 nanoseconds or one cycle of the measurement signal to 100 seconds.

5.3.9.1.4 The gate timer block controls the end of a measurement. Depending on the counter's chosen measurement function, the counter will select the gate-ending signal which is either created by the timer chip U28 or the MCC1 chip in the measurement block.

## 5.3.9.2 Circuit Description

**Manada** 

5.3.9.2.1 Refer to Figure 5.15. The end of a measurement can be controlled by either the SPOUT or  $\overline{\text{GATE}}$  END signals. SPOUT is generated by the MCC2 (U11) of the measurement block and is connected to U41-2.  $\overline{\text{GATE}}$  END is generated by the Intel timer chip U28 and is connected to U41-1. U41 functions as a 2-to-1 selector/multiplexer. The control signal MCC/ $\overline{\text{GEND}}$  from U29-15 controls the selection of the SPOUT or  $\overline{\text{GATE}}$  END signals for application to the measurement block. When  $\overline{\text{MCC}}/\overline{\text{GEND}}$  is high, the  $\overline{\text{GATE}}$  END control signal is passed through U41 and inverted by U39C. This output is called the SPMUX signal. When  $\overline{\text{MCC}}/\overline{\text{GEND}}$  is low, SPOUT will be present at the output of U39C.

5.3.9.2.2 U38B is a D-type flip-flop which controls U28's counters 1 and 2 and their reset and counting function. U38A controls the <u>GEND</u> signal clock via the OUT1 or 2 signal of U28. At the end of each measurement, the <u>MLRST</u> line is brought low, resetting the two internal counters of U28. When the <u>MLRST</u> line goes high, the GATE signal will follow, clocking a high to U38B's Q output allowing U28's two internal counters to begin counting. Once the U38 counter has timed out, the selected OUT signal (1 or 2) will then clock the <u>GEND</u> line high at U38A's Q output.

5.3.9.2.3 Chip U28 is connected to the buffered data bus (BD0-BD7) from U26 of the CPU block. U28 uses two buffered address lines BA1 and BA2 from U27 of the CPU block to address the internal counter and control register. When the gate time is being programmed, the timer chip U28 will receive two to four bytes of data from the microprocessor, depending on the gate time being programmed. Each time a data byte is written into the timer chip, the CSTIMR line is brought low, BA1 and BA2 lines select the internal register, data is placed on the buffered data bus, and the <u>PWE</u> signal clocks the data into the U28 register.

5.3.9.2.4 U28's three counters (0, 1 and 2) have independent clock inputs. Counter 0's clock input (CLKO) is connected to the microprocessor's E clock which runs at 800 kHz. Counter 1's clock input (CLK1) is connected to the 10 MHz reference signal. Counter 2's clock input (CLK2) is connected to the counter 1's OUT1 signal.

5.3.9.2.5 When a new gate time is programmed into U28, the OUT1 and OUT2 signals of U28 are now selected by the microprocessor through U29's LTMS control signal. LTMS is connected to U40B for selecting either U28's OUT1 or OUT2 signal for U38A's clock input. U40B also inverts the OUT1 and OUT2 signal to give U38A a rising edge when U28's signal (OUT1 or OUT2) times out. This inversion is effected because U38 is a positive-edge triggered device and the OUT1 and 2 signals are high-to-low transitions when the programmed gate time has expired.

5.3.9.2.6 LTMS control lines select OUT1 or OUT2 from U28 to pass through U40B to the clock input of U38B. The LTMS control line is set high for programmed times less than 1 millisecond and low for 1 millisecond or greater times. The selected OUT signal passes through U40B to U38A's clock input when the gate counters of U28 time out. This rising edge to U38's clock input clocks the D input to Q output, forcing GEND high. This signals the end of a measurement.





# 5.3.10 External Reference Multiplier Block

## 5.3.10.1 Functional Description

5.3.10.1.1 Refer to Figure 5.16 which shows a block diagram of the external reference multiplier. The input to the circuit is taken from the REF-IN connector on the instrument's rear panel, via a signal conditioning circuit.

5.3.10.1.2 The circuit contains a 10 MHz oscillator operating in a phase-locked loop. If an external reference signal of suitable amplitude is present at the REF-IN connector, the reference frequency is fed to the external reference detector. The detector output then alerts the CPU through the EXTDET signal that there is an external signal present. The VCO oscillator is then enabled and the INT/EXT logic connects the 10 MHz from the buffer and splitter to the output.

5.3.10.1.3 The pulse generator output is fed to the phase detector, and forms the reference signal for the phase-locked loop. The phase detector is of the sampling type, allowing the oscillator to be phase-locked to a reference signal of 10 MHz or any submultiple of 10 MHz.

5.3.10.1.4. If no external reference signal of suitable amplitude is present at the REF-IN connector, the reference detector output does not trigger the switching signal generator. The oscillator is disabled and the INT/EXT logic connects the internal reference to the measurement logic.





5.3.10.2 Circuit Description

87)

5.3.10.2.1 Input Circuit and Pulse Generator

5.3.10.2.1.1 Two antiphase waveforms derived from the external reference signal enter the system at J208 connector. The waveform from J208 is converted to TTL levels by U66 and squared in U65D before being applied to the pulse generator, U65B and U65C. The operation of this circuit is shown in Figure 5.17.



Figure 5.17 - Input Circuit and Pulse Generator

5.3.10.2.1.2 The negative-going pulses at U65-C are used to switch Q12 which drives the transmission-line type transformer T1. The transformer acts as a phase splitter. Thus, for the duration of each pulse from U65C-8, the sampling bridge of the phase detector is held forward-biased, with the CR12/CR13 and CR18/19 junctions symmetrical around 0V.

5.3.10.2.2 Phase-Locked Loop

5.3.10.2.2.1 Refer to Figure 5.17 and 5.18. The loop oscillator's active element is U65C. The oscillator frequency is controlled by the crystal Y1 and the varactor diode CR21. The trimming capacitor C142 can be adjusted to compensate for a range of crystal and varactor tolerances.

5.3.10.2.2.2 The oscillator output drives a unity-gain cascade buffer, U64A/D. The buffered signal from the collector of U64A forms the RF input to the phase detector.

5.3.10.2.2.3 When the sampling bridge of the phase detector is forward-biased by the pulses from T1, the CR18/CR19 junction adopts the same potential as the CR12/CR13 junction. At other times, the junctions are isolated from each other by the high impedance of the non-conducting diodes. The bridge output is therefore a series of samples of the loop oscillator waveform, taken at the frequency of the external frequency standard.

5 - 34

5.3.10.2.2.4 The phase detector output depends upon the relative frequency of the loop oscillator and the frequency standard, and upon the phase of the loop oscillator waveform at the instant of sampling. If the standard frequency is 10 MHz, every cycle of the loop oscillator output is sampled, but if it is a submultiple of 10 MHz, only every second, fourth, fifth, or tenth cycle will be sampled. In all cases, however, provided the standard frequency is an exact submultiple of the loop oscillator frequency, the samples will be of constant amplitude. If the standard frequency is not an exact submultiple of the loop oscillator frequency, the output pulses will be amplitude modulated.

5.3.10.2.2.5 The amplitude of each phase detector output pulse depends upon the instantaneous value of the loop oscillator waveform at the instant of sampling. The pulses are integrated in C144 to form the input to the loop amplifier U63. When the loop is in-lock, the voltage across C144 maintains the voltage at U63-6, and therefore across the varactor, at the level needed to maintain the loop oscillator at the lock frequency.





5.3.10.2.3 External Reference Detector and INT/EXT Switching

35

5.3.10.2.3.1 The output from U65D-11 is fed to a detector formed by C147, CR14, and R61/83. Refer to Figure 5.19. If no external reference signal is present at the REF-IN connector, U66-7 will go high and U65D-11 is at a logic 0. The detector output, and therefore the base of Q13, is at +5V and Q13 is switched off. A logic 0 level is applied to U30-2. When the CPU sees the EXTDET signal low at U30-2, it will, in turn, set U31-6 low (INT/EXT). This is applied to U65A-1, 2 giving a logic 1 at U65A-3. See Figure 5.18.

5.3.10.2.3.2 The zener diode CR22 converts the logic levels from TTL to the level required to switch on U64B. With U64B switched on, the voltage across R92 holds the emitter of U64C positive with respect to its base, disabling the oscillator. With the INT/EXT low at U56A-7, this will deselect the external reference by placing an ECL high at U60B-5 and force any ECL at U60C-10 low. This will now select the internal reference from U60C-14 for the measurement logic. This disables U60B and enables U60C.

5.3.10.2.3.3 When an external reference signal is present at the J208 connector, the output from U65D-11 is a TTL square wave at the external reference frequency. The detector output holds the base of Q13 negative, so that Q13 conducts. Q13's collector is at a logic 1 and its voltage (EXTDET) high. The CPU will detect this and set the INT/EXT signal high. Under these conditions, U64B is cut off and the loop oscillator is enabled.



## Figure 5.19 - External Reference Detector

#### 5.3.11 Channel D Block

5.3.11.1 Refer to Figure 5.20. Channel D conditioning circuitry provides input signal limiting/buffering with threshold selection of 0V or 1.25V for AC or TTL channel D input compatibility. Resistors R63 and R99 form a 4:5 DC divider with C163 allowing fast edges to pass through to U62. CR24 and CR25 act as clamps, limiting signal swing from -2.5V to +2.3V.

5.3.11.2 The signal then is fed to voltage comparator U62. The output of U62 will change states when the input crosses the reference voltage on pin 3 of U62. The reference voltage can assume one of two possible levels, 0V or 1.25V. When a TTL logic 0 is applied to the base of Q16, Q16 turns on.

5.3.11.3 Resistors R67 and R100 form a 1:4 voltage divider. The voltage divider then applies a 1.25V reference signal to U62 via resistor R101. When a logic 1 is applied to Q16, Q16 turns off. The reference voltage becomes 0V. Resistor R102 provides positive feedback creating a small amount of hysteresis.



#### Figure 5.20 - Simplified Block Diagram for Channel D

#### 5.3.12 GPIB Block

#### 5.3.12.1 Functional Description

5.3.12.1.1 Refer to Figure 5.21. The GPIB block for the 1995/1996 consists of only three chips. These include the general interface bus controller (Texas Instruments TMS9914A) and two bus transceivers (75160 and 75161). These provide the necessary interface between the IEEE-bus and the GPIB controller.

5.3.12.1.2 U61 (TMS9914A) is used when it is necessary for an intelligent instrument to communicate with an IEEE-488 General Purpose Interface Bus (GPIB). It performs the interface function between the microprocessor and the bus, relieving the microprocessor of the task of maintaining IEEE protocol. By utilizing the interrupt capabilities of the bus controller U61, the bus does not have to be continually polled, and rapid responses to changes in the interface configuration can be achieved.

5.3.12.1.3 U61 provides an interface between the microprocessor and the GPIB as specified in the IEEE-488 Standard. This device is controlled and configured through 8-bit memory-mapped registers and enables all aspects of the Standard to be implemented, including talker, listener and controller.

5.3.12.1.4 Refer as required to Figure 5.21 which provides a block diagram showing the interfacing of the microprocessor and the GPIB block.

## 5.3.12.2 Circuit Description

5.3.12.2.1 The input/output pins (DI01 through DI08) of U61 are connected to the IEEE-488 bus via bus transceivers U67 and U68. The direction of data flow is controlled by the TE and CONT output signals generated by U61.

5.3.12.2.2 Communication between the microprocessor and U61 is performed via memory-mapped registers. There are 13 registers within U61, six of which are read registers and seven are write registers. These registers are used to both pass control data to and get status information from the microprocessor.

5.3.12.2.3 The least significant address (BA1, BA2 and BA3) lines from the address buffer  $\cdot$  U27 are connected to the register select lines RS0, RS1 and RS2. These latter lines determine the particular register selected. When U61's  $\overline{CE}$  input is pulled low by the  $\overline{CSGPIB}$  control line, any one of the eight consecutive addresses is selected. Reading and writing to these locations transfers information between U61 and the microprocessor.

5.3.12.2.4 U67 is a 20-pin device used to buffer the IEEE-488 data lines (DI01 through DI08) in all applications. The direction of the buffers is controlled by the Talk-Enable (TE) output of U61. This active high signal becomes true whenever U61 is in TACS (addressed to talk) or SPAS (serial polled) mode.

5.3.12.2.5 U68 is a 20-pin device used to buffer the IEEE-488 measurement lines. It may be used for talker or listener status. The direction of the handshake-line buffers NRFD, NDAC and DAV are again controlled by the TE signal from U61. However, the SRQ, ATN, REN and IFC buffers are controlled by the DC input of U68. U68 connects with the Controller Active ( $\overline{CONT}$ ) output of U61. The  $\overline{CONT}$  output always remains high because U61 is not being used as a controller device. U68 also includes the logic necessary to control the direction of the EOI buffer. This is dependent on the TE signal when ATN is false (high) and on the DC signal when ATN is true (low).



Figure 5.21 - Simplified Diagram for the GPIB Block

5-38

# **SECTION 6**

Ì

#### 6.1 INTRODUCTION

6.1.1 The performance tests in this section are used for (1) receiving inspection/acceptance, (2) periodic determination of the need for recalibration, (3) upon failure of a routine specification check, and (4) after repair of unit. Verify the basic operation of the counter before starting these tests by completing the rapid functional check found in Subsection 2.9.

6.1.2 Satisfactory completion of these performance tests will confirm the 1995/1996's operation by measurement function. Instrument covers need not be removed for any test. Complete the performance tests in the order given.

6.1.3 The following conditions must be maintained during these tests:

- a. The counter must be operated from an AC supply
- b. The line voltage must be within  $\pm 10\%$  of the indicated value of the line voltage selector
- c. The ambient temperature must be  $23^{\circ}C \pm 2^{\circ}C$
- d. The power supply to the internal frequency standard must remain uninterrupted. (This does not apply if the counter is locked to an external frequency standard.)

6.1.4 Warm up the counter for one hour (switched to standby if necessary) before beginning these tests.

## 6.2 REQUIRED TEST EQUIPMENT

6.2.1 Table 6.1 lists the necessary test equipment for these performance tests. Equipment having operating characteristics equivalent to or better than those listed may be substituted. The procedures described in this section are general in nature and based on the use of the test equipment recommended. Some modification of the procedures may be required if substituted equipment is used.

Table	6.1		Required	Test	Equipment
-------	-----	--	----------	------	-----------

	Item	Minimum Use Specifications	Quantity	Recommended Equipment
1.	Signal Generator	10 kHz to 1.3 GHz amplitude 5 mV rms to 1V rms into 50 ohms. 1 kHz AF out	1	Racal-Dana Model 9087
2.	Audio Generator	10 Hz to 10 kHz; amplitude of 25 mV rms into 50 ohms	1	Racal-Dana Model 845
3.	AC Voltmeter (low frequency)	DC to 10 kHz; .1% resolution, and ± 2.5% accuracy	1	Racal-Dana Model 5002
4.	Pulse Generator	1 Hz to 5 MHz, external lock and trigger cap- ability; ± 2 ns jitter	1	Racal-Dana Model 1500
5.	AC Voltmeter (high frequency)	10 kHz to 2 GHz; .1% resolution,and ± 2.6% accuracy to 500 MHz & ± 5% accuracy to 1.3 GHz	1	Racal-Dana Model 9303
6.	BNC T-Connector	50 Ohms	1	
7.	Connector Lead	50-ohm coaxial cable with BNC connectors, ≈ 4 ft.long	5	
8.	Coaxial Load	BNC connector, 50 ohms, 2W BNC ± 1%	1 .	
9.	N-type to BNC adapter/connector	50 ohm	· 1	



Table 6.4 - Input A Sensitivity Performance Test, II



Table 6.5 - Input B Sensitivity Performance Test, I



Table 6.6 - Input B Sensitivity Performance Test, II



ĝ

Freq		Performance Standard	Input Signal Level	Tolerance	Counter Resolution	Special Notes
	200 MH 1 Hz		100 mV rms TTL into 50	$ \begin{array}{c} \pm 1 \times 10^{-17} \text{ sec} \\ \pm 1 \times 10^{-9} \text{ sec} \end{array} $	1-sec gate 1-sec gate	
			Test	t Setup		
	C	HGNAL GENERATOR SINEWAVE)	RF OUT (100 mV rms)		1995/1996	EXT STD IN
	STD	PULSE GENEF DELAY=.1 μs WIDTH=999.99 INTERNAL TR	99 ms OUT	₽ [		EXT STD OUT
. \	$\vee$					v
PRC	OCEDURE				<u></u>	· · · ·
<u>PRC</u> 1.		the 1995/6.				····
	Power up	•	Input A 5 Input A 1 Gate tim Disable i	i0-ohms input impe DC coupled	r	· · · · ·
1.	Power up Set the 19	the 1995/6. 995/6 as follow	Input A 5 Input A 1 Gate tim Disable i Set input	i0-ohms input impe DC coupled le 1 sec nput A auto trigger	r	· · · · · · · ·
1. 2.	Power up Set the 19 Connect Apply 200	the 1995/6. 995/6 as follow the 1995/6 and 0 MHz, 100 mV	Input A 5 Input A 1 Gate tim Disable i Set input signal generato	0-ohms input impe DC coupled le 1 sec nput A auto trigger A trigger level to	r 0.00V	ne measuremen
1. 2. 3.	Power up Set the 19 Connect Apply 200 taken is v	the 1995/6. 995/6 as follow the 1995/6 and 0 MHz, 100 mV within the spec ct the signal of the 1995/6.	Input A 5 Input A 1 Gate tim Disable i Set input signal generato rms to input A bified tolerance.	00-ohms input impe DC coupled le 1 sec nput A auto trigger A trigger level to r as shown above.	r 0.00V verify that th generator I	DELAY OUT to
1. 2. 3. 4.	Power up Set the 19 Connect Apply 200 taken is v Disconne input A o 999.9999	the 1995/6. 995/6 as follow the 1995/6 and 0 MHz, 100 mV within the spec ct the signal of the 1995/6. msec.	Input A 5 Input A 1 Gate tim Disable i Set input signal generato rms to input A bified tolerance.	i0-ohms input imper DC coupled ie 1 sec nput A auto trigger A trigger level to r as shown above. of the 1995/6 and connect the pulse enerator to a delay	r 0.00V verify that th generator I	DELAY OUT to

Table 6.8 - Period A Performance Test

. . . . . .

4

]

.



#### 6-10

Q

## PROCEDURE

- 8. Disconnect the signal generator and connect the pulse generator DELAY OUT to input A of the 1995/6. Set the pulse generator to a delay of 0.1 microsec., width 999.9999 msec., INT trigger.
- 9. Set the 1995/6 inputs A and B trigger levels to 1.30V.
- 10. Set inputs A and B to Slope  $\int$ .
- 11. Set the 1995/6 DELAY to 1 msec and enable the DELAY.
- 12. Verify that the measurement is within the tolerance specified above.



6-12



## Table 6.11 - Ratio A/B Performance Test



#### Table 6.12 - Ratio C/B Performance Test



## Table 6.13 - Rise Time A Performance Test



## Table 6.14 - Fall Time A Performance Test

6-16

Ş



## Table 6.15 - Positive Pulse Width Performance Test

4:

## Table 6.16 - Negative Pulse Width Performance Test





Table 6.17 - Phase A rel B Performance Test

-19

	Applied : Frequency	Performance Standard	Tolerance	Special Notes				
	10 MHz	50%	± 4%					
	<u>Test Setup</u>							
	SIGNAL EXT GENERATOF STD (SINEWAVE) OUT	RF OUT 2. (500 mV rms)	INPUT A 1995	EXT STD /1996 IN				
	¥							
PROCEDURE								
1. 1	1. Power up the 1995/6.							
2. 5	. Set the 1995/6 as follows: DUTY A Input A 50 ohms input impedance							
3. (	3. Connect the 1996 to the signal generator as shown above.							
	4. Apply the input shown in the table above and verify that the measurement taken is within the specified tolerance.							

# Table 6.18 - Duty Cycle A Performance Test

. . . . . . .

Annual States

Second Second

in the second

•
#### Table 6.19 - Slew Rate A Performance Test



21

#### 6.4 CALIBRATION

6.4.1 This procedure provides calibration information for Racal-Dana's Universal Systems Counters Models 1995/1996.

#### 6.5 REQUIRED EQUIPMENT FOR CALIBRATION

- a. Digital voltmeter with at least a 1 mV accuracy in the 10V range. Use a Racal-Dana Model 5004 or its equivalent
- b. GPIB controller. Use a Hewlett-Packard Model 9826 or its equivalent
- c. DC source with a single-pole output filter set for a 3-dB cutoff frequency of 1.6 Hz (1 K $\Omega$  resistor and 100  $\mu$ F capacitor)

#### 6.6 CALIBRATION PROCEDURE

- a. Turn unit-under-test (UUT) on. Allow 15 minutes for thermal stabilization of the counter
- b. Send the following string to the counter:

"CAL"  $\langle cr lf \rangle$ 

The counter now enters the calibration routine.

#### NOTE:

If at any point during the calibration procedure an error is generated (e.g., syntax or calibration), the entire calibration procedure must be repeated.

c. Send the following string to the counter:

"CLHI"  $\langle er | f \rangle$ 

- d. Connect the voltmeter to the Start DAC (START-CAL LEVEL) output on the rear panel of the UUT and record this voltage (Vstart-high)
- e. Connect the voltmeter to the Stop DAC (STOP-CAL LEVEL) output on the rear panel of the UUT and record this voltage (Vstop-high)
- f. Send the following string to the counter:

"CLLO" <er lf>

g. Record the voltage reading of the meter at the Stop DAC (STOP-CAL LEVEL) output of the UUT (Vstop-low)

h. Connect the voltmeter to the Start DAC (START-CAL LEVEL) output of the UUT and record this voltage (Vstart-low)

i. Send the following string to the counter:

"CLTH <space > Vstart-high" <er lf > "CLPH <space > Vstop-high" <er lf > "CLTL <space > Vstart-low" <er lf > "CLPL <space > Vstop-low" <er lf >

where Vstart-high, Vstop-high, Vstart-low, and Vstop-low are the previously recorded values. At this point "CAL" is shown on the main display. The following example shows the command strings to be sent with a Model HP85B controller in performing a 1995/1996 calibration procedure:

Output703;"CAL"

Output703;"CLHI" (Record Vstart-high and Vstop-high) Output703;"CLLO" (Record Vstart-low and Vstop-low) Output703;"CLTH <space> 5.2664" (5.2664 is Vstart-high) Output703;"CLPH <space> 5.2884" (5.2884 is Vstop-high) Output703;"CLTL <space> -5.2756" (-5.2756 is Vstart-low) Output703;"CLPL <space> -5.2661" (-5.2661 is Vstop-low)

#### NOTE:

Header separators, typically commas or semicolons, are controller-dependent.

j. About 5 minutes later, when calibration is completed, "CAL donE" is displayed on the front panel. Values can now be stored to non-vol memory. Depress the calibration switch (through the front-panel opening to the right of the POWER button), while sending the following string to the counter:

"CLST"  $\langle er | f \rangle$ 

- k. Keep calibration switch depressed until display shows "don E" indicating successful non-vol memory store
- 1. A <space><cr lf>GPIB output is given and the calibration switch can now be released

#### VERIFICATION PROCEDURE

- a. Connect the DC source to Inputs A and B of the UUT. Adjust the DC voltage to 4.50V using the voltmeter
- b. Set up the counter for time interval A to B, Channels A and B DC coupled
- c. Press the RESET key on the front panel, then the AUTO-TRIG keys for both inputs A and B
- d. Verify that the trigger LEVEL A and B displays show trigger levels between 4.45 and 4.55 volts
- e. Adjust the DC source to -4.50 V using the voltmeter
- f. Verify that the trigger LEVEL A and B displays show trigger levels between -4.45 and -4.55 volts

#### 6.8 INTERNAL REFERENCE ADJUSTMENT

#### 6.8.1 Required Equipment

6.7

23

- a. 1 MHz frequency standard. Use Racal-Dana Model 9475 or its equivalent
- b. Oscilloscope. 350 MHz, B/W, 4-channel
- 6.8.2 There are two internal reference oscillators available for the 1995/1996.

**6.8.3** The calibration procedure for the standard oscillator is a single variable capacitor adjustment, accessible at OSC ADJ on the rear panel. The Option 04E has two adjustments (COARSE and FINE), accessible at the rear panel.

### 6.8.4 Reference Oscillator Frequency Check

-

a. Select the following control settings: (home state at power-up)

	FUNCTION GATE TIME	FREQ A 1second
	INPUT A SLOPE COUPLING	∫ DC
-	TRIGGER LEVEL	AUTO

- b. Connect the 1 MHz frequency standard to Input A
- c. The difference between the internal reference oscillator and the 1 MHz frequency standard can be determined by the following equation:

Internal oscillator frequency = (2E6-display) x 10

d. Some examples of various counter readings and the frequency difference that is indicated are shown below:

Counter Display	Internal Reference Oscillator
999.9950 E3	10,000.05000 kHz
1.0000000 E6	10,000.00000 kHz
1.0000025 E6	9,999.97500 kHz

#### 6.8.5 Adjustment Procedure

a. Connect the 1 MHz frequency standard to the vertical input of the oscilloscope and connect the OUT REF signal from the rear panel of the counter to the external trigger of the oscilloscope (see wiring diagram below)



Figure 6.1 - Internal Reference Adjustment Procedure

b. Set oscilloscope controls as follows:

TRIGGER	
SLOPE: COUPLING: SOURCE:	「 AC EXT
SWEEP MODE NORM TRIGGER SWEEP:	.05 µs
CHANNEL INPUT: volts/div	AC Depends on amplitude of frequency standard
TRIGGER LEVEL:	Center of mechanical span

- c. Adjust the trigger level for an oscilloscope display of the frequency standard output
- d. If the counter is equipped with the standard reference oscillator, adjust OSC ADJ on the rear panel for an oscilloscope display that is as stationary as possible (i.e., does not drift to the left or right)
- e. If the instrument is equipped with an optional high-stability reference oscillator, use the COARSE and FINE adjustment controls to perform step d
- f. To determine the drift rate of the calibrated instrument, measure the time it takes the oscilloscope pattern to drift 5 divisions on the oscilloscope. The oscillator drift can be determined from the figure shown below







Norman Anna Santa Santa

Alter manufactures

.









.

#### 6.3 PERFORMANCE TEST PROCEDURES

6.3.1 Power-on/self-test and home state conditions are described in Subsections 3.2.2 and 3.2.3, respectively. Refer to this information as necessary.

**6.3.2** Set up the 1995/1996 and test equipment as shown in the following figures provided for each test procedure. Set the control and inputs as noted in each table and monitor the counter's readout for the indicated values.

Table 5.	2 -Self	Test
----------	---------	------

Applied	Min. Input	Tolerance	Counter	Special
Frequency	Signal Level		Resolution	Notes
Internal 5 MHz	Internal		10 ms gate (default)	

#### PROCEDURE

1. Power up the 1995/6.

2. Press the "CHECK" button for 3 seconds until all LEDs light.

- 3. After the release of "CHECK" button, the unit will be in self-test and the word "test" will appear on the display
- 4. This test takes a maximum of 75 seconds and any existing error conditions will be displayed momentarily.
- 5. When the self-test is completed, the unit returns to "CHECK" mode with 5 MHz on the display.



Table 6.3 - Input A Sensitivity Performance Test, I

# SECTION 7

~

3

## DRAWINGS

		Figure/Page No.
404335	Counter Assembly (1995)	
404336	Counter Assembly (1996)	
404332	Chassis Assembly	
401730	PCB Assy., 10 MHz Oscillator	
431730	Schematic, 10 MHz Oscillator	•••• 7-7
404389	PCB Assy., Channel C (1996)	
432152	Schematic, Channel C (1996)	
	Component Location, Motherboard	
401725	PCB Assy., Motherboard	· · · · · · · · · · · · · · · 7-1Z
431725	Schematic, Motherboard	
401726	PCB Assy., Signal Conditioner	
431726	Schematic Signal Conditioner	
401728	PCB Assy AMCC2 Synch	
431728	Schematic AMCC2 Synch	
401727	PCB Assy. Display	
431727	Schematic, Display	
404331	Assy., Rear Panel	
404378	Assy Rear Input, Option 01	••••••••••••
401752	PCB Assy., Option 01	······································
404384	Assy., Option 04E	
404386	Oscillator (Option 04E)	······································
401822	PCB Assy., Doubler	
431822	Schematic, Doubler	
404387	Assy 220/240 V Operation (Option 71)	
454847	Dimensional Outline	* * * * * * * * * * * * * * * * * * * *



 $l_{0}$ 



· ·

7-3

Ĵ

-----

-----









7.





7–9



27

. .



1













.







1 1





8

Ŷ



7-2:









are all

Contractor,

2

7

7-2'



na interna international inter


No. of Concession, Name

K.

Section 2

W.



any particular in the second second



 $\mathbf{31}$ 



i 

ŏ



~ y want . . у<sup>ла</sup>нты коло 2 . . .



Section 1.

-35





:7





α

7-3













Circuit Diagram, Doubler (431822)

7-45 . A

REV









Э

7-4!



100 C (100 C (100 C ))

and a second second

## **SECTION 8**

**8.1** This section contains lists of replaceable parts arranged in the order of the following subassemblies:

	· · ·
404335	Counter Assy, 1995
404336	Counter Assy, 1996
404332	Chassis Assy
401730	10 MHz Oscillator
404389	Channel C. 1996
401725	Motherboard
401726	Signal Conditioner
401728	AMCC2 Synch
401727	Display
404331	Rear Panel
401378	Option 01, Rear Input
	PCB Rear Input
401752	PCB Rear input
404384	Opt 04E, Oscillator
404386	Oscillator Assy
401822	Doubler
404387	Opt 71, 220/240V Operation8-38

8.2 Manufacturers are identified by FSC numbers listed in table 8.1, "List of Suppliers". The code numbers are from the Federal Supply Code for Manufacturers Cataloging Handbooks H4-1, H4-2, and their supplements.

Name.	-	<ol> <li>Hitachi Magnetics Corp.</li> <li>Edmore, MI</li> </ol>	B Plessey Memories Santa Ana, CA	1 Tyton Corp. Milwaukee, Wi	13 Matsushita Electric Co. Secaucus, NJ	57 Corona Magnetics Corona, CA	22 Samtec, Inc. New Albany, IN	11 California Crystal Inc. Anaheim, CA	35 State of the Art Inc. State College, PA	89 Sprague È lectric Co. Pacific Division Los Angeles, Cà	56 Kel-Am Inc. Eldon, MC	<pre>ill Communication Instruments     El Segundo, CA</pre>	194 Seer Fechnology San Juse, CA	140 Rohm Corp. Irvine, CA	903 Beldon Corp. Chicago, Il	
FSC	52072	52531	52648	53421	54473	55167	55322	55411	56235	56289	57856	59311	\$61394	65940	20903	

	• • • • •
FSC	Name
24355	Analog Devices . Norwood, MA
25088	Siemens Corp. Components Group Iselin, NJ
27014	National Semi-Conductor Corp. Santa Clara, CA
27264	Molex Products Co. Downers Grove, Il
11115	Varo Electran Devices, ínc. Garland, TX
28520	Heyco Kenilworth, NJ
29005	Storm Products Los Angeles, CA
31918	IIT Schadow, Inc. Eden Prarie, MN
32293	Intersil, Inc. Cupertino, CA
32559	Bivar, Inc. Santa Ana, CA
32997	Bourns Trimpot Products Division Riverside, CA
34553	Amperex/Mepco-Electra (Component Division) Hauppauge, NY
34785	Dek-Inc. St. Charles, IL
46384	Penn Engineering & Mfg. Corp. Doylestowh, PA
50434	Hewlett-Packard Co. HPA Division Palo Alto, CA
50579	Litronix, Inc. Cupertino, CA

|--|

Suppliers
of
List
1
7.1
Tab le

FSC	Nane
00779	Amp, inc. Harrisburg, PA
00853	Sangamo Electric Co. Pickens, SC
01295	Texas Instruments, Inc. Dallas, TX
02114	Ferroxcube Corp. Saugerties, NY
02735	RCA-Solid State Division Somerville, NJ
04713	Motorolà, Inc. Semi-Conductor Division Phoenix, AZ
05245	Corcom, Inc. Chicago, IL
19520	Union Carbide Corp. Material Systems Division Cleveland, OH
05972	Loctite Corp. Hartford, CT
06540	Amatom Electronic Hardware New Rochelle, NY
06776	Robinson Nugent, Inc. New Albany, IN
07263	Fairchild Semi-Conductor Division Mountain View, CA
09023	Cornell-Dubilier Electronics Sanford, NC
11236	CTS of Berne, Inc. Berne, IN
11532	Teledyne Northridge, CA

REF         RACAL-DAWA         RESCRIPTION         FSC           Discress         COVER ASSY., 10 MIZ, 0SCILLATOR         21793           1         404293         COVER ASSY., 10 MIZ, 0SCILLATOR         21793           2         401730         PCB ASSY., 10 MIZ, 0SCILLATOR         21793           3         404332         COVER ASSY., 10 MIZ, 0SCILLATOR         21793           4         454319         FOOT REAR (2 REQ <sup>*</sup> D)         21793           6         454312         PAMEL, TOP COVER (2 REQ <sup>*</sup> D)         21793           7         454352         PAMEL, TOP COVER (2 REQ <sup>*</sup> D)         21793           11         454750         RUMPER, REAR FOOT (2 REQ <sup>*</sup> D)         21793           12         454352         PAMEL, TOP COVER         21793           13         454750         RUMPER, REAR FOOT (2 REQ <sup>*</sup> D)         21793           11         454768         BUMPER, REAR FOOT (2 REQ <sup>*</sup> D)         21793           12         454750         RUMPER, REAR FOOT (2 REQ <sup>*</sup> D)         21793           13         454770         RUMPER, REAR FOOT (2 REQ <sup>*</sup> D)         21793           14         610777         CABLE TIE         21793           15         6500500         RABLE, TREAR PAMEL         21701	404335-01	404335-COUNTER ASSY., MODEL 1995	4 1. 1.		ß
404293         COVER ASSY., BOTTOM           4017300         PCB ASSY., 10 MIZ, 0SCILLATOR           401731         PAGEL, SIDE COVER (2 REQ <sup>1</sup> D)           404332         CIMSSIS ASSY           454349         PAMEL, SIDE COVER (2 REQ <sup>1</sup> D)           454352         PAMEL, TOP COVER           454369         BUMPER, REAR FOOT (2 REQ <sup>1</sup> D)           454700         OVERLAY, FRONT PAMEL           454700         OVERLAY, REAR PAMEL           610771         CABLE TIE           610772         CABLE TIE           610773         CABLE TIE           610771         CABLE TIE           610773         CABLE TIE           610773         CABLE TIE           610773         CABLE TIE           610231         UNTON PLUG, PLASTIC (4 REQ <sup>1</sup> D)           610231         BUTTON PLUG, PLASTIC (4 REQ <sup>1</sup> D)           610232         SCREW, PPH, SEMS ASSY (2 REQ <sup>1</sup> D)           610233         BUTTON PLUG, PLASTIC (4 REQ <sup>1</sup> D)           610234         MASHER, FLAT, #4, NVLOM (4 REQ <sup>1</sup> D)           610235         <	REF DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	∓6. ₽/x *
401730         PCB ASSY., 10 MIZ, 0SCILLATOR           404332         CINASSIS ASSY           404332         CINASSIS ASSY           404332         CINASSIS ASSY           454319         FOOT REAR (2 REQ <sup>1</sup> D)           454352         PAMEL, SIDE COVER (2 REQ <sup>1</sup> D)           454352         PAMEL, TOP COVER           454353         HAMDLE ASSY (2 REQ <sup>1</sup> D)           454354         BUWPER, REAR FOOT (2 REQ <sup>1</sup> D)           454769         BUWPER, REAR FOOT (2 REQ <sup>1</sup> D)           454769         DVERLAY, FROMT PAMEL           454770         OVERLAY, REAR PAMEL           454770         OVERLAY, REAR PAMEL           610777         CABLE TIE           610777         CABLE TIE           610777         CABLE TIE           610231         JUTTON PLUG, PLASTIC (4 REQ <sup>1</sup> D)           610231         BUTTON PLUG, PLASTIC (4 REQ <sup>1</sup> D)           610	1	404293	COVER ASSY., BOTTOM	21743	404293
404332         CIMSSIS ASSY           404332         FOOT REAR (2 REQ <sup>D</sup> )           454319         FOOT REAR (2 REQ <sup>D</sup> )           454314         PAMEL, SIDE COVER (2 REQ <sup>D</sup> )           454352         PAMEL, TOP COVER           454352         PAMEL, TOP COVER           454352         PAMEL, TOP COVER           454368         BUMPER, REAR FOOT (2 REQ <sup>D</sup> )           454769         BUMPER, REAR FOOT (2 REQ <sup>D</sup> )           454700         OVERLAY, FROMT PAMEL           454700         OVERLAY, FROMT PAMEL           454700         OVERLAY, REAR PAMEL           610777         CABLE, POMER AC LIME           610777         CABLE, POMER AC LIME           610231         JUTTON PLUG, PLASTIC (4 REQ <sup>D</sup> )           610232         SCREW, PPH, SEMS ASSY (2 REQ <sup>D</sup> )           610231         GUTON PLUG, PLASTIC (4 REQ <sup>D</sup> )           610232         SCREW, PPH, SEMS ASSY (2 REQ <sup>D</sup> )           610233         SCREW, PPH, SEMS ASSY (2 REQ <sup>D</sup> )           610235         SCREW, PPH, SEMS ASSY (2 REQ <sup>D</sup> )           610236         SCREW, PPH, SEMS ASSY (2 REQ <sup>D</sup> )           610252         SCREW, PPH, SEMS ASSY (2 REQ <sup>D</sup> )           610253         SCREW, PPH, SEMS ASSY (2 REQ <sup>D</sup> )           610254         SCREW, PPH, SEMS ASSY (2 REQ	2	401730	PCB ASSY., 10 MIZ, OSCILLATOR	51793	01730
454319       FOOT REAR (2 REQ <sup>1</sup> D)         454344       PAMEL, SIDE COVER (2 REQ <sup>1</sup> D)         454352       PAMEL, TOP COVER         454352       PAMEL, TOP COVER         454352       PAMEL, TOP COVER         454353       PAMEL, TOP COVER         454369       BUMPER, REAR FOOT (2 REQ <sup>1</sup> D)         454769       OVERLAY, FRONT PAMEL         454700       OVERLAY, REAR PAMEL         610771       CABLE TIE         610772       CABLE TIE         610773       CABLE TIE         610771       CABLE TIE         610773       CABLE TIE         610773       CABLE TIE         610231       JUTTON PLUG, PLASTIC (4 REQ <sup>1</sup> D)         610232       SCREW, PPH, SEMS ASSY (2 REQ <sup>1</sup> D)         610233       SCREW, PPH, SEMS ASSY (2 REQ <sup>1</sup> D)         610234       JUTON PLUG, INTO (4 REQ <sup>1</sup> D)         610225       SCREW, PPH, SEMS ASSY (2 REQ <sup>1</sup> D)         610226       SCREW, PPH, SEMS ASSY (2 REQ <sup>1</sup> D)         610227       JUTON (4 REQ <sup>1</sup> D)         611026       NUT, MEX, 112-28 (6 REQ <sup>1</sup> D) </th <th>3</th> <th>404332</th> <th>CHASSIS ASSY</th> <th>21793</th> <th>404332</th>	3	404332	CHASSIS ASSY	21793	404332
454344       PAMEL, SIDE COVER (2 REQ <sup>1</sup> D)         454352       PAMEL, TOP COVER         454352       PAMEL, TOP COVER         454353       HAMDLE ASSY (2 REQ <sup>1</sup> D)         454368       BUMPER, REAR FOOT (2 REQ <sup>1</sup> D)         454769       OVERLAY, FROMT PAMEL         454770       OVERLAY, REAR PANEL         454770       OVERLAY, REAR PANEL         610777       CABLE TIE         610777       CABLE TIE         610777       CABLE TIE         610231       JUTON PLUG, PLASTIC (4 REQ <sup>1</sup> D)         610231       JUTON PLUG, PLASTIC (4 REQ <sup>1</sup> D)         610232       SCREW, PPH, SEMS ASSY (2 REQ <sup>1</sup> D)         610233       SCREW, PPH, SEMS ASSY (2 REQ <sup>1</sup> D)         610234       JUTON PLUG, PLASTIC (4 REQ <sup>1</sup> D)         610235       SCREW, PPH, SEMS ASSY (2 REQ <sup>1</sup> D)         610235       SCREW, PPH, SEMS ASSY (2 REQ <sup>1</sup> D)         611026       NUT, MEX, 112-28 (6 REQ <sup>1</sup> D)         611027       MASHER, LOCK, IMT, 112 (6 REQ <sup>1</sup> D)         611027       SCREW, PPH, SEMS ASSY, 6-32 X .312 (7 REQ <sup>1</sup> D)         920889       NAMUAL, INSTRUCTION	4	454319	FOOT REAR (2 REQ'D)	51793	aua31y
454352       PANEL, TOP COVER         454393       HANDLE ASSY (2 REQ'D)         454393       BUWPER, REAR FOOT (2 REQ'D)         454769       OVERLAY, FROMT PANEL         454769       OVERLAY, FROMT PANEL         454770       OVERLAY, REAR PANEL         454770       OVERLAY, REAR PANEL         610777       CABLE, POWER AC LINE         610231       UUTON PLUG, PLASTIC (4 REQ'D)         610239       HANTON PLUG, PLASTIC (4 REQ'D)         610231       BUTTON PLUG, PLASTIC (4 REQ'D)         610231       BUTTON PLUG, PLASTIC (4 REQ'D)         610232       SCREW, PPH, SENS ASSY (2 REQ'D)         610233       SCREW, PPH, SENS ASSY (2 REQ'D)         611025       SCREW, PPH, SENS ASSY (2 REQ'D)         611025       SCREW, PPH, SENS ASSY (2 REQ'D)         611026       NUT, HEX, 112-28 (6 REQ'D)         611027       MASER, LOCK, INT, 112 (6 REQ'D)         611027       SCREW, PPH, SEMS ASSY, 6-32 X .312 (7 REQ'D)         920889       LABEL, IDENTIFICATION         920599       MANUAL, INSTRUCTION	6	454344	PANEL, SIDE COVER (2 REQ'0)	21793	154 ]44
454393       HANDLE ASSY (2 REQ <sup>*</sup> D)         454768       BUMPER, REAR FOOT (2 REQ <sup>*</sup> D)         454769       OVERLAY, FRONT PANEL         454770       OVERLAY, REAR PANEL         454770       OVERLAY, REAR PANEL         454770       OVERLAY, REAR PANEL         610777       CABLE TIE         610231       JUTTON PLUG, PLASTIC (4 REQ <sup>*</sup> D)         610232       SCREW, PPH, SENS ASSY (2 REQ <sup>*</sup> D)         610232       SCREW, PPH, SENS ASSY (2 REQ <sup>*</sup> D)         610225       SCREW, PPH, 6-32 X 1.00 (4 REQ <sup>*</sup> D)         610226       SCREW, PPH, 6-32 X 1.00 (4 REQ <sup>*</sup> D)         610225       SCREW, PPH, 6-32 X 1.00 (4 REQ <sup>*</sup> D)         610226       NUT, HEX, 112-28 (6 REQ <sup>*</sup> D)         610227       SCREW, PPH, 6-32 X 1.00 (4 REQ <sup>*</sup> D)         611026       NUT, HEX, 112-28 (5 REQ <sup>*</sup> D)         611027       MASHER, LOCK, IMT, 112 (6 REQ <sup>*</sup> D)         611027       SCREW, PPH, SEMS ASSY, 6-32 X .312 (7 REQ <sup>*</sup> D)         920389       MANUAL, INSTRUCTION	1	454352	PANEL, TOP COVER	21793	\$54356
454768       BUMPER, REAR FOOT (2 REQ <sup>-</sup> 0)         454769       OVERLAY, FROMT PANEL         454770       OVERLAY, REAR PANEL         454770       OVERLAY, REAR PANEL         610777       CABLE TIE         610777       CABLE FOWER AC LIME         610231       BUTTON PLUG, PLASTIC (4 REQ <sup>-</sup> 0)         6102329       LAALE, POWER AC LIME         610231       BUTTON PLUG, PLASTIC (4 REQ <sup>-</sup> 0)         610232       SCREW, PPH, SEMS ASSY (2 REQ <sup>-</sup> 0)         616252       SCREW, PPH, SEMS ASSY (2 REQ <sup>-</sup> 0)         610233       SCREW, PPH, 6-32 X .312 (4 REQ <sup>-</sup> 0)         610245       SCREW, PPH, 6-32 X .1.00 (4 REQ <sup>-</sup> 0)         611026       NUT, MEX, 112-28 (6 REQ <sup>-</sup> 0)         611027       MASHER, LOCK, INT. 112 (6 REQ <sup>-</sup> 0)         611027       SCREW, PPH, SEMS ASSY., 6-32 X .312 (7 REQ <sup>-</sup> 0)         920888       LABEL, IDENTIFICATION         920599       MANUAL, INSTRUCTIOM	6	454393	HANDLE ASSY (2 REQ'D)	21793	5654395
454769       OVERLAY, FROMT PAMEL         454770       OVERLAY, REAR PAMEL         454770       OVERLAY, REAR PAMEL         610777       CABLE TIE         610777       CABLE TIE         610777       CABLE, POWER AC LINE         610231       JUTTON PLUG, PLASTIC (4 REQ <sup>-</sup> D)         6102379       JUTTON PLUG, PLASTIC (4 REQ <sup>-</sup> D)         6102379       JUTTON PLUG, PLASTIC (4 REQ <sup>-</sup> D)         610273       SCREW, PPH, SEMS ASSY (2 REQ <sup>-</sup> D)         610273       SCREW, PPH, B-3Z x .312 (4 REQ <sup>-</sup> D)         610925       SCREW, PPH, 6-32 X .1.00 (4 REQ <sup>-</sup> D)         611026       NUT, HEX, 112-28 (6 REQ <sup>-</sup> D)         611027       WASHER, LOCK, INT. 112 (6 REQ <sup>-</sup> D)         611027       SCREW, PPH, SEMS ASSY., 6-32 X .312 (7 REQ <sup>-</sup> D)         611027       SCREW, PPH, SEMS ASSY., 6-32 X .312 (7 REQ <sup>-</sup> D)         920389       LABEL, IDENTIFICATION         920599       MANUAL, INSTRUCTION	11	454768		51793	454765
454770       OVERLAY, REAR PANEL         610777       CABLE TIE         600620       CABLE, POWER AC LINE         600621       CABLE, POWER AC LINE         610231       JUITON PLUG, PLASTIC (4 REQ <sup>*</sup> D)         610379       JUTON PLUG, PLASTIC (4 REQ <sup>*</sup> D)         610379       JUTON PLUG, PLASTIC (4 REQ <sup>*</sup> D)         610379       JUASHER, FLAT, #4, NVLON (4 REQ <sup>*</sup> D)         610522       SCREW, PPH, SEMS ASSY (2 REQ <sup>*</sup> D)         610525       SCREW, PPH, 6-32 X 1.00 (4 REQ <sup>*</sup> D)         610925       SCREW, PPH, 6-32 X 1.00 (4 REQ <sup>*</sup> D)         611026       NUT, HEX, 112-28 (6 REQ <sup>*</sup> D)         611027       MASHER, LOCK, IMT, 112 (6 REQ <sup>*</sup> D)         611027       SCREW, PPH, SEMS ASSY, 6-32 X .312 (7 REQ <sup>*</sup> D)         616255       SCREW, PPH, SEMS ASSY, 6-32 X .312 (7 REQ <sup>*</sup> D)         920383       LABEL, IDENTIFICATION         920599       MANUAL, INSTRUCTION	12	454769	OVERLAY, FROMT PANEL	21793	454769
610777       CABLE TIE         6006200       CABLE, POWER AC LINE         6006211       JUTTON PLUG, PLASTIC (4 REQ'D)         610231       JUTTON PLUG, PLASTIC (4 REQ'D)         610232       JUSTEN, PPH, SENS ASSY (2 REQ'D)         616252       SCREW, PPH, SENS ASSY (2 REQ'D)         615073       SCREW, PPH, 6-32 X .312 (4 REQ'D)         615073       SCREW, PPH, 6-32 X .1.00 (4 REQ'D)         611025       SCREW, PPH, 6-32 X .1.00 (4 REQ'D)         611026       NUT, HEX, 112-28 (6 REQ'D)         611027       WASHER, LOCK, INT. 112 (6 REQ'D)         611027       SCREW, PPH, SEMS ASSY., 6-32 X .312 (7 REQ'D)         920388       LABEL, IDENTIFICATION         920599       MANUAL, INSTRUCTION	13	454770	OVERLAY, REAR PANEL	21793	454770
600620         CAALE, POKER AC LINE           610231         AUTTON PLUG, PLASTIC (4 REQ'D)           610231         AUTTON PLUG, PLASTIC (4 REQ'D)           610232         WASHER, FLAT, #4, NYLON (4 REQ'D)           610233         SGREW, PPH, SEMS ASSY (2 REQ'D)           610233         SGREW, PPH, B-32 X .312 (4 REQ'D)           615073         SCREW, PPH, B-32 X .312 (4 REQ'D)           610925         SCREW, PPH, B-32 X .100 (4 REQ'D)           611026         NUT, HEX, 112-28 (5 REQ'D)           611027         WASHER, LOCK, INT, 112 (6 REQ'D)           611027         SCREW, PPH, SEMS ASSY., 6-32 X .312 (7 REQ'D)           920888         LABEL, IDENTIFICATION           920599         MANUAL, INSTRUCTION	14	610777	CABLE TIE	53421	1158
610231         JUITON PLUG, PLASTIC (4 REQ <sup>°</sup> D)           6102379         WASHER, FLAT, #4, NYLON (4 REQ <sup>°</sup> D)           610279         WASHER, FLAT, #4, NYLON (4 REQ <sup>°</sup> D)           610572         SCREW, PPH, SEMS ASSY (2 REQ <sup>°</sup> D)           615073         SCREW, PPH, 6-32 X 1.00 (4 REQ <sup>°</sup> D)           610925         SCREW, PPH, 6-32 X 1.00 (4 REQ <sup>°</sup> D)           611026         NUT, HEX, 112-28 (6 REQ <sup>°</sup> D)           611027         WASHER, LOCK, IMT, 112 (6 REQ <sup>°</sup> D)           611027         WASHER, LOCK, IMT, 112 (6 REQ <sup>°</sup> D)           611027         SCREW, PPH, SEMS ASSY, 6-32 X .312 (7 REQ <sup>°</sup> D)           920388         LABEL, IDENTIFICATION           920599         MANUAL, INSTRUCTIOM	15	600620	CABLE, POWER AC LINE	70903	XH5-7041
610379         WASHER, FLAT, #4, NYLON (4 REQ <sup>°</sup> D)           616252         SCREW, PPH, SEMS ASSY (2 REQ <sup>°</sup> D)           615073         SCREW, PPH, 6-32 X .312 (4 REQ <sup>°</sup> D)           615073         SCREW, PPH, 6-32 X .312 (4 REQ <sup>°</sup> D)           610925         SCREW, PPH, 6-32 X .1.00 (4 REQ <sup>°</sup> D)           611026         NUT, HEX, 112-28 (6 REQ <sup>°</sup> D)           611027         WASHER, LOCK, INT, 112 (6 REQ <sup>°</sup> D)           611027         SCREW, PPH, SEMS ASSY., 6-32 X .312 (7 REQ <sup>°</sup> D)           920388         LABEL, IDENTIFICATION           920599         MANUAL, INSTRUCTIOM	16	610231	BUTTON PLUG, PLASTIC (4 REQ'D)	28520	P - 500
616252         SCREW, PPH, SEMS ASSY (2 REQ <sup>-</sup> D)           615073         SCREW, PPH, B-32 X .312 (4 REQ <sup>-</sup> D)           615073         SCREW, PPH, 6-32 X .100 (4 REQ <sup>-</sup> D)           610925         SCREW, PPH, 6-32 X 1.00 (4 REQ <sup>-</sup> D)           611026         NUT, NEX, 112-28 (6 REQ <sup>-</sup> D)           611027         WASHER, LOCK, INT, 112 (6 REQ <sup>-</sup> D)           611027         WASHER, LOCK, INT, 112 (6 REQ <sup>-</sup> D)           611026         SCREW, PPH, SEMS ASSY., 6-32 X .312 (7 REQ <sup>-</sup> D)           920883         LABEL, IDENTIFICATION           980599         MANUAL, INSTRUCTION	17	610379	WASHER, FLAT, #4, NYLON (4 REQ'D)	95987	N44-2512
615073         SCREW, PPH, 8-32 X .312 (4 REQ <sup>D</sup> )           610925         SCREW, PPH, 6-32 X 1.00 (4 REQ <sup>D</sup> )           611026         NUT, HEX, 112-28 (6 REQ <sup>D</sup> )           611027         WASHER, LOCK, INT, 112 (6 REQ <sup>D</sup> )           611027         SCREW, PPH, SEMS ASSY, 6-32 X .312 (7 REQ <sup>D</sup> )           92088         LABEL, IDENTIFICATION           980599         MANUAL, INSTRUCTIOM	18	616252	SCREW, PPH, SEMS ASSY (2 REQ'D)	51793	610252
610925         SCREW, PPH, 6-32 X 1.00 (4 REQ <sup>°</sup> D)           611026         NUT, HEX, 112-28 (6 REQ <sup>°</sup> D)           611027         WASHER, LOCK, INT, 112 (6 REQ <sup>°</sup> D)           611027         SCREW, PPH, SEMS ASSY., 6-32 X .312 (7 REQ <sup>°</sup> D)           920888         LABEL, IDENTIFICATION           920599         MANUAL, INSTRUCTIOM	19	615073	8-32 X .312		
611026         NUT, MEX, 112-28 (6 REQ <sup>*</sup> D)           611027         WASHER, LOCK, IMT, 112 (6 REQ <sup>*</sup> D)           616255         SCREW, PPH, SEMS ASSY., 6-32 X .312 (7 REQ <sup>*</sup> D)           920888         LABEL, IDENTIFICATION           980599         MANUAL, INSTRUCTION	20	610925	x 1.00 (4	78189	
611027         WASHER, LOCK, INT, 112 (6 REQ <sup>1</sup> D)           616255         SCREW, PPH, SEMS ASSY., 6-32 X .312 (7 REQ <sup>1</sup> D)           920883         LABEL, IDENTIFICATION           920599         MANUAL, INSTRUCTIOM	12	611026	112-28 (6	67700	1-329631-2
616255         SCREW, PPH, SEMS ASSY., 6-32 X .312 (7 REQ'D)           920843         LABEL, IDENTIFICATION           980599         MANUAL, INSTRUCTION	22	611027		00779	1-329032-2
920888 LABEL, IDENTIFICATION 980599 MANUAL, INSTRUCTION	23	616255	6-32 X .312 (7	78189	
980599 MANUAL, INSTRUCTION	24	920888	LABEL, IDENTIFICATION	21743	920886
	25	980599	MANUAL, INSTRUCTION	51753	930559

Ş

 Name	Military Specification	Nytronics, Inc. Darlington, SC	Herman H. Smith, Inc. Brooklyn, NY	Seastrom Mfg. Co. Glendale, CA	Litton Precision Products Van Nuys, CA	Augut, Inc. Attleboro, Ma	Dale Electronics, Inc. Columbus, NÉ	Vitramon, Inc. Bridgeport, CT	Weckesser Co., Inc. Chicago, It	Sealectro Corp. Mamaroneck, NY	RPM Enterprises Santa Ana, CA	Res-Net Corp. Whippany, NJ	Universal Components Co. Marquardt Products Los Angeles, CA	
FSC	81349	83125	83330	86928	88245	91506	91637	95275	95987	16286	NOTE 1	NOTE 2	NUTE 3	

FSC	N ante
11707	Coto-Coil Co., Inc. Providence, Ri
71785	TRW Electronic Components Cinch Division Elk Grove, iL
72136	Electro motive Mfg. Co., Inc. Willimantic, CT
72982	Erie Fechnological Products, Inc. Erie, PA
73138	Beckman Instruments, Inc. Fullerton, CA
75915	Littelfuse, Inc. Des Plaines, iL
76493	J. W. Miller Co. Compton, CA
78189	lllinois Tool Works, Inc. Shakeproof Division Elgin, IL
19963	Zierick Mfg. Corp. New Rochelle, NY
80031	Mepco-Electra Morristown, NJ
80131	Electronics Industries Associates Washington, DC

Ì

J

J

**]**]

-

.

404336-COUNTER ASSY.	MODEL 1996	F. / - 3	₩6. P/N
404293	UCSUALTING COVER ASSY., BOTTOM	21793	404293
401730	PCB ASSY., 10 MHZ, OSCILLATOR	21793	401730
404332	CHASSIS ASSY	21793	404332
154319	FOOT REAR (2 REQ'D)	21793	404319
454344	PANEL SIDE COVER (2 REQ'D)	21793	454344
454352	PANEL, TOP COVER	21793	454352
454393	HANDLE ASSY (2 REQ'D)	21793	454393
454768	BUMPER, REAR FOOT (2 REQ'D)	21793	454768
454769	OVERLAY, FRONT PANEL	21793	454769
454770	OVERLAY, REAR PANEL	21793	454770
610777	CABLE TIE	53421	T18R
600620	CABLE, POWER AC LINE	10903	KH5-7041
610231	BUTTON PLUG, PLASTIC (4 REQ'D)	28520	P-500
610379	WASHER, FLAT, 14, NYLOH (4 REQ'D)	95987	NW4-2812
616252	SCREW, PPH, SEMS ASSY (2 REQ'D)	21743	616252
615073	SCREW, PPH, 8-32 X .312 (4 REQ'D)	1	
610925	SCREW, PPH, 6-32 X 1.00 (4 REQ'D)	78189	
611026	NUT, HEX, 112-28 (6 REQ'D)	00779	1-329631-2
611027	WASHER, LCOK, INT. 112 (6 REQ'D)	67700	1-329632-2
616255	SCREW, PPH, SEMS ASSY., 6-32 X .312 (7 REQ'D)	78189	
920888	LABEL, IDENTIFICATION	21793	920848
980599	MANUAL, INSTRUCTION	21793	980599
404389	PCB ASSY., CHANNEL C	21793	404389
404385	CABLE ASSY., 2 COND.	21793	404335

• .

.

CH. C (2 REQ <sup>•</sup> D)     F5C       CH. C (2 REQ <sup>•</sup> D)     21793       M., MTG (J103)     21793       AA, MYLON (2 REQ <sup>•</sup> D)     86928       MYLON (2 REQ <sup>•</sup> D)     86928       X6 (2 REQ <sup>•</sup> D)     86928	909330-11				
454868         BRACKET, SUPPORT, CH. C (2 REQ'D)         21793           601235         CONNECTOR, BNC, PNL, MTG (J103)         21793           601277         WASHER, SHOULDER, PA, MYLON (2 REQ'D)         86928           610128         WASHER, FLAT, FA, MYLON (2 REQ'D)         86928           610166         SCREW, METRIC, MJX6 (2 REQ'D)         86928	REF DESIG.	RACAL -DANA P/N	DESCRIPTION	FSC	М б., Р/Н
601235         CONNECTOR, BNC, PNL, MTG (JIO3)         21793           610127         WASHER, SHOULDER, 14, NYLON (2 REQ <sup>-</sup> D)         86928           610198         WASHER, FLAT, 74, NYLON (2 REQ <sup>-</sup> D)         86928           610196         SCREW, METRIC, M3X6 (2 REQ <sup>-</sup> D)         86928	28	454868	BRACKET, SUPPORT, CH. C (2 REQ'D)	21793	454868
610127         WASHER, SHOULDER, #4, NYLON (2 REQ <sup>*</sup> D)         86928           610198         WASHER, FLAT, #4, NYLON (2 REQ <sup>*</sup> D)         86928           611066         SCREW, METRIC, M3X6 (2 REQ <sup>*</sup> D)	8	601235	CONNECTOR, BNC, PNL, MTG (J103)	21793	601235
610198 WASHER, FLAT, #4, NYLON (2 REQ'D) 86928 611066 SCREW, METRIC, M3X6 (2 REQ'D)	32	610127	WASHER, SHOULDER, #4, NYLON (2 REQ'D)	86928	5607 - 1 <i>ŭ</i>
611066 SCREW, METRIC, M3X6 (2 REQ'D)	33	610198	WASHER, FLAT, #4, NYLON (2 REQ'D)	86928	5e10-10-31
-	35	611066	SCREW, WETRIC, M3X6 (2 REQ'D)		
36 617127 WASHER, LOCK, #4, LIGHT SERIES (2 REQ'D)	38	617127	WASHER, LOCK, #4, LIGHT SERIES (2 REQ'D)		

. . .

and the second second

.....

· · · · ·

. .

F14         0.0103           Y1         921013           1         921013           1         921013           1         411730           4         524513           5         524513           6         524555           8         610160           10         610160           12         610162           12         611052	RACAL - DANA P/N 611056 921013 921013 921013 524511 524555 610160 611052 611052	RechardsRechardsDescriptionP14611056Connector, Cable, 5 PinP13611056Connector, Cable, 5 PinY19210130SCILLATOR, 10 Mu21411730PCB, 10 Mu21411730PCB, 10 Mu24524211NIE, TEFLON, STRANDED, 24 GA, URG5524313WIRE, TEFLON, STRANDED, 24 GA, URG6524555WIRE, TEFLON, STRANDED, 24 GA, URG8610160STANDOFF, 4-40, THRU SWACE (2 REQ'D)10610777CABLE TIE12611052KEY, POLARIZING, PLUG	F5C 00779 21793 21793 21793 21793 83330 83330 83330 53421 000779	
13 611	611053	TERMINAL, CRIMP (4 REQ'D)	00779	\$30553-2

0	MFG. P/N	401725	401726	401727	CA-14-200-DL	404330	404331	454372	454390	454763	454764	454736	454818	454819	500231-011	404385	CA-D14P02 - 284-11-010		C40588-020-1	-			921006
2 - 4	FSC	21793	21793	21793	52072	21793	21793	21793	21793	51793	51793	21793	21793	21793	21793	21793	52072	78189	78553	78189	78189	78189	21793
F (gure	DESCRIPTION	PCB ASSY., WOTHERBOARD	PCB ASSY., SIGNAL COND.	PCB ASSY., DISPLAY KEYBOARD	FASTENER, LOCK, 14-PIN DIP (2 REQ'D)	ASSY., TRANSFORMER	ASSY., REAR PANEL	PUSH ROD	BLOCK MOUNTING (8 REQ'D)	PANEL, FRONT	PANEL, SIDE, RIGHT	PLATE, SUPPORT, BOTTOM	PANEL, SIDE, LEFT	SHIELD, SIG, COND., BIM	TUBING, TYGON, 1.0 LG	CABLE ASSY., 2 COND.	CABLE ASSY., 14, TWIST PR	SCREW, PPH, TAPTITE, 6-32 X .500 (6 REQ'D)	CLAMP, CLUTCH-TYPE	SCREW, PPH, SEMS ASSY., 4-40 X .312 (11 REQ'D)	SCREW, PPH, SEMS ASSY., 6-32 X .312 (9 REQ'D)	SCREW, PPH, SEMS ASSY., 8-32 X .312 (4 REQ'0)	BUTTON, PUSH, PWR, RED
- ASSY., CHASSIS	RACAL -DANA P/N	401725	401726	401727	192552	404330	404331	454372	454390	454763	454764	454763	454818	454819	500213-011	404385	601225	606019	611075	616252	616255	616259	921006
404332 - 1	REF Destg.	1	2	3	6	5	6	8	10	12	13	14	18	19	21	23	24	26	30	37	38	40	44

7-8	MFG. P/N	VJ1206Y103MXA	V.JI 206Y103MXA	AXME01Y 3021LV	VJ1206Y103MXA	VJ1206Y103MXA	V J1206 Y103MXA	VJ1206A3R3CXA	V J1 206 Y1 03 MXA	V J] 206 Y 103 MXA	V J1 206 Y103MXA	V J1 206A3R3CXA	A J1 206 Y 103 MXA	V J1 206 Y 103MXA	V J1 206A3R3CXA	V J1 206 Y 103MXA	ECEATHK2R2E	V J1 206 Y 103 MXA	V J1 206 Y 1 0 3 MX A	VJ1206A4R7CXA	V J1206 Y103MXA	V J1206A3R3CXA	AJ1206A391JXA	VJI 206YL03MXA
Figure 7	FSC P M	95275 V	95275 V	95275 V	92275	95275	95275	95275	95275 1	95275	54473	95275	95275	95275	95275	95275	95275	95275						
"C" ASSY. 1.3 GHZ	DESCRIPTION	CAP, CHIP, 10 NF, 50V, 20%	CAP, CHIP, 10 NF, 50V, 20X	CAP, CHIP, 10 NF, 50V, 20X	CAP, CHIP, 10 NF, 50V, 20%	CAP, CHIP, 10 NF, 50V, 20%	CAP, CHIP, 10 NF, 50V, 20%	CAP, CHIP, 3.3 PF, 50V, ±.25 PF	CAP. CHIP. 10 NF. 50V. 20%	CAP, CHIP, 10 NF, 50V, 20%	CAP, CHIP, 10 NF, 50V, 20%	CAP, CHIP, 3.3 PF, 50V, 1.25 PF	CAP, CHIP, 10 NF, 50V, 20%	CAP. CHIP. 10 NF. 50V. 20%	CAP, CHIP, 3.3 PF, 50V, 1.25 PF	CAP, CHIP, 10 NF, 50V, 20%	CAP,ALUM. ELEC., 47 UF, 25V WKG, -10 +50%	CAP, CHIP, 10 NF. 50V, 20%	CAP. CHIP. 10 NF. 50V. 20%	CAP. CHIP. 4.7 PF. 50V. 1.25 PF	CAP, CHIP, 10 NF, 50V, 20X	CAP, CHIP, 3.3 PF, 50V, ±.25 PF	CAP, CHIP, 12 PF, 50V, 5X	CAP, CHIP, 10 NF, 50V, 20%
404389, CHANNEL "C" ASS	RACAL-DAHA P/N	8-21-1801	8-21-1801	R-21-1801	R-21-1801	R-21-1801	R-21-1801	8-21-1781	R-21-1801	R-21-1801	R-21-1801	R-21-1781	R-21-1801	R-21-1801	R-21-1781	8-21-1801	R-21-0795	R-21-1801	R-21-1801	R-21-1783	R-21-1801	R-21-1781	R-21-1799	R-21-1801
404389.	REF. DESIG.	c	ະ	3	C4	ß	C6	0	g	ŝ	C10	C11	C12	C13	c14	C15	C16	C17	C18	C19	C21	C22	C23	C24

. «

ĸ

S.

											<ul> <li>************************************</li></ul>	a Sa time A documentari				90.000 //											
	Figure 7-8	MFG. P/H	BFR90	BFRyJ	8FR90	HXTR3101	MCR18-10K-5PCT	MCR18+10K-5PCT	2021CP x151J	2021CPX390J	MCR18-330-5PCI	MCR18-150-5PCT	MCR18-330-5PCT	MCR18-100-5PCT	MCK18-330-37-0	MCR18+10-5PCI	MCR18-33-5PC1	MCK18-JJU-5FCF		MLX18-390-5714	MCKI8+IU-5FLI	MCR18~33-5PCT	MCR18-330-5PC1	MCR18-140-52C1	MCR18-180-5PCT	HCR18-390-5PCT	HCR18 -10-5PCI
	F igur	FSC	34553	34553	34553	50434	65940	65940	56235	56235	200V 65940	65940	200V 65940	65940	6594U	65940	65940	65940	05940	05940	o594U	65940	65940	65940	65940	65940	65940
•	404389, CHANNEL "C" ASSY., 1.3 GHZ (COMT'D)	DESCRIPTION	TRANSISTOR	TRANSISTOR		TRANSISTOR		×	-	RES, CHIP, 39 OHM, 14	RES, CHIP, 330 OHM, 1/84, 5X, 200V	RES, CHIP, 150 0HM, 1/84, 5x, 200V 65940	5 <b>1</b> , 200V	RES, CHIP, 100 0HM, 1/8W, 5%		CHIP, 10 0HM, 1/84, 5%, 200V	RES, CHIP, 33 0HM, 1/8W, 5%, 200V		RES, CILP, 2/U UIM, 1/84, 51, 2007 05940	- í	RES, CHIP, 10 OHM, 1/84, 5%, 200V	RES, CHIP, 33 OHM, 1/84, 5%, 200V	RES, CHIP, 330 OHM, 1/84, 52, 200V 65940	RES. CHIP. 180 OHM. 1/84, 5%, 2004 65940	RES, CHIP, 180 0HM, 1/84, 5%, 200V 65940	RES, CHIP, 390 0HM, 1/6W, 5%, 200V 65940	RES. CHIP, 10 OHM, 1/84, 5%, 200V 65940
	CHANNEL "C" ASS	RACAL-DANA P/N	R-22-6123	R-22-6123	R-22-6123	R-22-6155	R-20-5768	R-20-5768	R-20-5841	R-20-5837	R-20-5787	R-20-5783	R-20-5787	R-20-5764	R-20-5787	R-20-5771	R-20-5776	R-20-5787	R-20-5786	R-20-5788	R-20-5771	R-20-5776	R-20-5787	R-20-5784	R-20-5784	R-20-5788	R-20-5771
	404389,	REF. DESIG.	6	8	ß	8	R3	R4	RS	R6	R7	R8	R9	R10	RI	R12	R13	R14	R15	R16	R18	RI9	R20	R21	R22	R23	R24
	<b>1</b> 20						Ŧ																				tata,
	re 7-8	HG. P/H	VJ1206A3R3CXA	V J1 206A3R3CXA	VJ1206A15UJXA	VJ1206A150JXA	8131LP-100-651-104M	5082-2835	5082-3379	5002-2835	5082-2835	5082-2835	5082-3379	210017	210017	BZX79C9V1	82X79C9V1	1N4149	И6ЕЕМЈ	MC10116P	594730	74L500		R-17-3240			
	Figure 7-8	FSC P/N	95275 VJ1206A3R3CXA	95275 VJ1206A3R3CXA	95275 VJ1206A150JXA	95275 VJ1206A150JXA	72982 8131LP-100-651-104	50434 5082-2835	50434 5082-3379	50434 5002-2835	50434 5082-2835	50434 5082-2835	50434 5082-3379	21793 210017	21793 210017	22119 BZX79C9V1	22119 BZX79C9V1	14433 IN4149	27014 LM339N	04713 MC10116P	52648 5P4730			21/93 8-17-3240			
	Figure 7							<u> </u>										-	-		-	01295					
	~	FSC	R-21-1781 CAP, CHIP, 3.3 PF, 50V, 1.25 PF 95275	95275	95275	95275	72982	50434	50434	50434	50434	50434	50434	21793	21793	22119	22119	14433 1	27014	04713	52648	IC TTI LOW POWER SHOTTY NAND 01295	GATES	ASSY 21/93			

. . . .

server in the second second

. میں میں م

f) T

ंष्

33 |

8

<u>(</u>8)

-81

39

-7

C F

•

404389, CHANNEL "C" ASSY., 1.3 GHZ (CONT'D)

ထု
5
igure
<u>د</u>

REF. DESIG.	RACAL-DANA P/N	CESCRIPTION	FSC	жб. Р/И
R25	R-20-5776	RES, CHIP, 33 OHM, 1/84, 5%, 200V	65940	MCR18-33-5PCT
R26	R-20-5787	RES, CHIP, 330 OHM, 1/84, 5X, 200V	65940	MCR18-330-5PCT
827	R-20-7049	POT, 20K	73138	72 XLR20K
828	R-20-5780	RES, CHIP, 390 OHM, 1/8W, 5X, 200V	06540	MCR18-390-5PCT
R29	R-20-5813	RES, CHIP, 100K, 1/8W, 5X, 200V	06540	MCR18-100K-5PCT
DC3	R-20-5771	RES, CHIP, 10 OHH, 1/84, 5%, 200V	06540	MCR18-10-5PCT
lEN	R-20-5774	RES, CHIP, 22 OHM, 1/84, 5%, 200V	06540	MCR18-22-5PCT
832	R-20-5785	RES, CHIP, 220 0HM, 1/84, 5%, 200V	06540	MCR18-220-5PCT
R33	R-20-5794	RES, CHIP, 1.5K, 1/8W, 5%, 200V	06540	MCR18-1.5K-5PCT
R34	R-20-5794	RES, CHIP, 1.5K, 1/8W, 5%, 200V	06540	MCR18-1.5K-5PCT
R35	R-20-5810	RES, CHIP, 56K, 1/8W, 5%, 200V	06540	MCR18-56K *5PCT
R36	R-20-5771	RES, CHIP. 10 0HM, 1/84, 5%, 200V	06540	MCR18-10-5PCT
R.37	R-20-5779	RES, CHIP, 56 OHM, 1/84, 5X, 200V	06540	MCR18-56-5PCT
838	R-20-5810	RES, CHIP, 56K, 1/84, 5%, 200V	06540	MCR18-56K+5PCT
R 39	R-20-5770	RES, CHIP, IM, 1/84, 5X, 200V	06540	MCR18-1M-5PCT
R41	R-20-5799	RES, CHIP, 4.7K, 1/84, 5%, 200V	06540	MCR18-4.7K-5PCT
R42	R-20-5799	RES. CHIP. 4.7K, 1/8W, 5%, 200V	06540	MCR18-4.7K+5PCT
R44	R-20-5792	RES, CHIP, 1X, 1/84; 5X, 200V	06540	MCR18-1K-5PC1
R45	R-20-5783	RES. CHIP, 150 OHM, 1/BW, 5%, 200V	06540	MCR18-150-5PCT
846	R-20-5775	RES, CHIP, 27 OHH, 1/84, 5%, 200V	06540	MCR18-27-5PCT
R47	R-20-5775	RES, CHIP, 27 OHM, 1/84, 5X, 200V	06540	MCR18-27-5PCI
R48	R-20-5775	RES, CHIP, 27 OHM, 1/84, 52, 200V	06540	MCR18-27-5PCT
R49	R-20-5775	RES, CHIP, 27 OHM, 1/8W, 5%, 200V	06540	MCR18-27-5PCT
RSO	8-20-5765	RES. CHIP. 470 OHM. 1/84. 5%. 200V 06540	06540	MCR18-470~5PCT

404389	CUMARCE			
REF. DESIG.	RACAL - DANA P/N	DESCRIPTION	FSC	HEG.
R52	8-20-5801	RES. CHIP', 6.8K, 1/84, 5%. 200V	06540	MCR18-6.8K-5PCT
RS3	R-20-5797	RES. CHIP. 3.3K, 1/84, 5%, 200V	06540	MCR18-3.3K+5PCT
R54	R-20-5792	RES, CHIP, 1K, 1/84, 5X, 200V	06540	MCR18 -1K -5P CT
R55	R-20-5792	RES, CHIP, 1K, 1/84, 5%, 200V	65940	MCR18-1K-5PCT
RS6	R-20-5790	RES, CHIP, 680 0HM, 1/84, 51, 200V	65940	MCR18-680-5/1C1
R57	R-20-5766	RES. CHIP, 2.7K, 1/84, 5X	65940	MCR18-2.7K-52CI
R58	R-20-5797	RES, CHIP, 3.3K, 1/84, 5%, 200V	65940	MCRI8-3.3K+5PCT
R59	R-20-5792	RES, CHIP, 1K, 1/84, 51, 200V	65940	MCR18-1K-5PCT
860	R-20-5792	RES, CHIP, IK, 1/84, 5%, 200V	65940	MCR18-1K-5PCT
R61	R-20-5792	RES, CHIP, 1K, 1/8W, 5X, 200V	65940	MCR18-1K-5PCT
R62	R-20-5792	RES, CHIP, 1K, 1/84, 5X, 200V	65940	MCR18-1X-5PCI
R66	R-20-5783	RES, CHIP, 150 OHM, 1/84, 5%	65940	MCR18-150-5PCT
R68	R-20-5770	RES. CHIP. IM. 1/8W. 5X	65940	MCR18-1M-5PC1
R69	R-20-5770	RES, CHIP, 1M, 1/84, 5%	65940	MCR18-1M-5PCT
R70	R-20-5771	RES. CHIP, 10 OHM, 1/84, 5%, 200V	65940	MCR18-10-5PCT
R71	R-20-5771	RES. CHIP, 10 OHM, 1/8W, 5%, 200V	65940	MCR18-10-59CT
SK7	R-23-5173	CONNECTOR, 30 WAY	21793	R-23-5173
3	601257	CABLE ASSEMBLY	19505	80-1151-1425
4	601256	CONNECTOR	19505	2009-7511-000
6	R-13-2103	SCREEN (2 REQ'D)	21793	R-13-2103
7	R-13-2104	COVER (2 REQ'D)	21793	R-13-2104
8	R-14-4000	SPACER (2 REQ'D)	21793	R-14-4000
10	R-18-1142	P.C. BOARD (UNLOADED)	21793	8-13-1142
156	617042	NUT, HEX, M3 (2 REQ'D)	10,386	01N934-ME
158	R-24-2801	WASHER, CRINKLE, M3 (2 REQ'D)	21793	8-24-2801
166	500022	WIRE, BARE COPPER/TIN, 22GA	21793	500022

8-8

•

2m

and the second s

Å

401725 - F	- PCB ASSY., MOTH	MOTHERBOARD (CONT'D)	2 7 T= 7 0	
REF DESIG.	RACAL-DANA P/N	DESCRIPTION	F 5C	M-G.
C20	100062	CAP, CERAM, .01 MFD, 100V, 101	72982	6121-1005500- 1036
C21	100062	CAP, CERAM, OI MED, 100V, 10%	72982	d121-100
C22	100062	CAP, CERAM, .01 MED, 1004, 10%	72982	
CZ3	100062	CAP, CERAM, .01 MED, 100V, 10X	72982	8121-190-2200 1036
C24	100062	CAP, CERAM, .01 MF0, 100V, 10%		11.1 - Isan waran 10.1K
C25	100062	CAP, CERAM, .01 MFD, 100V, 10%	72382	8121-100-x5-0- 103K
C26	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-¥5#0+ 103A
c27	100062	CAP, CERAM, .01 NFD, 100V, 10%	72982	8121-100-45kg- 103k
C28	100062	CAP, CERAM, .01 MF 0, 100V, 10%	12982	8121-100-4540- 103k
C29	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	\$121+100-4050-
C30	100062	CAP, CERAM, .01 NF 0, 100V, 10%	72982	8121-100-45-5- 1034
C31	100062	CAP, CERAM, .01 MFD, 100V, 10%	28624	3121+100+*542+ 1038
C32	100062	CAP, CERAM, .01 MFD, 100V, 10X	12982	s121-100-45-0- 103X
<b>C</b> 33	100062	CAP, CERAM, .01 MFD, 1004, 10%	12962	3121-100-#5-0- 1004
04	100062	CAP, CERAM, .01 MFD, 100V. 10%	72982	8121-100-%540- 1038
<u> </u>	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-1-25-527-5- 1036

CZ         110215         CMP, TANTA, 10 MPD, 15V, 20X         60031         410           C1         110151         CAP, TANTA, 10 MPD, 15V, 20X         65.397         133           C3         110151         CAP, CERAM, 01 MPD, 100V, 10X         72932         912           C5         110151         CAP, TANTA, 10 MPD, 15V, 20X         65.397         133           C6         110151         CAP, TANTA, 10 MPD, 15V, 20X         65.397         133           C7         110156         CAP, TANTA, 10 MPD, 15V, 20X         65.397         133           C7         110156         CAP, TANTA, 01 MPD, 100V, 10X         72982         81           C7         110156         CAP, CERAM, 01 MPD, 100V, 10X         72982         81           C9         100062         CAP, CERAM, 01 MPD, 100V, 10X         72982         81           C10         100062         CAP, CERAM, 01 MPD, 100V, 10X         72982         81           C11         100062         CAP, CERAM, 01 MPD, 35V, 20X         05397         73           C11         100062         CAP, CERAM, 01 MPD, 100V, 10X         72982         81           C11         100062         CAP, CERAM, 01 MPD, 100V, 10X         72982         81           C11         10006	REF DESIG.	RACAL-DAHA P/N	DESCRIPTION	FSC	м=б. Р/Н
II0151         CAP., TANTA, IO, M°D., 35V., 20X         05397         17982         17982         17983	C2	110215	CAP. TANYA, 1.5 MED. 25V, 10X	80031	41GS155A025K1A
100062         CAP, CERAN, .01 MED, 100V, 10X         72982           110151         CAP, TANTA, 10 MED, 35V, 20X         05397           110151         CAP, TANTA, 10 MED, 35V, 20X         05397           110151         CAP, TANTA, 10 MED, 35V, 20X         05397           110151         CAP, TANTA, 10 MED, 100V, 10X         72982           100062         CAP, CERAM, .01 MED, 100V, 10X         72982           110151         CAP, CERAM, .01 MED, 100V, 10X         72982           1100062         CAP, CERAM, .01 MED, 100V, 10X         72982           110156         CAP, TANTA, 6.8 MED, 35V, 20X         72982           110126         CAP, TANTA, 6.8 MED, 35V, 20X         72982           110126         CAP, TANTA, 6.8 MED, 35V, 20X         72982           110126         CAP, TANTA, 6.8 MED, 100V, 10X         72982           100062         CAP, CERAM, .01 MED, 100V, 10X         72982           100062         CAP, CERAM, .01 MED, 100V, 10X         72982           100062         CAP, CERAM, .01 MED, 100V, 10X         72982	5	151011	TANTA, 10 MF D, 35V.	05397	T 3546106M035AS
I10151         CAP. TANTA. 10 MF D. J5V. 20X         05397           110151         CAP. TANTA. 10 MF D. J5V. 20X         05397           1101126         CAP. TANTA. 10 MF D. J5V. 20X         05397           1101126         CAP. CERAM01 MF D. 100V. 10X         72982           100062         CAP. CERAM01 MF D. 100V. 10X         72982           100062         CAP. CERAM01 MF D. 100V. 10X         72982           100062         CAP. CERAM01 MF D. 100V. 10X         72982           1         100062         CAP. CERAM01 MF D. 100V. 10X         72982           1         100062         CAP. CERAM01 MF D. 100V. 10X         72982           1         100062         CAP. CERAM01 MF D. 100V. 10X         72982           2         110151         CAP. CERAM01 MF D. 100V. 10X         72982           3         100062         CAP. CERAM01 MF D. 100V. 10X         72982           6         100062         CAP. CERAM01 MF D. 100V. 10X         72982           7         100062         CAP. CERAM01 MF D. 100V. 10X         72982           7         100062         CAP. CERAM01 MF D. 100V. 10X         72982           7         100062         CAP. CERAM01 MF D. 100V. 10X         72982           7         <	5	100062	1	72982	8121-1004580- 103K
I10151         CAP. TANTA. 10 MFD. J5V. 20X         05.397           110126         CAP. TANTA. 10 MFD. J5V. 20X         05.397           100062         CAP. CERAM. 01 MFD. 100V. 10X         72982           1101151         CAP. CERAM. 01 MFD. 100V. 10X         72982           110062         CAP. CERAM. 01 MFD. 100V. 10X         72982           1101151         CAP. TANTA. 10 MFD. 100V. 10X         72982           1101156         CAP. CERAM. 01 MFD. 100V. 10X         72982           100062         CAP. CERAM. 01 MFD. 100V. 10X         72982 <tr< td=""><td>C5</td><td>110151</td><td></td><td>05397</td><td>T354G106M035A5</td></tr<>	C5	110151		05397	T354G106M035A5
II0126         CW. TANIA, 6.8 MFD. J5V. 20X         05.397           100062         CWP. CERAM01 MFD. 100V. 10X         72982           100062         CMP. CERAM01 MFD. 100V. 10X         72982           100062         CMP. CERAM01 MFD. 100V. 10X         72982           110062         CMP. CERAM01 MFD. 100V. 10X         72982           11         100062         CMP. CERAM01 MFD. 100V. 10X         72982           11         100062         CMP. CERAM01 MFD. 35V. 20X         05397           11         100062         CMP. CERAM01 MFD. 100V. 10X         72982           110151         CMP. CERAM01 MFD. 100V. 10X         72982           1100062         CMP. CERAM01 MFD. 100V. 10X         72982           100062         CM	C6	110151	10 MFD, 35V.	05397	T354G106M035AS
100062         CAP, CERAM, .01 HED, 100V, 10X         72982           100062         CAP, CERAM, .01 HED, 100V, 10X         72982           1         100062         CAP, CERAM, .01 HED, 100V, 10X         72982           1         100062         CAP, CERAM, .01 HED, 100V, 10X         72982           1         100062         CAP, CERAM, .01 HED, 100V, 10X         72982           2         110151         CAP, TANTA, 10 HED, 35V, 20X         05397           3         100062         CAP, TANTA, 10 HED, 35V, 20X         05397           4         110151         CAP, TANTA, 10 HED, 35V, 20X         05397           5         100062         CAP, CERAM, .01 MED, 100V, 10X         72982           6         100062         CAP, CERAM, .01 MFD, 100V, 10X         72982           7         100062         CAP, CERAM, .01 MFD, 100V, 10X         72982           7         100062         CAP, CERAM, .01 MFD, 100V, 10X         72982           7         100062         CAP, CERAM, .01 MFD, 100V, 10X         72982           7         100062         CAP, CERAM, .01 MFD, 100V, 10X         72982           7         100062         CAP, CERAM, .01 MFD, 100V, 10X         72982           7         100062         CAP, CERAM, .01 MFD, 100V, 10	c)	110126	TANIA, 6.8 MFD.	761.20	L155F685M015A2
100062         CAP, CERAM, .01 WED, 100V, 10X         72982           0         100062         CAP, CERAM, .01 MED, 100V, 10X         72982           1         100062         CAP, CERAM, .01 MED, 100V, 10X         72982           2         110151         CAP, CERAM, .01 MED, 35V, 20X         72982           3         100062         CAP, TANTA, 10 HED, 35V, 20X         05397           4         110151         CAP, TANTA, 10 HED, 35V, 20X         05397           5         100062         CAP, CERAM, .01 MED, 100V, 10X         72982           6         100062         CAP, CERAM, .01 MFD, 100V, 10X         72982           7         100062         CAP, CERAM, .01 MFD, 100V, 10X         72982           7         100062         CAP, CERAM, .01 MFD, 100V, 10X         72982           7         100062         CAP, CERAM, .01 MFD, 100V, 10X         72982           7         100062         CAP, CERAM, .01 MFD, 100V, 10X         72982           8         100062         CAP, CERAM, .01 MFD, 100V, 10X         72982           9         100062         CAP, CERAM, .01 MFD, 100V, 10X         72982	C8	100062	CERAM, .01 MFD,	72982	8121-10045R0- 103K
100062         CAP, CERAM, .01 MFD, 100V, 10X         72982           100062         CAP, CERAM, .01 MFD, 100V, 10X         72982           110151         CAP, CERAM, .01 MFD, 100V, 10X         72982           110151         CAP, CERAM, .01 MFD, 100V, 10X         72982           100062         CAP, CERAM, .01 MFD, 100V, 10X         72982           100052         CAP, CERAM, .01 MFD, 100V, 10X         72982           100062         CAP, CERAM, .01 MFD, 100V, 10X         72982	6	100062	CERAM, .01 MED, 100V,	72982	8121-100W5R0- 103K
100062         CAP, CERAM, OI MED, 100V, 10%         72982           110151         CAP, TANTA, 10 MED, 35V, 20%         05397           100062         CAP, CERAM, OI MED, 100V, 10%         72982	C10	100062	CERAH, .01 MED, 100V.	72982	8121-10045R0- 103K
I10151         CAP. TANTA. 10 HED. 35V. 20X         05397           100062         CAP. CERAM. 01 HED. 100V. 10X         72982           110126         CAP. TANTA, 6.8 HED. 35V. 20X         72982           110126         CAP. CERAM. 01 MED. 100V. 10X         72982           100062         CAP. CERAM. 01 MFD. 100V. 10X         72982	C11	100062	1	72982	8121-100H5R0- 103K
100062         CAP, CERAM, .01 MED, 100V, 10X         72982           110126         CAP, TANTA, 6.8 MED, 35V, 20X         05397           100062         CAP, CERAM, .01 MED, 100V, 10X         72982	C12	110151	CAP, TANTA, 10 MFD, 35V, 20%	05397	T354G106M035A5
110126         CAP., TANTA, 6.8         HED.         35V.         20X         05347         05347           100062         CAP., CERAM., 01         MED.         100V.         10X         72982           100062         CAP., CERAM., 01         MFD.         100V.         10X         72982	C13	100062	CERAM, .01	72982	8121-100W5RU- 013K
100062         CAP, CERAM, OI WED, 100V, 10X         72982	C14	110126	TANTA, 6.8 MED, 35V,	05347	T355F685M035A5
100062         CAP. CERAM01 MFD. 100V. 10X         72982	C15	100062	CAP, CERAM, .01 WFD, 100V, 10%	72982	8121-100-W5R0- 103K
100062         CAP, CERAH, .01 WED, 100V, 10X         72982           100062         CAP, CERAM, .01 MED, 100V, 10X         72982           100062         CAP, CERAM, .01 MED, 100V, 10X         72982	C16	100062	CERAM,	72982	8121-100-W5R0- 103K
100062         CAP, CERAM, .01 MFD, 100V, 10%         72982           100062         CAP, CERAM, .01 MFD, 100V, 10%         72982	c17	100062	CERAM, .01	72982	8121-100-M5RU- 103K
100062 CAP, CERAM, .01 MED. 100V, 10% 72382	C18	100062	CERAM, .01 MFD, 100V,	72982	8121-100-W5R0- 103K
-	C19	100062		72982	8121-100-W5RU- 103K

401725 - PCB ASSY., 1

E voireo 7.13

- main - mañ

))

401725 - PCB ASSY., HOTHERBOARD

Figure 7-12 K

-9

- 1

(CONT '0)
MOTHERBOARD
ASSY.
- PG
401725

¥ Figure 7-12

REF DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	HEG. P/N
C36	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-100-4580- 1038
<u>(C3)</u>	100062	CAP, CERAM, .01 HED, 100V, 10%	72982	8121-100-W5R0- 103K
C38	100062	CAP., CERAM01 MED, 100V., 10%	72982	8121-100-W5R0- 103K
603	100062	CAP', CERAM, .01 MFD', 100V', 10X	72982	8121-100-W5R0- 103K
C40	110151	CAP, TANTA, 10 MFD, 35V, 20%	05397	T354G106M035AS
C41	110151	CAP. TANTA. 10 HED. 35V. 20%	76530	T3546106M035AS
C42	100062	CAP, CERAM, .01 MED, 100V, 10X	72982	8121-100-W5K0- 103K
C43	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-100-₩5R0- 103K
C44	100062	CAP. CERAM01 MED, 100V, 10%	72982	8121-100-45R0- 103K
C45	110151	CAP, TANTA, 10 MFD, 35V, 20%	05397	T354G106M035AS
C46	100062	CAP, CERAM, .01 MED, 100V, 10%	72982	8121-100-45R0- 103K
C47	100062	CAP, CERAM, .01 MFD, 1004, 10%	72982	8121-100-9580- 1038
C48	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K
C49	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K
c50	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121~100-W5R0 103K
C51	100062	CAP, CERAM, .01 MFD, 100V, 10%	12982	8121-100-W5R0- 103K
C52	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K
63	110151	CAP, TANTA, 10 HED, 35V, 20%	165397	T3546106M035A5

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

х Figure 7-12

· · · · ·

Second and second

20

, th

REF RA DESIG. RA C54 10 C55 10 C55 10 C55 10	RACAL -DANA		F SC	₩6. P/N
	b/X	DESCRIPTION	Construction of the Address of the Party of	
	100062	CAP, CERAM, .01 MF 0, 1004, 10%	12482	8121 - [00 - ¥5/60 - 1038
-	100062	CAP, CERAM, .01 MFD, 100V, 10%	12982	8121-100-4590-1 1036
	110151	CAP, TANTA, 10 MFD, 35V. 20%	05397	[]54610bMJ564
C57 11	110151	CAP, TANTA, 10 MFD, 35V, 20%	05397	T354G1((6MD)544
C58 10	100062	CAP, CERAM, .01 MFD, 100V, 10X	12982	8121-100-4540- 1038
C59 10	100062	CAP, CERAM, .01 MFB, 100V, 10%	72982	8121-100-4520- 1038
C60 1C	100062	CAP, CERAM, .01 MF 0, 100V, 10X	72982	8121-100-×5str- 103X
C61 10	100062	CAP, CERAM, .01 WFD, 100V, 10%	72982	8121-100550- 103K
C62 11	110151	CAP, TANTA, 10 MFD, 35V, 20%	05397	T3546106M035~~
C63 10	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100%580- 103K
C64 1(	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100#5£0+ 103K
C65 1)	110126	CAP, TANTA, 6.8 MFD, 35V, 20%	05397	T355F6ASMD354L
C66 1(	100133	CAP, CERAM, .1 MFD, LOW PROFILE, 20%	72982	8131LP-100- 651-104M
C67 1	100133	CAP, CERAM, .1 MFD, LOW PROFILE, 20%	72982	8131LP-100- 651-104M
C68 1	110126	CAP, TANTA, 6.8 MFD, 35V, 20X	05397	T355F685M)35+-0-
C69 1	100062	CAP, CERAM, .01 MED, 100V, 10X	72982	103K 103K
C70	100062	CAP, CERAM, .01 MED, 100V, 10%	72982	8121-1004540- 1036
C71 1	100062	CAP, CERAM, .01 MFD, 100V, 10%	12982	3121-1004580- 1038

.

,

545 

. . . .

, ) to a summer of states are

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

 $\simeq$ Figure 7-12

....

REF DESIG.	RACAL -DANA P/N	CESCRIPTION	F S C	MFG. P/N
C89	110218	CAP, TANTA, 47 MEU, 204, 20%	56289	199047640000 EE2
C90	110218	CAP, TANTA, 47 MED, 20V, 20X	56289	199047540UL0 EE2
160	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-4540 103k
C92	110217	CAP. AE. 1000 MFD. 35V. RADIAL	80031	3475×0102×01511 MisS
663	110217	CAP, AE, 1000 MFD, 35V, RADIAL	80031	3475×6102340351
C94	110214	CAP, AE, 10000 MED, 16V	00853	360-103-/-16. Jua
560	110214	CAP, AE, 10000 MFD, 16V	00853	380-101-7-15- Jo4
C96	100062	CAP. CERAM, .01 MED. 100V. 10X	7299.2	A.1.1.5.5. •5
C97	100062	CAP, CERAM, .01 NFD, 100V, 10%	72985	
96)	100062	CAP, CERAM, .OI MED, 10UV, 10%	72982	R121-110 - 554
C99	110151	CAP, TANTA, 10 MED, 35V, 20%	05397	13546106/N35-
C100	100062	CAP, CERAM, .01 HED, 1004, 10X	72982	8121-100560- 1034
C101	100062	CAP, CERAM, .01 MED, 100V, 10%	72982	8121-100580 103k
C102	100062	CAP, CERAM, .01 M 0, 100V, 10X	12982	103k 103k
C103	100062	CAP, CERAM, .01 M'0, 100V, 10%	72962	8121-100-+580-
C104	110151	CAP. TANTA. 10 MFD. 35V. 20%	195307	13546106M035~~
C105	100062	CAP, CERAM, OI MED, TOUV, TOX	72982	3121-100-+540+

REF         PAGAL-DAWN         RESCRIPTION         FSC         PM.           C72         100062         CAP., CERAM, .01 M°D, 100V, 10X         72962         8121-10004500-           C73         100062         CAP., CERAM, .01 M°D, 100V, 10X         72982         8121-10004500-           C74         100062         CAP., CERAM, .01 M°D, 100V, 10X         72982         8121-10004500-           C74         100062         CAP., CERAM, .01 M°D, 100V, 10X         72982         8121-10004500-           C75         100062         CAP., CERAM, .01 M°D, 100V, 10X         72982         8121-10004500-           C75         100133         CAP., CERAM, .1 M°D, L0W PROFILE, 20X         72982         8121-10004500-           C77         100133         CAP., CERAM, .1 M°D, L0W PROFILE, 20X         72982         8131LP-100-           C73         100133         CAP., CERAM, .1 M°D, L0W PROFILE, 20X         72982         8131LP-100-           C73         100133         CAP., CERAM, .1 M°D, L0W PROFILE, 20X         72982         8131LP-100-           C73         100133         CAP., CERAM, .1 M°D, L0W PROFILE, 20X         72982         8131LP-100-           C73         100133         CAP., CERAM, .1 M°D, L0W PROFILE, 20X         72982         8131LP-100-           C73	- 07/104				ſ
100062         CAP. CERAM01 MFD. 100V. 10X         72982         1           100052         CAP. CERAM01 MFD. 100V. 10X         72982         1           100133         CAP. CERAM1 MFD. 100V. 10X         72982         1           100133         CAP. CERAM1 MFD. 10W PROFILE. 20X         72982         1           100133         CAP. CERAM1 MFD. 10W PROFILE. 20X         72982         1           100133         CAP. CERAM1 MFD. 10W PROFILE. 20X         72982         1           100133         CAP. CERAM1 MFD. 10W PROFILE. 20X         72982         1           100133         CAP. CERAM1 MFD. 10W PROFILE. 20X         72982         1           100133         CAP. CERAM1 MFD. 10W PROFILE. 20X         72982         1           100133         CAP. CERAM1 MFD. 10W V.10X         72982         1           100133         CAP. CERAM1 MFD. 10W V.10X         72982         1	REF DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	HFG. P/N
100062         CAP, CERAM, .01 MFD, 100V, 10X         72982         8           100062         CAP, CERAM, .01 MFD, 100V, 10X         72982         7           100062         CAP, CERAM, .01 MFD, 100V, 10X         72982         7           100062         CAP, CERAM, .01 MFD, 100V, 10X         72982         7           100062         CAP, CERAM, .01 MFD, 100V, 10X         72982         7           100133         CAP, CERAM, .1 MFD, LOW PROFILE, 20X         72982         7           100133         CAP, CERAM, .1 MFD, LOW PROFILE, 20X         72982         7           100133         CAP, CERAM, .1 MFD, LOW PROFILE, 20X         72982         7           100133         CAP, CERAM, .1 MFD, LOW PROFILE, 20X         72982         7           110126         CAP, TANTA, 6.8 MFD, 35V, 20K         05397         7           100133         CAP, CERAM, .01 MFD, LOW PROFILE, 20X         72982         7           100133         CAP, CERAM, .01 MFD, LOW PROFILE, 20X         72982         7           100133         CAP, CERAM, .01 MFD, LOW PROFILE, 20X         72982         7           100133         CAP, CERAM, .01 MFD, LOW PROFILE, 20X         72982         7           100133         CAP, CERAM, .01 MFD, LOW PROFILE, 20X         72982         7	C72	100062	Hr .	72982	8121-1004580- 103K
100062         CAP, CERAM, .01 MFD, 100V, 10X         72982         12           100062         CAP, CERAM, .01 MFD, 100V, 10X         72982         12           100062         CAP, CERAM, .01 MFD, 100V, 10X         72982         12           1000133         CAP, CERAM, .01 MFD, 100V, 10X         72982         12           1001133         CAP, CERAM, .1 MFD, L0W PROFILE, 20X         72982         12           1001133         CAP, CERAM, .1 MFD, L0W PROFILE, 20X         72982         12           1001133         CAP, CERAM, .1 MFD, L0W PROFILE, 20X         72982         12           1001133         CAP, CERAM, .1 MFD, L0W PROFILE, 20X         72982         12           1001133         CAP, CERAM, .1 MFD, L0W PROFILE, 20X         72982         12           100133         CAP, CERAM, .1 MFD, L0W PROFILE, 20X         72982         12           100133         CAP, CERAM, .1 MFD, L0W PROFILE, 20X         72982         12           100133         CAP, CERAM, .1 MFD, L0W PROFILE, 20X         72982         12           100052         CAP, CERAM, .1 MFD, L0W PROFILE, 20X         72982         12           100052         CAP, CERAM, .1 MFD, L0W PROFILE, 20X         72982         100053           100052         CAP, CERAM, .01 MFD, 100V, 10X         72982	C73	100062	CERAM, .01	72982	8121-100M5R0- 103K
100062         CAP, CERAM, .01 MFD, 100V, 10X         72902         7           100062         CAP, CERAM, .01 MFD, 100V, 10X         72982         7           100133         CAP, CERAM, .01 MFD, 100V, 10X         72982         7           100133         CAP, CERAM, .1 MFD, L0W PROFILE, 20X         72982         7           100133         CAP, CERAM, .1 MFD, L0W PROFILE, 20X         72982         7           100133         CAP, CERAM, .1 MFD, L0W PROFILE, 20X         72982         7           100133         CAP, CERAM, .1 MFD, L0W PROFILE, 20X         72982         7           100133         CAP, CERAM, .1 MFD, L0W PROFILE, 20X         72982         7           100133         CAP, CERAM, .1 MFD, L0W PROFILE, 20X         72982         7           100133         CAP, CERAM, .01 MFD, 100V, 10X         72982         7           100062         CAP, CERAM, .01 MFD, 100V, 10X         72982         7           100133         CAP, CERAM, .01 MFD, 100V, 10X         72982         7           100062         CAP, CERAM, .01 MFD, 100V, 10X         72982         7           100133         CAP, CERAM, .01 MFD, 100V, 10X         72982         7           100062         CAP, CERAM, .01 MFD, 100V, 10X         72982         7	C74	100062	, CERAM, .01	72982	8121-10045R0- 103K
100062         CAP, CERAM, .01 MFD, 100V, 10X         72982         1           100133         CAP, CERAM, .1 MFD, LOW PROFILE, 20X         72982         7           100133         CAP, CERAM, .1 MFD, LOW PROFILE, 20X         72982         7           100133         CAP, CERAM, .1 MFD, LOW PROFILE, 20X         72982         7           100133         CAP, CERAM, .1 MFD, LOW PROFILE, 20X         72982         7           100133         CAP, CERAM, .1 MFD, LUW PROFILE, 20X         72982         7           100133         CAP, CERAM, .01 MFD, LUW PROFILE, 20X         72982         7           100052         CAP, CERAM, .01 MFD, LOW PROFILE, 20X         72982         7           100052         CAP, CERAM, .01 MFD, LOW PROFILE, 20X         72982         7           100052         CAP, CERAM, .01 MFD, LOW PROFILE, 20X         72982         7           100052         CAP, CERAM, .01 MFD, LOW PROFILE, 20X         72982         7           100052         CAP, CERAM, .01 MFD, LOW PROFILE, 20X         72982         7           100052         CAP, CERAM, .01 MFD, LOW PROFILE, 20X         72982         7           100052         CAP, CERAM, .01 MFD, LOW PROFILE, 20X         72982         7           100052         CAP, CERAM, .01 MFD, LOW PROFILE, 20X	C75	100062	. CERAM, .01 MED, 100V.	72982	8121-100W5RU- 103K
100133         CAP. CERAM1 WED. LOW PROFILE. 20X         72982         1           100133         CAP. CERAM1 WED. LOW PROFILE. 20X         72982         1           100133         CAP. CERAM1 WED. LOW PROFILE. 20X         72982         1           100133         CAP. CERAM1 WED. LOW PROFILE. 20X         72982         1           100133         CAP. CERAM1 WED. LOW PROFILE. 20X         72982         1           100133         CAP. CERAM01 MED. 100V. 10X         72982         1           110126         CAP. TANTA. 6.8 MED. 35V. 20X         05397         7           110126         CAP. TANTA. 6.8 MED. 100V. 10X         72982         1           100133         CAP. CERAM01 MED. 100V. 10X         72982         1           100052         CAP. CERAM01 MED. 100V. 10X         729837         1 <t< td=""><td>C76</td><td>100062</td><td>CERAM, .01 HED, 100V,</td><td>72982</td><td>8121-1004540- 103K</td></t<>	C76	100062	CERAM, .01 HED, 100V,	72982	8121-1004540- 103K
100133         CAP. CERAM1 WED. LOW PROFILE, 20X         72982           110126         CAV. TANTA, 6.8 WED, 35V. 20X         05397           100133         CAP. CERAM1 WED. LUW PROFILE, 20X         72932           100133         CAP. CERAM01 MED. LUW PROFILE, 20X         72932           100133         CAP. CERAM01 MED. LOW PROFILE, 20X         72932           1001062         CAP. CERAM01 MED. LOW PROFILE, 20X         72942           110126         CAP. CERAM1 MED. LOW PROFILE, 20X         72942           100133         CAP. CERAM01 MED. LOW PROFILE, 20X         72942           100133         CAP. CERAM01 MED. LOW. LOX         72942           100133         CAP. CERAM01 MED. LOW. LOX         72942           100062         CAP. CERAM01 MED. LOW. LOX         72942           100062         CAP. CERAM01 MED. LOW. LOX         72942           100062         CAP. CERAM01 MED. LOW. LOX         72943           100062         CAP. CERAM01 MED. LOW	C77	100133	. CERAM I NED, LOW PROFILE.	72982	8131LP-100- 651-104M
110126         CAP., TANTA, 6.8 MED., JSV., 20K         05397           100133         CAP., CERAM, .1 MED., LUM PROFILE, 20X         72982           100133         CAP., CERAM, .01 MED., LUM PROFILE, 20X         72982           110126         CAP., CERAM, .01 MED., 100V, 10X         72982           110126         CAP., CERAM, .01 MED., 100V, 10X         72982           100133         CAP., CERAM, .1 MED., L0H PROFILE, 20X         72982           100133         CAP., CERAM, .01 MED., 100V, 10X         72982           100052         CAP., CERAM, .01 MED., 100V, 10X         72982           100062         CAP., CERAM, .01 MED., 100V, 10X         72982           100126         CAP., TANTA, 6.8 MED., 35V, 20X         05397           110126         CAP., TAN	C78	100133	CERAM, .1 MED, LOW PROFILE,	72982	8131LP-100- 651-104M
100133         CAP, CERAM, .1 WF0, LUW PROFILE, 20:         72982           100062         CAP, CERAM, .01 WF0, 100V, 10:         72982           110126         CAP, TANTA, 6.8 MF0, 35V, 20X         72982           100133         CAP, CERAM, .01 MF0, 100V, 10:         72982           100133         CAP, CERAM, .01 MF0, 100V, 10X         72982           100062         CAP, CERAM, .01 MF0, 10VV, 10X         72982           100062         CAP, CERAM, .01 MF0, 10VV, 10X         72982           100062         CAP, CERAM, .01 MF0, 10VV, 10X         72982           100126         CAP, TANTA, 6.8 MF0, 35V, 20X         05397           110126         CAP, TANTA, 6.8 MF0, 35V, 20X         05397	C79	110126	TANTA, 6.8 NED, 35V,	105397	LJ55F685M035A5
100062         CAP, CERAM, .01 WED, 100V, 10X         72982           110126         CAP, TANTA, 6.8 WED, 35V, 20X         05397           100133         CAP, CERAM, .1 WED, LOH PROFILE, 20X         72982           100162         CAP, CERAM, .01 MED, 100V, 10X         72982           100062         CAP, CERAM, .01 MED, 100V, 10X         72943           100062         CAP, CERAM, .01 MED, 100V, 10X         72943           100126         CAP, TANTA, 6.8 MED, 35V, 20X         05397           110126         CAP, TANTA, 6.8 MED, 35V, 20X         05397	C80	100133	CERAM I MED. LUW PROFILE.	72982	8131LP -100- 651-104M
110126         CAP. TANTA, 6.8 MED. 35V, 20X         05397           100133         CAP. CERAM1 MED. LOH PROFILE. 20X         72982           100062         CAP. CERAM01 MED. 100V. 10X         72943           100062         CAP. CERAM01 MED. 100V. 10X         72943           100062         CAP. CERAM01 MED. 100V. 10X         72943           100126         CAP. TANTA, 6.8 MED. 35V. 20X         05397           110126         CAP. TANTA, 6.8 MED. 35V. 20X         05397	C81	100062	CERAM, .01	72982	8121-100-W5R0- 103K
100133         CAP, CERAM, .1 WED, LOW PRUFILE, 20X         72982           100062         CAP, CERAM, .01 MED, 100V, 10X         72942           100126         CAP, CERAM, .01 MED, 10VV, 10X         72942           110126         CAP, TANTA, 6.8 MED, 35V, 20X         05397	C82	110126	TANTA, 6.8 MFD, 35V,	16630	T355F685M035A5
100062         CAP, CERAM, .01 MED, 100V, 10X         72982           100062         CAP, CERAM, .01 MED, 100V, 10X         72982           100062         CAP, CERAM, .01 MED, 100V, 10X         72982           100062         CAP, CERAM, .01 MED, 100V, 10X         72942           100126         CAP, TANTA, 6.8 MED, 35V, 20X         05397           110126         CAP, TANTA, 6.8 MED, 35V, 20X         05397	C83	100133	, CERAM, .1 MED, LOW PRUFILE,	12982	8131LP-100- 651-104M
100062         CAP, CERAM, .01 MFD, 100V, 10X         72982           100062         CAP, CERAM, .01 MFD, 100V, 10X         72942           100126         CAP, TANTA, 6.8 MFD, 35V, 20X         05397           110126         CAP, TANTA, 6.8 MFD, 35V, 20X         05397	C84	100062	, CERAM, .01 MED, 100V.	72982	8121-100-W5R0- 103K
100062         CAP, CERAM01 WED, 100V, 10X         72982           110126         CAP, TANTA, 6.8 WED, 35V, 20X         05397           110126         CAP, TANTA, 6.8 WED, 35V, 20X         05397	C85	100062	CERAM, .01 MF 0, 100V.	/2982	8121-100-W5R0- 103K
110126         CAP, TANTA, 6.8 MEO, 35V, 20%         05397           110126         CAP, TANTA, 6.8 MEO, 35V, 20%         05397	C85	100062	CERAM, .01 MF 0, 100V,	12942	8121-100-45R0- 103K
110126 CAP, TANTA, 6.8 MF0, 35V, 20%	C87	110126	TANTA, 6.8 MFD, 35V,	05397	1355F685M0J5A5
	C38	110126	6.8 MFO,	05397	1355F685M035A5

-

¥

Figure 7-12

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

¥

Figure 7-12

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

8121-100-W5R0-103K 8121-100-4580-103K 8121-100-W5R0-103K 8121-100-M5R0-103K 8121-100-W5R0-103K 8121-100-W5R0-103K 8121-100-45R0-103K 8121-100-45R0-103K 1354G106M035AS 8121-100-W5R0-103K 8121-100-4580-103K HEG. P/M 8121-100-W5R0-103K 8121-100-W5R0-103K 3476KL 332M016 F354GL06M035AS [354G106M035A5 8121-100-W5R0-103K T354G106M035A5 72982 72982 72982 72982 72982 72982 80031 72982 72982 72982 72982 05397 72982 05 397 05397 FSC 12902 72962 05397 101 10% 101 10% CAP. CERAM, .01 MFD, 100V, 10X CAP, CERAM, .01 MED, 100V, 10% CAP, CERAM, .01 MFD, 100V, 10% CAP, CERAM, .01 MED, 100V, 10X CAP, CERAM, .01 MED, 100V, 10% 100V, 10% ğ CAP, CERAH, .01 MED, 100V, 10X 20 CAP, TANTA, 10 MFD, 35V, 20% 20% 20% CAP, TANTA, 10 HED, 35Y, 20X 20X CAP, CERAM, .01 WED, 100V. CAP, CERAM, .01 MEB, 100V. CAP, CERAM, .01 MF0, 100V, CAP, CERAM, JOI MFD, 100V. CAP, CERAH, .OI HED, 100V, CAP, CERAM, .01 MFD, 100V. CAP. TANTA, 10 MED, 35V. CAP, TANTA, 10 MED, 35V. CAP, AE, 3300 MFD, 16V. CAP, CERAM, .01 MFD, DESCRIPTION RACAL -DWIA P/H 100062 110219 100062 100062 100062 100062 100062 100062 100062 100062 100062 100062 110151 100062 100062 110151 110151 110151 C123 REF DESIG. C119 C120 C110 C113 CI 14 C117 C118 C122 C111 C106 C107 C115 CI 16 C121 C100 C109 C112

103K 81.21-1001-47401-1038 8121-100-4580-1038 8121-1(8)-+'>60-103K 8121-100-65 min-8121-100-4580-1038 8121-100-1580-1008: 8121-100 କାର୍କର -103K att 1 - Dan waster 10 M. 8121-100-45%-103K 8121-100--\$540 1035 ALZE-LUTE-ADMI 103K 1354G106W0254 S121-100-¥530 103K ulti Pro ≢torn 1036 МСС. Р /М 12382 72982 72982 72982 72982 116.7 72982 05397 174077 72982 12982 72982 72982 72982 72982 12982 FSC į. CAP, CERAM, .01 MF0, 100V, 10% 10% CAP, CERAM, .01 Mr0, 100V, 10X CAP, CERAM, .01 MF 0, 100V, 10% 101 101 10% 101 101 102 CAP, CLIXAM, OL M D, 100V, 10X 202 CAP, CERAM, .01 MFD, 100V, 10% 101 101 CAP, TANTA, 10 MF0, 35V, 20% CAP, CERAM, .01 WFD, 100V, CAP, CERAM, .01 MFD, 100V, CAP, CERAM, .01 MFD, 100V. CAP, CERAM, .01 MF 0, 100V. 10. V. 01 MF 0, 100V CAP, CERAM, .01 HFD, 100V, .01 ME 0, 100V. .01 MED, 100V, 100V, .01 MCD, .01 MFD, CAP, CERAM, CAP. CERAM, CAP, CERAM, CAP, CERAM, CAP, CURAN, DESCRIPTION RACAL - DANA P/N 100062 100062 100062 100062 100062 100062 100062 100062 100062 100062 110151 100062 100062 100062 100062 100062 C133 C135 C136 CI 37 CI 38 6(13) C1 29 C131 C134 REF DESIG. C128 01130 C132 C126 C127 C125 0124

. ·

нс. р/и в121-100-ж5ко- 103К 8121-100-ж5но-	ker Desig.	P/N	ACCOLDITION	و کر	P/N
8121-100-₩5KU- 103K 8121-100-₩5KU-				1 1 1	2
8121-100-W5HU-	C157	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-+5×0+ 103K
	C158	110151	CAP. TANTA, 10 MED, 35V, 20X	05397	T354G106M035~5
VFOI	C159	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	4121-100-530-
GKU25000					1038
8121-100-₩5KU- 103K	C160	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-4540- 103X
00222	C161	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121 - 100 - • 560 1036
8121-100-W5KU- 103K	C162	100116	CAP, CERAM, 500 PFD, 100.4. 20%	56289	C02341025591 Y
8121-100-W5KU-	C163	100142	CAP, CERAM, 82 PFD, 100V, 5%	05397	C320C820U1GE
103K	C164	100071	CAP, CERAM, .001 MFD, 1000V, 20%	56284	C0234103c140.M
8121-100-₩5K0- 103K	C165	110151	CAP, TANTA, 10 MED, 35V, 20%	66 39 7	13546106M035-
8121-100-4540- 103k	C166	100062	CAP, CERAM, .01 M D, 100V, 10X	12462	81.1 - 1981 - 1982 1936
SCDM10+221J	C167	100062	CAP, CERAM, .01 MED, 100V, 102	72982	8121-100-+5%5+ 1036
SCDM10-221J	C168	110151	CAP. TANTA, 10 MFD, 35V, 20X	05397	13546106%)3.447
8121-100-W5RU- 103K	C169	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-4580- 1038
8121-100-W5R0-	C170	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-100-2590- 103X
8121-100-45ku-1 103K	c171	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-*580- 103K
8121-100-9580-	C172	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-¥580- 103K
10-12-110	C173	100116	CAP, CERAM, 500 PFD, 1000V, 20%	56289	C02341024501M
8121-100-W5H0- 103K	C174	100062	CAP, CERAM, .01 MFD, 100V, 10%	72932	8121-100-#5R0- 103K
	1121-100-4540- 1123-100-4540- 1123-100-4540- 1103K -221J 8121-100-4540- 8121-100-4540- 103K -100-4540- 103K -110 103K -110 10-15-110 10-15-110		C165         1           C165         1           C167         1           C169         1           C169         1           C170         1           C171         1           C173         1           C173         1           C174         1	CI65         110151         CAP.         TANTA.           CI66         100062         CAP.         CERAH.           CI67         100062         CAP.         CERAH.           CI68         110151         CAP.         CERAH.           CI69         100162         CAP.         CERAH.           C169         100062         CAP.         CERAH.           C170         100062         CAP.         CERAH.           C171         100062         CAP.         CERAH.           C172         100062         CAP.         CERAH.           C173         100116         CAP.         CERAM.           C173         100116         CAP.         CERAM.	CI65         110151         CAP, TANTA, 10 MED, 35V, 20X         O           C166         100062         CAP, CERAM, 01 MED, 100V, 10X         0           C167         100062         CAP, CERAM, 01 MED, 100V, 10X         0           C168         110151         CAP, LERAM, 01 MED, 100V, 10X         0           C169         100162         CAP, LERAM, 01 MED, 100V, 10X         0           C169         100062         CAP, CERAM, 01 MED, 100V, 10X         0           C170         100062         CAP, CERAM, 01 MED, 100V, 10X         0           C171         100062         CAP, CERAM, 01 MED, 100V, 10X         0           C171         100062         CAP, CERAM, 01 MED, 100V, 10X         0           C171         100062         CAP, CERAM, 01 MED, 100V, 10X         0           C172         100062         CAP, CERAM, 01 MED, 100V, 10X         0           C173         100062         CAP, CERAM, 01 MED, 100V, 10X         0           C173         100116         CAP, CERAM, 01 MED, 100V, 10X         0           C173         100116         CAP, CERAM, 01 MED, 100V, 10X         0

100062

C143

130171

C142

100065 100062

C144

C145

100062

C141

100062

C146

100062

C148

100062

C147

100062

100062

C153

100062

- C152

100106

C155 C156

100062

C154 100062

130094 130094

C149 C150 C151

figure 7-12

----

¥

\*

X

Eiguré 7-12

401725 - PCB ASSY., MUTHERBOARD (CONF'D)

; ; ;

Second Second

3

401725 - PCB ASSY., MUTHERBOARD (COMFUD)

RACAL-DANA

REF DES I G.

100062

C140

8-1:

(0,1NO)
HOTHERD OARD
ASSY.,
. PCB
401725

Figure 7-12 K

REF DES16.	RACAL -DANA P/N	DESCRIPTION	FSC	M-6. ) P/N
- 175	100062	CAP. CERAM01 MFD, 100V. 10%	72982	8121-100-W5R0- 103K
c176	1 100124	CAP, CERAM, 330 PFD, 1KV, 20%	56289	CU238102E331M
c177	100062	CAP, CERAM, .01 MED, 100V, 10X	12982	8121-100-พ5KU- 103K
C178	100062	CAP, CERAM, .01 MFD, 1004, 10%	72982	8121-100-W5RU- 103K
C179	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-100-₩5R0- 103K
C180	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100- <del>и</del> 5к0- 103к
CIBI	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	6121-100-พรเบ- 103K
CR1	230551	IC, VOLTAGE REFERENCE	24355	нр589 лн
CK2	211083	01004. \$11.100	01.149	INVIÓN
CR.3	220095	DIODE, ZENER, DUAL, 18V	SEE NOTE 1 IABLE 7.1	DM5U3CC1005P
CR4	220100	DIODE ARRAY, 11 ZENERS, SIP, 6.2V	SEE NOIE 1 TABLE 7.1	UM512CC1005P
CR5	210004	01006. 511100	81349	1N4004
CR6	210004	01006, 511,100	81349	1N4004
CR 7	211083	01006. \$11.100	81349	1N916U
CR3	230594	IC, FULL WAVE RECT. BRIDGE	27777	VH148
CR9	210004	D10DE, S1LTCO	i d1349	144004
CR10	210004	0100E, 511.100	81349	1N4004
CRII	210004	D10DE , S1L1C0	81349	1N4004
CR12	211083	01006, 511,100	81349	INUIDE
CR13	211083	01006, 511,100	81349	1N916N

(CONT D)
MOTHERBOARD
ASSY.,
- PCB
401725

Figure 7-12

2000 - 100 -

file and a second second

gir e son a service Anne ann graethachte Anne ann graethachte

and the second s

×

REF DESTG.	RACAL -DANA P/N	DESCRIPTION	FSC	M.G. F					
CR14	211083	010DE, SICICO	81349	1%9168					
CR15	211083	010DE, SILICO	81349	1 N9165					
CR16	211083	DIODE, SILICO	81344	Nyléd					
CR17	211083	DIODE, SILICO	81349	1:49104					
CR13	211083	0100E, SILICO	81349	1 Ng lós					
CR19	211083	D100E, S1L1CO	81349	lNgles					
CR20	210004	0100E, S1L1C0	61(18	144,004					
CR21	210102	DIODE, VARACTOR, SILICO	04713	MV1632					
CR22	220099	DIODE, ZENER, 4.7V	04713	1454926					
CR23	211083	010DE, S1L1CO	61349	149168					
CR24	220012	DIODE, SILICO, ZENER	31349	14538					
CR 25	220012	DIODE, SILICO, ZENER	81349	189536					
CR26	220101	0100E, ZENER, 3.3V, 5X	04713	145.275.64					
F1	920930	FUSE, NORMAL BLO, 6A, 250V	21657	312006					
F2	920930	FUSE, NORMAL BLO, 6A, 250V	75915	312006					
Iſ	601192	CONNECTOR, PCB, 34P	52072	CA-031-238-45					
J2	600798	CONNECTOR, PLUG, 3P	27264	09-18-5031					
J4	601221	CONNECTOR, EDGE, RECEPT., 20P	71735	50+2058-4					
6r	601214	CONNECTOR, EDGE, RECEPT., 72P	57850	RUR36-6142-15					
010	601221	CONNECTOR, EDGE, RECEPT., 20P	71785	50-2054-4					
111	601217	CONNECTOR, PUR, PLUG, 15P	00779	¥-350267-1					
J12	601217	CONNECTOR, P4R, PLUG, 15P	00779	9-350Je7-1					
J13	601218	CONNECTOR, PWR, PLUG, 6P	00779	9 -350258 - 5					
			<b></b>				<b>,</b>		
---------------	-------------------	--	-------------	---------------	---	--	-----------------------------------	---------------	---------------
25 - 1	PCB ASSY., HOT	401725 - PCB ASSY., MOTHERBOARD (CONT'D)	Figure 7-12	~	401725 -	PCB ASSY., HOI	- PCB ASSY., MOTHERBOARD (CONF'D)	figure 7-12 k	N.
REF DESTG.	RACAL-DAVA P/N	DESCRIPTION	FSC	M-G. P/H	REF DESTG.	RACAL-DANA P/N	DESCRIPTION	FSC	H(G,
	601208-012	CONNECTOR, PCB, PLUG, 5P	21793	601208-012	장	200063	TRANS, PNP	80131	{ ∠M425U
	601208-013	CONNECTOR, PCB, PLUG, 30P	21793	601208-013	65	200068	TRANS, PNP	16108	244254
	600947	SOCKET, IC, 20P	52072	CA-205-150-4C	8	200298	TRANS, NPM	04713	740974
	920734	SOCKET, IC, 14P	00779	583527 - 1	47	200252	TRANS, J-FET	27014	3173
	601208-010	CONNECTOR, PCB, PLUG, 2P	21793	601208-010	쭝	200296	TRANS, P-CHAN, J-FET	17856	77 In
	601208-010	CONNECTOR, PCB, PLUG, 2P	21793	601208-010	60	200298	TRANS, NPN	04713	283904
	601208-011	CONNECTOR, PCB, PLUG, 4P	21793	601208-011	010	200278	TRANS, PWR, SCR	04713	216504
	600947	SOCKET, IC, 20P	52072	CA-205-15U-8C	110	200278	TRANS, PWR, SCR	04713	1 2N6504
1203	601231	CONNECTOR, BNC, PC MOUNT	00779	227161-2	Q12	200258	TRANS	07263	1 2114,243
J204	601231	CONNECTOR, BNC, PC MOUNT	00779	227161-2	619	200258	TRANS	07263.	211230
J205	601253	CONHECTOR, GPIB, 24P	00779	553811-3	Q14	200298	TRANS, NPN	04713	243904
J206	601231	CONNECTOR, BNC, PC MOUNT	67700	227161-2	Q15	200298	TRANS, NPH	04713	2N3404
J207	601231	CONNECTOR, BNC, PC MOUNT	67700	227161-2	Q16	200068	TRANS, PNP	80131	264250
J208	601231	CONNECTOR, BNC, PC MOUNT	6//00	227161-2	RI	401000	RES, CARBON, 100K, 5%, 1/4W	81349	RC07Gr 104J
J209	601231	CONNECTOR, BNC, PC MOUNT	6/100	227161-2	R2	000103	RES, CARBON, 10K, 5%, 1/4W	81249	R0076F103U
	310051	CHOKE, AF, 1.00 VH, 10%	76493	9230-20	R3	000112	RES. CARBON, 1.1K, 5%, 1/4W	81349	R00769-11.2.4
	310051	CHOKE, RF, 1.00 VH, 10%	76493	9230-20	R4	000104	RES, CARBON, 100K, 5%, 1/4W	81339	RE0261040
	310051	CHOKE, RF, 1.00 VH, 10%	76493	9230-20	R5	000105	RES, CARBON, 1M, 5%, 1/4W	81349	. RCU/GF105-J
					R6	000474	RES, CARBON, 470K, 5%, 1/4W	61349	8007614745
	200295	TRANS, N-CHAN, MOS FET	1/856	ANTOKM	87	000225	RES, CARBON, 2.2M, 5%, 1/4W	81349	RU070F225.
	200299	TRANS, PNP	04/13	ZN3906	R8	012004	RES, METAL, 4.12K, 1%, 1/8W	81349	17712 × 6888
	200298	TRANS, NPN	04713	606EN2	R9	000472	RES, CARBON, 4.7K, 5%, 1/4W	61349	RODE ALL ST.
					R10	101000	RES, CARBON, 100 0HM, 5X, 1/4W	81349	TRUNK DE
					and	and the second s			

.

ŝ.

]

J

-15

8-16

(CONT'D)	
MOTHERBOARD	
ASSY.,	
- PG	
401725	

z Figure 7-12

~

REF DESIG.	P/N P/N	DESCRIPTION	FSC	MEG. P/N
R12	000512	RES, CARBON, 5.1K, 5%, 1/44	81349	RC07GF512J
813	101000	RES, CARBON, 100 OIM, 5X, 1/4W	01349	R0/011011
R14	010392	RES, METAL, 20K, .1X, 1/84	81349	RN55C2002B
R15	000512	RES, CARBON, 5.1K, 5%, 1/4W	81349	RC07GF512J
R16	010086	RES, METAL, 9.53K, 1/X, 1/4W	81349	RN6009531F
R17	010385	RES, METAL, 19.1K, 1%, 1/4W	81349	RM6001912F
R18	000221	RES, CARBON, 220 OHM, 5%, 1/4W	81349	RC076F221J
R19	010086	RES, HETAL, 9.53K, 1%, 1/4W	81349	RN6009531+
R20	010385	RES, METAL, 19.1K, 1X, 1/4W	81349	RN60D1912F
821	000222	RES, CARBON, 2.2K, 5%, 1/4W	81349	RC076F222J
R22	000622	RES, CARBON, 6.2K, 5%, 1/4W	81349	RC076F622J
R23	166000	RES, CARBON, 330 OHM, 5%, 1/44	81349	RC07GF331J
R24	000472	RES. CARBON. 4.7K, 5%, 1/44	81349	RC07GF472J
R25	101000	RES, CARBON, 100 OHM, 5%, 1/4W	81349	RC07GF 101J
R26	000470	RES, CARBON, 47 OHM, 5%, 1/4W	81349	RC076F470J
R27	166000	RES, CARBON, 330 DHM, 5%, 1/94	81349	RC07GF 331J
R28	000102	RES, CARBON, 1K, 5%, 1/4W	81349	RC07GF102J
R29	000103	RES, CARBON, 10K, 5%, 1/4W	81349	RCD7GF103J
R30	000432	RES, CARBON, 4.3K, 5%, 1/4W	81349	RC076F432J
R31	000103	RES, CARBON, 10X, 5%, 1/4W	81349	RC076F103J
R32	000472	RES, CARBON, 4.7K, 5%, 1/4W	81349	RC076F472J
R13	000472	RES, CARBON, 4.7K, 5%, 1/4H	81349	RC07GF472J
R34	000472	RES. CARBON. 4.7K. 5%, 1/4W	81349	RC076F472J
R35	000104	RES, CARBON, 100K, 5%, 1/4W	81349	RC07GF104J

Construction of the second sec

2000 A

5

Theorem is a second sec

1. State of the state of the

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

X
7-12
Figure

REF DESIG.	RACAL - DANA P/N	DESCRIPTION	FSC	жЕб. Р/ж
R36	000472	RES, CARBON, 4.7K, 5%, 1/4W	31349	RC070F4723
837	000102	RES, CARDON, 1K, 5X, 1/4W	81 IA4	R10/14/10/14
R38	000333	RES, CARBON, 33K, 5%, 1/4W	81349	AC070F1333
R39	000470	RES, CARBON, 47 OHH, 5%, 1/4W	81349	, RC0767470.
R40	101000	RES, CARBON, 100 0HM, 5%, 1/4W	61:519	RC07Gr JUL
841	010123	RES, METAL, 23.7K, 1%, 1/8W	81349	EN45502372F
R42	010125	RES, METAL, 16.2K, 1%, 1/44	81349	RiteOU16221
R43	000470	RES. CARBON, 47 OHM, 5%, 1/4W	81344	800736470.0
R44	001881	RES, CARBON, 10 OHM, 5%, 14	81349	. 8023513001
R45	001881	RES, CARBON, 10 UNM, 5%, 1W	61343	. 80326F140 .
R46	000681	RES. CARBON, 680 OHM, 5%, 1/4W	81349	: RUTOF NGL
847	000432	RES, CARBON, 4.3K, 5%, 1/4W	81349	<sup>1</sup> RC07 GF 435 U
R48	010631	RES, HETAL, 10.2K, 1%, 1/8W	61349	RNSSCIGET
R49	000681	RES, CARBON, 680 OHM, 5%, 1/44	81349	: #CU/GF531.1
R50	000432	RES. CARBON, 4.3K, 5%, 1/4W	61149	8.007.94.4.52
R51	010631	RES, METAL, 10.2K, 1X, 1/84	31349	8855010
R54	000681	RES, CARBON, 680 0HM, 5%, 1/4W	81349	R00704 6310
R55	000681	RES, CARBON, 680 0HM, 5%, 1/4W	81349	RUCINESLU
R56	000510	RES, CARBON, 51 OHM, 5%, 1/4W	81344	RUDIA 51:0
R57	101000	RES, CARBON, 100 0HM, 5%, 1/4W	81349	RC0787131.3
R58	000472	RES, CARBON, 4.7K, 5%, 1/4W	81349	3(1:4)32
000	000001	1 055 CADDAN 230 DUM 54 1 /ALI	1 21744	/ c30102c

•

------

]

)

-----

1

1

5

.7

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

Figure 7-12

X

REF	RACAL - DANA			₩.G.
DESIG.	P/N	DESCRIPTION	FSC	Р/Ч
R84	000560	RES. CARBON. 56 OHM. 5%, 1/44	81349	A007075655
R85	000471	RES, CARBON, 470 OHM, 5%, 1/44	81349	P(0)(67:17)
R86	000624	RES, CARBON, 620K, 5%, 1/4W	81349	P.(D./ of 4, 4 1
R87	101000	RES, CARBON, 100 0HM, 5%, 1/4W	81 14 4	RCU/GE101.2
R88	000301	RES, CARBON, 300 0HM, 5%, 1/4W	81349	R(0/Gr ])(.)
R89	101000	RES, CARBON, 100 OHM, 5%, 1/4W	81349	8007671010
R90	000153	RES, CARBON, 15K, 5%, 1/4W	81349	RC07GF153J
168	000560	RES, CARBON, 56 0HM, 5%, 1/44	81349	R0070/56000
R92	000182	RES, CARBON, 1.8K, 5%, 1/4W	81349	RC070F1523
R93	000221	RES. CARBON, 220 OHM, 5%, 1/44	81349	RC076F221v
R94	000182	RES, CARBON, 1.8K, 5%, 1/4W	81349	RC076F1323
R95	000432	RES, CARBON, 4.3K, 5%, 1/4W	81349	: RC0767323
R96	000511	RES. CARBON, 510 OHM, 5%. 1/44	81349	i RCU7GF511J
R97	000103	RES, CARBON, 10K, 5%, 1/4W	81349	1 8C070F103J
898	000471	RES, CARBON, 470 OHM, 5%, 1/4W	81349	RC076+4713
R99	000202	RES, CARBON, 2K, 5X, 1/4W	81349	RC076F2023
R100	000302	RES, CARBON, 3K, 5%, 1/4W	81349	RC07GF 3U2J
RIOI	000912	RES, CARBON, 9.1K, 5%, 1/4W	81349	RC07GF9120
R102	000104	RES, CARBON, 100K, 5%, 1/4W	81349	80076F104U
R103	000103	RES, CARBON, 10K, 5%, 1/4W	81349	i x007031030
51	600975	SWITCH, PUSHBUITON	71590	: 5000-0312.5
11	300104	TRAMSFORMER, PULSE	55167	0 15 2 2 2
11	230547	IC, QUAD COMPARATOR	V1077	teri (k. 1

Figure 7-12 K	FSC P/N	81349 RC07GF221J	81349 RC076F103J	81349 RC07GF102J	81349 KC076F822J	81349 RC20GF511J.	81349 RC076F103J	81349 RC07GF472J	81349 RCU7GF102J	. 81349 RC07GF101J	81349 RC07GF510J	81349 RC076F510J	81349 RC076F132J	81349 RC07GF132J	81349 RC076F47LJ	81349 RC07GF103J	81349 RC07GF474J	81349 RC07GF104J	81349 RC07GF123J	B1349 RC07GF221J	B1349 RC07GF22LJ	81349 RC07GF 331 J	81349 RC07GF561J	81340 81-86512.1
401725 - PCB ASSY., MOTHERBOARD (CONT'D)	DESCRIPTION	RES, CARBON, 220 OHM, 5%, 1/4W	RES, CARBON, 10K, 5%, 1/4W	RES, CARBON, IK, 52, 1/4W	RES, CARBON, B.2K, 5%, 1/4W	RES, CARBON, 510 OHM, 5%, 1/2W	RES, CARBON, 10K, 5%, 1/4W	RES, CARBON, 4.7K, 5%, 1/4W	RES, CARBON, 1K, 5%, 1/4W	RES, CARBON, 100 OHM, 5%, 1/4W	RES, CARBON, 51 OHM, 5%, 1/4W	RES, CARBON, 51 OHM, 5%, 1/4W	RES, CARBON, 1.3K, 5%, 1/4W	RES, CARBON, 1.3K, 5%, 1/4W	RES, CARBON, 470 OHM, 5%, 1/4W	RES, CARBON, 10K, 5%, 1/4W	RES, CARBON, 470K, 5%, 1/4W	RES, CARBON, 100K, 5%, 1/4W	RES, CARBON, 12K, 5X, 1/4W	RES, CARBON, 220 OHM, 5%, 1/4W	RES, CARBON, 220 OHM, 5%, 1/4W	RES, CARBON, 330 OHM, 5%, 1/4W	RES, CARBON, 560 OHM, 5%, 1/4W	DEC CADRON 5 1X SE 1 /AU
PCB ASSY., MOT	RACAL-DANA P/N	000221	601000	000102	000822	001706	000103	000472	000102	101000	000510	015000	000132	000132	000471	000103	000474	000104	000123	000221	000221	000331	000561	000512
401725 +	REF DESIG.	R60	R61	R62	R63	R64	R65	R66	R67	R68	R69	R70	R71	R72	R74	R75	R76	R77	R78	R79	R80	R81	R82	221

8	***	I	8	

(CONT D)
MOTHERB DARD
ASSY.,
- PCB
401725

Figure 7-12

56

-

n2		MORAL HAM	1	
	230746	IC, HEMORY, NON-VOL, 2K X B	61 394	5516A~300
EN	230731	IC, DIGITAL, NAND, DUAL QUAD INPUT	07263	74F20PC
N4	230719	IC, FAST NAND	0/263	74£00
u5	230705	IC, DIGITAL	04713	74F04
90	230744	IC, MICRO, 68000, 8 MHZ	04713	MC68000P3
u7	230740	IC, MEMORY, RAM, BK, 150 NS	52531	HM6264P-15
80	230740	IC, NEMORY, RAM, BK, ISO NS	52531	HM6264P-15
61	230368	IC, DEMULTIPLEXER	27014	74L5138
010	230741	IC, INTERFACE, DAC, 12 BIT	24355	-AU7545KN
011	230743	IC, LINEAR, DUAL OF ANP	27014	LF412CN
U12	230742	IC, DIGITAL, PRIORITY ENCODER	04713	SN7545KN
c tn	230637	IC, DIGITAL	18324	N74L5244
014	230752	IC, LINEAR, OP AMP	24355	ADOPU/CN
910	921005	05C, CLOCK, 8 MHZ, 0.1%	04713	RASCO-3
110	230813	IC, HENORY, 64K X 8	21793	230813
<b>U18</b>	230812	IC, MEMORY, 64K X 8	21793	230812
610	230/41	IC, INTERFACE, DAC, 12 BIT	24355	AU/545KN
u20	230745	IC, LINEAR, VOLTAGE REF, 5V	04713	MC140-1V5
U22	230368	IC, DEMULTIPLEXER	27014	74L5138
U23	230752	IC, LINEAR, OP AMP	24355	A(X)P07CN
U24	230711	IC, DIGITAL	07263	74F32
U25	230760	IC, DIGITAL	27014	MM74HC37
U26	230422	1C, 0CTAL	34335	AM8304B
u27	001002	IC, TRI-STATE BIJFFLR	01295	141.5367

۰.

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

s:

Figure 7-12

Strategic of the

Sector and the sector of the s

Sector Sector Sector

Second an environment

L-DANA DESCRIPTION F5C P/N	04 1C, DIGITAL TINER 27014 8754	166 1C, 8-BIT REGISTER	127 I.C. DIGITAL 133.24 17.14.12.44	16, 8-817 REGISTER 27014 - 741-373	114 1C, QUAD EXCLUSIVE OR GATE 27014 74L2966	DIS IC, MULTIPLEXER 01295 CONFILINES	386 IC, 8-BIT REGISTER 27014 740273	294 TRANS, PHP, QUAD 40V 0413 101213	294 IRANS, PNP, QUAD 40V 0413 MP3/200	211 IC, QUAD 2-INPUT OR GATE 0413 - SPARIES	194 IC, 14 DIP, DIM, D FUIP-FLOP 01295 3431, 131	234 IC, 14 DIP, RLX INVERTER	196 1C, 14 01P, AND-OR-ENV GATES 012/09 - 12/11, 2410	507 IC, 0161TAL 27014 : ##EALERED	305 1C, QUAD, 2-INPUT AND CATES [ 01/395 [ 347/11/244	104 IC, 14 DIP, DIM D FLIP-FLOP	386 IC, B-011 0001148 741 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	294 TRANS, PHP, QUAD 40V	147 IC, LINEAR, VOLIAGE REG. 12969 - 0035344	1747 1C, LINEAR, VOLIAGE REG. 12969 UC38348	1373 IC, VOLTAGE REGULATOR U4713 731561	1378 1C, 3-1ERM MEG, REGULATOR 27014 7/1541	1442 IC, QUAD MTIL TO MECL TRAMSL. 04713 METUL24	
RACAL -DANA P/H	230704	230386	230637	230386	230414	230315	230386	200294	200294	230711	230194	230234	230196	230507	230305	230194	230306	200294	230747	230747	230373	230378	230442	
REF DES I.G.	U28	029	000	131	250	u33	U34	035	U36	U37	038	039	U40	1¢1	U4.2	04.3	1144	045	046	U47	U48	149	U50	

-19

401725 - PCB ASSY., HOTHERBOARD (CONT'D)

Figure 7-12

---

X

REF DESIG.	RACAL -DANA P/N	DESCRIPTION	FSC	MEG. P/N
u52	230750	1C, DIGITAL, ECL	04713	MC10216P
U53	230443	IC, QUAD MECL TO MITL FRANSL.	04713	MC10125
054	230751	IC, DIGITAL, ECL	04713	MC10130P
U55	230733	IC, DIGITAL, ECL FLIP-FLOP	04713	MC10231
US6	230442	IC, QUAD MITL TO MECL IRANSL.	04713	MC10124
U57	230205	IC, QUAD 2, INPUT NOR GATE	04713	MC10102P
058	230205	IC, QUAD 2, INPUT NOR GATE	04713	MC10102P
U59	230733	IC, DIGITAL, ECL FLIP-FLOP	04713	MC10231
U60	230205	1C, QUAD 2, INPUT NOR GATE	04713	MC10102P
190	230793	1C, DIGITAL, GP18	01295	TMS9914ANL
U62	230445	IC, 686 VOLTAGE COMPARATOR	34335	AM686CN-1
U63	230748	IC, LINEAR, OP AMP	01295	TL081C
U64	230792	IC, LINEAR, TRANS ARRAY	02735	CA3046
u65	230509	IC, DIGITAL	27014	74LS132N
u66	230757	IC, LINEAR, 710 COMPARATOR	27014	MC1710CH
U67	230459	IC. OCTAL GPIB TRANS	01295	SN75160
168	230472	IC, OCTAL GPIB TRANS	01295	SM75161
5	601195	PLUG, JUMPER, 0.1 CTR, LOW PROFILE	62200	531220-2
745 M	601195	PLUG, JUMPER, 0.1 CTR, LOW PROFILE	61700	531220-2
F7	601195	PLUG, JUNDER, O.1 CTR, LOW PROFILE	67700	531220-2
Ŧ	601195	PLUG, JUMPER, 0.1 CTR, LOW PROFILE	00779	531220-2
59	601195	PLUG, JUMPER, 0.1 CIR, LOW PROFILE	00779	531220-2
11	601195	PLUG, JUMPER, 0.1 CTR, LOW PROFILE	00779	531220-2
<b>W8</b>	601195	PLUG. JUMPER, O.I CIR, LOW PROFILE	67700	531220-2

٠

.

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

`.≮ Figure 7-12

11 July 1

**}** 

:

REF Desig.	RACAL-DANA P/N	DESCRIPTION	FSC.	М.G. Р/М
64	601195	PLUG, JUMPER, 0.1 CTR, LOW PROFILE	00779	- 54121 - 1-1
114	601195	PLUG, JUNDER, D.1 CTR, LOW PROFILE	00773	531.20
¥12	601195	PLUG, JUMPER, 0.1 CTR, LOW PROFILE	67/00	531-02-D
I.	921004	OSC, 10 MHZ, CRYSTAL	11532 -	
21	080005	RES NETWORK, CERMET, 10K, 6P5R, 2%	11236	र्देष्ट्रान्ते न्यू - ज्यले
12	080032	RES NETWORK, CERMET, 4.7K, 10P9R	11236	750+1.41-41.77 048
23	080015	RES NETWORK, LOK, 5%	91637	i USP-10t-++143.
24	080023	RES NETWORK, 4.7K, 8P9R, 2%	11236	. 750-81-44.75. . UNK
25	080067	RES NETWORK, 2.2K, 8 RES	11236	763-2-2-5
26	080035	RES NETWORK, 6K, 1.54, 14P13R, 2X	11236	760-1-REA
17	080067	RES NETWORK, 2.2K, 8 RES	11236	761+3+2-25
28	080002	RES NETWORK, 500 DHM, 8P7R, 2%	11236	120-61-4500 1480
29	080080	RES METWORK, 160 OHM, 8P7R	11236	1750-31-8150 UMR
012	080081	RES NETWORK, 270 UHM, 827R	11236	756-41 - 41 / 4 
211	080002	RES NETWORK, 500 0HM, 8P7R, 2%	11236	/50-51-8500 000
212	080002	RES NETWORK, 500 0414, 8P7R, 2%	11739	- 750-81-45.0. UMM
213	080002	RES NETWORK, 500 OHM, BP/R, 2%	11236	750-81-41.0
214	080002	RES NETWORK, 500 UHM, 8P7R, 2%	11236	1.250-51-85.00 1.008

8

8-20

(CONT'D)
MOTHERBOARD
ASSY.,
РСВ
÷ د
401725

Figure 7-12 K

- 10

REF DESIG.	RACAL-DANA P/N	DESCREPTION	25.1	MFG. 1/N
215	080068	RES NETWORK, CERMET, 470 OHM, J RES	11236	750-63-R470 01M
Z16	080002	RES NETWORK, 500 0HM, 8P7R, 2%	11236	750-81-R500 0HM
217	080005	RES NETWORK, LOK, 6P5R, 2%	11236	750-61-R1UK 0HM
215	500002	TUBING, SHRIMK, .153 ID	1	
216	600786	POST TERMINAL TP1-TP17, TP19-TP27, E1-E12, E25-E27, W6-W11 (2 EA) (53 REQ'D)	67700	1-87022-0
218	411725	PCB, MOTHERBOARD (UNLOADED)	21793	411725
220	600947	SOCKET, IC, 20P (2 REQ'D)	52072	CA-205-15D-BC
225	611059	CONNECTOR, DIP, LOW PROFILE, 40P	91506	240-AG390
229	601199	SOCKET, 64P, LOW PROFILE	06776	1CA-649~5~1G
248	630010	KIT, HOWRE, STANDOFF, STUD MI	00779	552633-3
251	601230	HEATSINK, TO-220	13103	o2328-MT
255	610001	STANDOFF, 6-32 X 3/8, CAD PLATED BRASS (5 REQ'D) 88245	88245	1530-8-3/8
257	610905	BRACKET, ANGLE, 8-32 TAPPED	79963	345
258	610949	RIVET, .2050 X .276L	14738	1601-5307
260	611065	SPACER, 14-PIN DIP	32559	814-100
261	615043	SCREW, PPH, 4-40 X .312		

Note that the second se

:

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

Figure 7-12 K

	DACAL DANA			MFG.
0CS1G.	P/N	DE SCR144 JON	X	17/N
262	616252	SCREW, PPH, SEMS ASSY., 4-40 X .312 (2 814'U)	68187	
264	617004	NUT, HEX, 4-40	1	
265	612077	WASHER, INT. LOCK, #4	ļ	
268	920624	SOCKET, IC, 24P (2 REQ'D)	71785	133-29-02-063
272	920735	SOCKET, IC, 16P (2 REQ'D)	71785	133-51-02-005
274	920891	SOCKET, 28P, SOLDER TAIL (4 REQ'D)	52072 -	52072 ·   CA-285-150
278	920971	FUSEHOLDER, PC MOUNT (4 REQ'D)	75915	122083

្ន ហ

REF DESIG.	RACAL-DANA P/N	: DESCRIPTION	FSC	MFG. P/N
C20	130170	CAP, TRINMER, .5-3 PFD, 300V	80031	2500 AUR 511 229-5
C 22	050001	CAP, CERAM, 2.2 PED, 1000V, 5%	56789	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1
C23	100050	CAP, CERAH, 2.2 PFD, 10404, 5%	56284	. ( 0.)06 ( M. 1. N. 1.
C25	100062	CAP. CERAM01 MFD. 100V. 10%	72982	8121-1/10-*54.0
C26	100062	CAP, CERAM, .01 MFD, 100V, 10%	2862 <i>1</i>	- 3121+100-4580 1034
C27	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-2-50- 1036
C28	100062	CAP. CERAM01 MFD, 100V, 10%	28627	5121-100580- . 103k
C29	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	- 8121.100535- 103A
C30	100062	CAP, CERAM, .01 MFD, 100V, 10%	22962	8121-100-1120-
C31	100146	CAP, CERAM, 39 PFD, 100V, 5%	05397	0150360115573
C32	130080	CAP, MICA, 22 PFD	72136	0M56-2400
C33	130080	CAP, MICA, 22 PFD	72136	, OMSE-2203
C34	100146	CAP. CERAM. 39 PFD. 100V. 5%	/6ESO	1 C3150 3500 500 1357 A
C35	100062	CAP, CERAM, .01 MFD, 100V, 10%	72962	а121-156-ж <sup>ывын</sup> 103к
C36	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-452
C37	100062	CAP, CERAM, .01 MFD, LUOV, 10%	72982	6121-100-4540
C38	100062	CAP, CERAM01 MFD, 100V, 10%	72982	8121-100-4540- 103K
C 39	100062	CAP, CERAM, OI MFD, JOUV, ID%	72982	· 9121-100-155.

E ,	MFG. P/N	C0308102E8R2D	8121-100-¥580- 103K	8121-100-W5RU- 103K	8121-100-W5R0- 103K	8121-100-45R0- 103K	CU308102E8R2D	C0238501E103M	C0238501E103M	CU238501E103M	C0238501E103M	8121-100-W5R0- 103X	8121-100-W5R0- 103K	8121-100-W5R0- 103K	8121-100-W5R0- 103K	3050H5103U015	3050451030015	2502A0R503VPU2 F00	Z50ZA0R503VPU2 FU0	2502A0R503VPU2 F U0
Figure 7-25	FX	56289	72982	72982	72982	72982	56289	56289	56289	56289	56289	72982	72982	72982	72982	16008	80031	80031	80031	80031
PCB ASSY., SIGNAL CONDITIONER	DESCRIPTION	CAP, CERAM, 8.2 PFD. 1000V, 5%	CAP. CERAH01 MFD. 100V. 10X	CAP, CERAM, .01 MFD, 100V, 10X	CAP, CERAM, .01 MFD, 100V, 10%	CAP, CERAM, .01 MFD, 100V, 10X	CAP, CERAM, 8.2 PFD, 1000V, 5%	CAP, CERAM, .01 MFD, 500V. 20%	CAP, CERAM, .01 MFD, 500V, 20%	CAP, CERAM, .01 MFD, 500V, 20%	CAP. CERAM01 HFD. 500V, 20%	CAP, CERAM, .01 MFD, 100V, 10%	CAP, CERAM, .01 MFD, 100V, 10X	CAP, CERAM, .01 MFD, 100V, 10%	CAP, CERAM, .01 MFD, 100V, 10%	CAP, ELECT, 10000 MFD, 15V	CAP, ELECT, 10000 HFD, 15V	CAP, TRIMMER, .5-3 PFD, 300V	CAP, TRIMMER, .5-3 PFD, 300V	CAP. TRINNER5-3 PFD. 300V
PCB ASSY., SII	RACAL-DANA P/N	100056	100062	100062	100062	100062	100056	100063	100063	100063	100063	100062	100062	100062	100062	101174	101174	130170	130170	130170
401726 -	REF DES16.	c1	c2	c3	C4	cs	C6	c7	C8	C9	C10	сIJ	C12	C13	C M	C15	C16	C17	C18	C19

21

1.1

8-:

ASSY., SIGNAL CONDITIONER (CONT'D)

3.21-100-\*590-103K

12482

8121-100-#540-103K

72982

1355F665Mucchu

05397

72482

ALT FUUL STOL

12-342

CAP', CERAH, .01 MED, 100V. 10X

CAP, CERAM, .01 MED, 100V, 10X

CAP. CERAM, .01 MFD, 100V, 10X

CAP, CERAM, .01 MFD, 100V, 10%

DESCRIPTION

нбс. Р/н 3121-100-+580.-103к

F SC 72982

υ.

Figure 7-25

- PCB ASSY., SIG	RACAL -DANA P/N	100062	100062	100062	100062	110126	100062	100062		100062	100062		100062		110126	110126	100062	100062	110126	100062	100062		100062
401726 - P	REF DES1G.	CS6	C57	C58	C59	C60	C61	C62		C63	C64		C65		C66	667	C68	C69	C70	C71	C72	5	C73
 -	MFG. P/N	8121-100-W5RU- 103K	8121-100-4580- 103K	8121-100-W5R0- 103K	8121-100-W5R0- 103K	8121-100-W5R0-	103K	8121-100-W5R0- 103K	8121-100-W5R0-	103K	8121-100-4340- 103K	8121-100-45R0-	103X	8121-100-W5R0-	VOIT	8121-100-W5RU- 103K	8121-100-45R0- 103K	8121-100-W5R0- 103K	8121-100-W5R0-	103K	8121-100-W5RU- 103K	8121-100-W5RU-	luk
-25	FSC	12982	72982	72982	72982	72982		72982	72982		72982	72982		72982		72982	72982	72982	72982		72982	12982	
Figure 7-25		and a day working the second state of the seco							and a second														
401226 - PCB ASSY., SIGMAL COMDITIONER (COMT'D)	DESCRIPTION	CAP, CERAM, .01 MFD, 100V, 10%	CAP, CERAM, .OL MFD, 100V, 10%	CAP, CERAM, .01 MFD, 100V, 10%	CAP, CERAM, .01 HFD, 100V, 10%	CAP CFRAM 01 MFD. 100V. 10%		CAP, CERAH, .01 MFD, 100V, 10%	- CAP CERAM, OI MFD, 100V, 10X		CAP, CERAM, .01 MFD, 10UV, 10%	CAP. CERAM01 MFD. 100V, 10%		CAP, CERAM, .01 MFD, 100V, 10%		CAP, CERAM, .01 MFD, 100V, 10X	CAP, CERAH, .01 MFD, 100V, 10X	CAP, CERAM, .OI MFD, 10UV, 10%	CAP CERAM OT MED 100V 10%		CAP, CERAM, .01 MFD, 100V, 10%	CAP CERAM OT MED 100V 10%	
PCB ASSY., SIG	RACAL-DANA	100062	100062	100062	100062	100063	100005	100062	100062	10000	100062	100062	10000	100062		100062	100062	100062	10006.2	700001	100062	10006.2	200001
401726 -	REF	C40	641	C42	C43	C 11	t 	C45	245	2	C47	CA8	0 7 2	C49		C50	C51	C52	527	C 27	C54	255	(c)

3121-100--5-0--

72982

CAP, CERAM, .01 MED, 100V, 10X

CAP, CERAM, .01 MED, 100V, 102

CAP, CERAM, .01 MFD, 100V, 10%

8121+100+\*540+ 1035

72982

aizt-100-354. 1038 -000-101-100-1000-1000-1036

72482

CAP, CERAM, .01 MFD, 100V, 10%

CAP, CERAM, .U1 MFD, 100V, 10X

CAP, TANTA, 6.8 MFD, 35V, 20%

1355F635M035-0

05397

1355F0d5M0154

16397

CAP. IANTA, 6.8 MFD, 359, 20% CAP, TANTA, 6.8 MFD, 359, 20% CAP, CERAM, 01 MFD, 100V, 10%

8121-100--540

72982

3121-100-⊷5×0-103k

72982

8121-100-\*5k0. 103k

12982

CAP, CERAM, 01 MF0, 100V, 10%

8121-100-+5+0-103K

12982

1355Fu85NU35~00

05397

3121-100-+5kg-103K

72982

CAP, CERAM, .01 MED, 100V, 10%

CAP, TANTA, 6.8 NFD, 35V, 20%

CAP, CERAM, .01 MF U, 100V, 10%

6121-100-4540-1036

76932

CAP, CERAM, .01 MF0, 100V, 10%

\_\_\_\_

1

1

2

Section 2

Constraints of the local distance of the loc

Contraction of the local distribution of the

and the second se

F

c					1997 - 19		
	FSC	₩6. ₽/N	REF DES16.	RACAL-DANA P/H	DESCRIPTION	F SC	P/X
101	72982	8121-100-W5R0-	160	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	3121-100550- 1030
101	72982	8121-100-4580-	C92	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	3121-100540- 103K
		103K		10005	CAB FERAM OT MED 100V. 10%	72982	8121-100560-
10%	72982	8121-100-₩5RU- 103K	5	790001			103K
10%	72982	8121-100-W5R0- 103K	C94	100062	CAP, CERAM, .01 MFD, 100V, 10%	12982	8.01-300-5557
104	72982	8121-100-W5R0-	C95	110126	CAP, TANTA, 6.8 MFD, 35V, 20%	05397	1355766555055
		103K	C96	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-100-¥580- 103K
10%	72982	8121-100-W540- 103K .	C97	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-%5ku
10%	72982	0121-100-W5R0-	-			105.30	T 25854.258615.4
		VC01	C38	110126	CAP, TANIA, 6.8 MFD, 35V, 20%	15CC0	
	72982	8121-100-₩5R0- 103K	C99	100062	CAP, CERAM, .01 MFD, 100V, 10%	72962	8121-100-+540+ 103K
10%	12982	8121-100-W5R0- 103K	c100	100062	CAP, CERAM, .01 MED, 100V, 10%	72932	8121-100-4580. 103K
10%	72982	8121-100-W5R0- 103K	1010	100062	CAP, CERAM, .01 MED, 100V, 10%	72382	8121-100-W5K0- 103K
10X	72982	8121-100-#5R0- 103K	C102	100062	CAP. CERAM, .01 MED, 100V, 10%	72982	8121-100-4580- 103K
10%	72982	8121-100~W5R0- 103K	C103	100062 -	CAP, CERAM, .01 MF0, 100V, 10%	72982	8121-100-×5RU 103K
10%	72982	8121-100-W5R0- 103K	C104	110126	CAP, TANTA, 6.8 HED, 35V, 20%	05347	1355F685NU3540
, 10X	72982	8121-100-W5R0- 103K	C105	100062	CAP, CERAM, .OI WED, 100V, 10%	72982	8121-100-4530- 1038
20X	72982	6842-6X78103 M50Y	C106	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-¥580.
20%	72982	GR42-6X7R103	C107	100062	CAP. CERAM01 NFD. 100V. 10%	72982	8121-100-¥5×0- 1030

7-25 E 1	FSC P/N	72982 8121-100-W5R0- 103K	72982 8121-100-4580- 103K	72982 8121-100-W5RU- 103K	72982 8121-100-W5R0- 103K	72982 8121-100-W5R0- 103K	72982 8121-100-4580- 1034	72982 8121-100-45R0- 103K	72982 8121-100-W5R0- 103K	72982 8121-100-W5R0- 103K	72982 8121-100-W5R0- 103K	72982 8121-100-4580- 103k	72982 8121-100-W5R0- 103K	72982 8121-100-W5R0- 103K	72982 8121-100-W5R0- 103K	72982 6842-6X7R103 M50Y	72982   GR42-6X7H103
CONDITIONER (CONT'D) Figure	DESCRIPTION	CAP, CERAM, .01 MFD, 100V, 10%	CAP, CERAM, .01 HFD, 100V, 10%	CAP, CERAM, .01 MED, 100V, 10X	CAP. CERAM01 HED, 100V, 10%	CAP, CERAM, .01 NFD, 100V, 10%	CAP, CERAM, .01 MFD, 100V, 10%	CAP, CERAM, .01 MFD, 100V, 10X	CAP, CERAM, .OI MFD, 100V, 10%	CAP, CERAM, .01 MED, 100V, 10%	CAP, CERAN, .01 MED, 100V, 10%	CAP, CERAM, .01 MFD, 100V, 10%	CAP, CERAM, .01 MFD, 100V, 10%	CAP, CERAM, .01 MED, 100V, 10%	CAP, CERAH, .01 MED, 100V, 10%	CAP, CERAM, .01 MED, 254, 20%	CAP, CERAM, .01 MFD, 25V, 20%
- PCB ASSY., SIGNAL	RACAL -DANA P/N	100062	100062	100062	100062	100062	100062	290001	100062	100062	100062	100062	100062	100062	100062	130103	130103
401726 - 1	REF DES16.	C74	C75	C76	C77	C78	C79	C80	C81	C82	C83	C84	C85	C86	C87	CBB	r.R.d

23

-----

San San San San

a et Filia

. 18

20

REF RACAL-I DESIG. P/N C125 100062 C126 100062	RACAL-DANA			ę 1,
	P/N	DESCRIPTION	FSC	ъ. Р/Я
	62	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121+100-4580+ 1036
	62	CAP, CERAM, .01 MED, 100V, 10%	72982	8121-100-15Fu- 103x
	62	CAP, CERAM, .01 MED, 100V, 10%	12982	8121-1980-4540- 1038
C128 100062	62	CAP, CERAM, .01 MED, 100V, 10%	72982	8121-100-4587- 1036
C129 100062	62	CAP, CERAM, .01 MED, 10UV, 10%	72982	8121 - John - 4' 1 103k
C130 100062	62	CAP, CERAM, .01 MED, 100V, 10X	72932	3121-100-¥540- 103k
C131 100062	162 	CAP., CERAM01 MFD., 100V., 10X	28677	81.21 - 100 - 2014 1034
C132 · 100062	<b>162</b>	CAP, CERAM, .OI MED, 100V, 10%	12932	3121-100-***0** 103x
C133 100062	<b>)62</b>	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-4540- 1038
c134 100062	962	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-4580- 103k
C135 100062	<b>)62</b>	CAP, CERAM, .01 MFD, 100V, 10%	12982	3121-100-%5*J-
C136 100062	962	CAP, CERAM, .01 MED, 100V, 10%	12962	8121-100-¥520 103K
c137 100062	062	CAP, CERAM, .01 MFD, 100V, 10X	72982	3121-100-4580- 103x
C138 110126	126	CAP, TANTA, 6.8 MFD, 35V, 20%	05397	1355F685M35A5
C139 130088	088	CAP, MICA, 5 PFD, 100V	72136	0M50050-00
C140 130	130088	CAP, MICA, 5 PFD, 100V	72136	0M50050+00
C141 100	100062	CAP, CERAN, .01 NED, 100V, 10X	28677	8121-100-4580- 1036

401726 -	PCB ASSY., SIG	PCB ASSY., SIGNAL CONDITIONER (CONT'D) FIGURE	67-1	E
REF DES16.	RACAL -DAKA P/N	DESCRIPTION	FSC	hfG. P/N
C108	110151	CAP, TANTA, 10 HEB, 35V, 20%	05397	F354GL06M0J5AS
C109	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5RU- 103K
C110	100062	CAP, CERAM, .01 MED, 100V, 10%	72982	8121-100-W5R0- 103K
сти	100062	CAP, CERAM, .01 MED, 1004, 10%	72982	8121-100-45R0- 103K
C112	100062	CAP, CERAM, .01 NFD, 100V, 10%	72982	8121-100-4580- 103k
C113	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5RD- 103K
C114	110151	CAP, TANTA, 10 HED, 354, 20%	05397	13546106M035AS
C115	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K
C116	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K
c117	100062	CAP, CERAH, .01 MFD, 100V, 10X	72982	8121-100-W5K0- 103K
C118	100062	CAP, CERAH, .01 MED, 100V, 10%	72982	8121-100-W5R0- 103K
C119	100062	CAP, CERAM, .01 MFD, 100V, 10%	12982	8121-100-45R0- 103K
C120	110151	CAP. TANIA. 10 MFD. 35V. 20%	05397	T354G106M035A5
C121	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K
C122	100062	CAP, CERAM, .01 MED, 100V, 10%	72982	8121-100-W5R0- 103K
C123	110151	CAP, TANTA, 10 MFD, 35V, 20%	161301	L354G106M035A5
C124	100062	CAP, CERAM, .01 MFD, 100V, 10%	729627	8121-100-W5R0- 103K

1		Figure	re 7-25	านเ	401/20 - 1	DIC			
1726 -	PCB ASSY., SII RACAL-DANA			MFG.	REF DES1G.	RACAL -DANA P/N	ACCR1PT10M	f SC	њ6. Р/И
DESIG.	P/N	DESCRIPTION	12000	4131_101_168d.	JS	600823	SOCKET, DUAL IN-LINE, 40P	52072	vd-0.1.2014
C142	100062	CAP, CERAM, .01 MFD, 100V, 10%	20677	103K	J6	920734	SOCKET, IC.'14P	00779	583527-1
C143	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-4580- 1036	<i>1</i> 0	601208-010	CONNECTOR, PCB PLUG, 2 PIN	21793	601203-010
			CHOCF		0f	601208-010	CONNECTOR, PCB PLUG, 2 PIN	21793	601.03-010
C144	100062	CAP, CERAM, .01 MFD, 10UV, 10%	206.27	103K	totr	601234	CONNECTOR, BNC, PCB MOUNT	CK/12	b01234
C145	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-100-W5RU- 103K	201r	601234	CONNECTOR, BMC, PCB MOUNT	51793	b01234
C146	100062	CAP, CERAH, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K	K1	310164	RELAY, REED, 14, 200V	11707	2900-002
			19987	A1311 P-100-	K2	310164	RELAY, REED, 1A, 200V	21707	2300-06/
C147	100133	CAP, CERAM, 'I MFD, LUW PRUFILE, 208		651-104M	S	310164	RELAY, REED, 1A, 200V	21707	2900-0a/
C148	100147	CAP, CERAM, 120 PFD, 100V, 5%	05397	C315C121J1G5CA	K4	310164	RELAY, REED, 1A, 200V	71/07	2900-0o7
r149	100147	CAP, CERAM, 120 PFD, 100V, 5%	05397	C315C121J165CA	K5	310164	RELAY, REED, 1A, 200V	11707	2900-007
			17263	FN300	K6	310157	RELAY, CRYSTAL, CAN, 2P-2T	11532	172-12 (m-d)
CR 1	210036	0100£	01010	1.4416.0	K7	310157	RELAY, CRYSTAL, CAN, 2P-2I	11532	172-12 .8-01
CR 2	211083	0100E, SILICO	5+r10	001011	K8	10164	RELAY, REED, 1A, 200V	11/07	2500-002
CR3	211083	0100E, S1L1CO	81349	1N9168	a dy	10164	RELAY, REED, 1A, 200V	11707	(an-n062
CR4	210036	0100£	07263	FD 300	C4	391016	BELAY REED. 2C	21317	M2C5wm
CR5	210036	01005	07263	FD 300		contoir	001 A 055 14 200V	10/1/	2900-007
CR6	211083	0100€, 511.100	81349	1N9168	XII	910104		14908	3420
CR /	211083	0100€, \$11,100	96518	IN916B	×12	191015		14108	0.11
CRB	210036	0100E	07263	F0300	K13	310163	אנראז, אנרט, ונ		
CR9	210090	0100£	50434	HP5082-2800	[]	310092	CHOKE, RF, .1 UH	16493	3230-54
CR10	210090	0100E	50434	NP5082+2800	12	310092	CHOKE, RF1 UH	76493	30-9÷
CR11	210090	D10DE	50434	нР50ь2-2800	13	310056	CHOKE, RF, .68 UH	76493	y230-10
C012	210040	0105	50434	HP5082-2800	1	310056	CHOKE, RF68 UH	76493	4230-10

25

Sector Sector

(CONTRACT)

None of Contractory

1

.

]]

8-:

-ci...

8-26	
------	--

(CONT*D)
SIGNAL CONDITIONER (CONT'D)
SIGNAL
401726 - PCB ASSY.,
- PCB
401726

ц,

figure 7-25

REF DESIG.	RACAL -DAKA P/H	DESCRIPTION	FSC	мғс. Р/н
15	310056	CHOKE, RF, .68 UII	76493	9230-16
r6	310056	CIOKE, RF68 UH	76493	9230-16
٢٦	310056	CHOKE, RF, .68 UH	76493	9230-16
L8	310056	CHOKE, RF68 UH	76493	9230-16
19	310056	CHOKE, RF, .68 UH	76493	9230-16
Ļ10	310056	CHOKE, RF, ,68 UH	76493	9230-16
Ċ11	310056	CHOKE, RF, .66 UH	76493	9230-16
L12	310056	CHOKE, RF, .68 UH	76493	9230-16
<b>L13</b>	310056	CHOKE, RF, .60 UH	76493	9230-16
L14	310056	CHOKE, RF68 UH	76493	9230-16
L15	310056	CHOKE, RF, .68 UH	76493	9230-16
Ll6	310056	CIDKE, RF, .68 UH	76493	9230-16
6d -	601213	CONNECTOR, EDGE, PLUG, 72 PIN	57856	PR36-6101-15
- 10	200297	TRANSISTOR, NPN	04713	MPS-H10
Q2	200291	TRANSISTOR, DHOS QUAD	17856	SD 5000M
03	200291	TRANSISTOR, DHOS QUAD	17856	SD 5000N
44	200197	TRANSISTOR, NPN	04713	01H-S-M
<u>05</u>	200197	TRANSISTOR, NPN	04713	WPS-HIU
96	200197	TRANSISTOR, NPN	04713	01H- 2'4N
07	50003	TRANSISTOR, PNP	81349	2N4258
08	200290	TRANSISTOR, NPN	52648	SL 3127C
60	2002.90	TRANSISTOR, NPN	52648	SL 3127C
010	200099	TRANSISTOR, PNP	81349	2N425B

7-25 L	F.SC P/H	04713 Mi0500.A	A:10112 (M 2 1 / b()	17556 1105-13	17856 J105-18	81349 RN6001000F	81349 RN6001000F	81349 RN60010848	91349 Re6000 minut	19647 MK L32	81349 80.0760 00.0	B1349 RUU/GE DU	19647 MK132	B1349 RCU7GF680.2	81349 RCU7GF580.1	B1349 RN55E1002F	81349 Ru55E1:054F	81349 RCU/075100	81349 . acu7655140	81349 RC076F477J	31349 RN55C1003F	81349 RM55C10U3F	81349 807654743	19647 NK 132	19647 MK132
SIGNAL CONDITIONER (CONT'U) Fraure 7	DESCRIPTION	TRANSISTOR, DUAL, Pup	TRANSISTOR, DUAL, PWP	TRANSISTOR, FET, N-CHANNEL	TRANSISTOR, FET, N-CHANNEL	RES, METAL 100 0HM, 1%, 1/4W	RES, METAL 100 OHM, 1X, 1/44	RES, METAL 100 01M, 1X, 1/4W	RES, METAL 100 0HM. 1X, 1/4W	RES, CERMET, 51 01M, 1X, 1/4W	RES, CARBON, IK, 5X, 1/44	RES, CARBON, 1K, 5X, 1/4W	RES, CERMET, 51 0HH, 1%, 1/4W	RES, CARBON, 68 DHM, 5%, 1/4W.	RES, CARBON, 68 0HH, 5%, 1/4W,	RES, HETAL, IM, IX, 1/84	RES, METAL, 1M, 1X, 1/84	RES, CARBON, 51 011M, 5%, 1/4H	RES, CARBOH, SI DHM, 5%, 1/4W	RES, CARBON, 470K, 5%, 1/4W	RES, METAL, 100K, 1%, 1/84	RES, METAL, 100K, 1%, 1/8W	RES, CARBON, 470K, 5%, 1/44	RES, CERMET, 1.96M, 1%, 1/4W	RES, CERMET, 1.8M. 12, 1/4H
PCB ASSY., SI	RACAL-DANA P/N	200289	2002.89	200288	200288	161010	010137	010137	010137	012123	000102	000102	012123	000680	000680	010650	010650	000510	000510	000474	010536	010536	000474	012110	012111
401726 -	REF DESIG.	011	012	Q13	Q14	R1	R2	RJ	R4	RS	R6	R7	R8	R9	R10	RII	R12	R13	R14	R15	R16	R17	R18	R19	R20

A state of the second state of th

A AND A

statut filmen

Second and the second s

;

-----

-27

401726 -	PCB ASSY., SIG	401726 - PCB ASSY., SIGNAL CONDITIONER (CONT'D) Figure 7-25	а 2		
REF DESIG.	RACAL-DAHA P/N		F.S.	HFG. P/N	20
R21	012111	RES, CERMET, 1.8M, 1X, 1/4W	19647	MK 132	ž
R22	012110	RES, CERMET, 1.96M, 1X, 1/4W	19647	MK 132	<u>~</u>
R23	012109	RES, CERMET, 41.67K, 1%, 1/4W	19647	HK 132	ã
R24	012108	RES, CERMET, 250K, 1%, 1/4W	19647	MK 132	~
R25	012108	RES, CERMET, 250K, 1X, 1/4W	19647	MK 132	æ [
R26	012109	RES, CERMET, 41.67K, 1%, 1/4W	19647	MK 132	<u>~</u>
R27	000300	RES, CARBON, 30 OHM. 5X, 1/4W	81349	RC07GF 30UJ	œ
R28	000300	RES, CARBON, 30 OHM, 5X, 1/4W	81349	RC076F300J	<u>~</u>
R29	000470	RES, CARBON, 47 OHM, 5%, 1/4W	80349	RC07GF470J	~
R30	000470	RES, CARBON, 47 OHM, 5X, 1/4W	80349	RC076F470J	<u>~  </u>
R31	000102	RES, CARBON, IK, 5%, 1/4H	81349	RC07GF102J	<u>~</u>
R32	012114	RES, METAL FILM, 316 OHM. 1X, 1/8W	81349	RN55C3160F	<u>~</u> ]
R 33	012118	RES, METAL FILM, 1.5K, 1X, 1/84	81349	RN55C1501F	α.
R34	012118	RES, METAL FILM, 1.5K, 1X, 1/8H	81349	RN55C1501F	~
R35	012114	RES, METAL FILM, 316 OHM, 1X, 1/84	81349	RN55C3160F	<u>"</u>
R 36	012114	RES, METAL FILM, 316 OHM, 1X, 1/84	81349	RN55C3160F	<u> </u>
R37	012118	RES, METAL FILM, 1.5K, 1X, 1/8W	81349	RN55C1501F	l
R 38	000105	RES, CARBON, 1M, 5%, 1/4W	81349	RC076F105J	
R 39	012118	RES, METAL FILM, 1.5K, 1%, 1/8W	81349	RN55C15U1F	
R40	012114	RES, METAL FILM, 316 0HM, 1%, 1/84	81349	RN55C3160F	<i>د</i>
R41	000102	RES, CARBON, 1K, 5%, 1/4W	81349	RC076F102J	
R42	000105	RES, CARBON, IM, 5%, 1/4W	81349	RC07GF105J	
R43	101000	RES, CARBON, 100 OHM, 5%, 1/4W	81349	RC07GF101J	
	_		and the second se		

REF DESIG.	RACAL-DANA P/N	DESCRIPTION	x	MFG. P/#
R45	010628	RES, METAL, 3.01K, 1X, 1/8W	81349	RN55C 301 1F
R46	101000	RES, CARBON, 100 DHM, 5%, 1/44	B1349	RC07GF1013
R47	012121	RES, CERMET, 82.5 0HM. 1X, 1/4W	19647	M:120
R48	000122	RES, CARBON, 1.2K, 5%, 1/4W	61349	RC07GF1220
R49	012121	RES, CERMET, 82.5 OHM, 1X, 1/4W	19647	MK 120
R50	000102	RES, CARBON, 1K, 5%, 1/44	81349	RC076F102J
R51	012084	RES, METAL FILM, 100 DHM, 1X, 1/8W	81349	RN55CLOROF
R 52	010918	RES, METAL, 499 OHM, 1%, 1/8W	81349	RN55C4990F
R53	012121	RES, CERMET, 82.5 OHM, 1%, 1/4W	19647	MK.120
R54	012121	RES. CERMET, 82.5 OHM, 1X, 1/44	19647	MK120
R 55	010918	RES, METAL, 499 OHM, 1X, 1/8W	81349	RN55C4990F
R56	012084	RES, METAL FILM, 100 OHM, 1%, 1/84	81349	: RN55010R0F
R57	012084	RES, METAL FILM, 100 OHM, 1X, 1/84	61349	RN55CIURUF
R 58	012084	RES, METAL FILM, 100 OHM, 1%, 1/84	81349	; RN55C1URUF
R59	012084	RES, METAL FILM, 100 0HM, 1%, 1/84	81349	RHSSCLOROF
R60	012084	RES, METAL FILM. 100 UHM. 1%, 1/84	81349	RN55010R0F
R61	012120	RES, CERMET, 1.5K, 1X, 1/4W	19647	MK120
R62	012122	RES, CERMET, 10 OHM, 1%, 1/44	SEE NOTE 2 TABLE 7.1	10-100
R63	012122	RES, CERMET, 10 OHM, 1X, 1/44	SEE MOTE 2 TABLE 7.1	-100 -
R64	012120	RES, CERMET, 1.5K, 1%, 1/4W	196-17	MK120
R65	012116	RES. METAL FILM, 475 0HM, 1%, 1/6H	81349	R455C475W
R66	012124	RES. METAL FILM, 301 OHM, 1%, 1/84	81349	R455C3010F
R67	040310	POT, CERMET, TOP ADJ, 1K, 10%	25626	JC60++-10
863	012115	RES, METAL FILM, 374 OHM, 1%, 1/84	81349	RASSIE TOCK

RN55C3011F

81349

RES, METAL, 3.01K, 1%, 1/8W

010628

R44

REF DESIG.	RACAL-DANA P/N	DESCRIPTION	r sc	MEG. P/N
010	16/062	1C. 0161TAL	E 6712	167062
111	230790	IC, DIGITAL	21793	067065
VR I	220007	DIDDE, SILICO, ZENER	ul 3ay	la Gla
VR 2	220007	DIODE, SILICO, ZENER	81349	111751A
VR.3	220007	DIDDE, SILICO, ZENER	81349	v19281
VR4	220098	DIODE, ZENER, 3.94, 5%	61/20	3459908
VR5	220098	D10DE, ZENER, 3.9V, 5%	04713	1859918
VR.6	220098	0100E, ZENER, 3.9V, 5X	F1/\$0	INDONA
VR.7	220098	010DE. ZEMER, 3.9V, 5X	04713	
VR.B	220101	D100E, ZENER, 3.3V, 5%	04713	1 <b>N59</b> 868
H1	601023	PLUG, JUMPER	98291	026-4502
21	080069	RES NETWORK, CERMET, 2.2K, 3R	11236	750-63-82.3.
22	080068	RES NETWORK, CERMET, 470 OHM, 3R	11236	750-63-8470
23	080068	RES NETWORK, CERMET, 470 OHM, 3R	11236	750-63-2470
24	080069	RES NETWORK, CERMET, 2.2K, 3R	11236	750-63-82.25
25	080064	RES NETWORK, CERMET, 330 OHM, 5R	11236	750-61-8330
26	080064	RES NETWORK, CERMET, 330 OHM, SR	11236	750-61-8330
27	080065	RES NETWORK, CERMET, 33 0HM, SR	11236	750-61-833
28	080040	RES NETWORK, CERMET, 22K, BP4R, 2%, 1.1W	11236	750-33-R22K
29	080039	RES NETWORK, CERMET, TOUK, 6P3R, 2%, .9W	11236	750-63-81000
210	080064	RES NETWORK, CERMET, 330 OHM, 5R	11236	750-61-8330
212	080064	RES NETWORK, CERMET, 330 OHM, SR	11236	750+61-8330
713	080001	active active and active activ	36613	750 81 0220

REF DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	MFG. P/N
R69	012084	RES. METAL FILM. 100 OHM. 1%, 1/84	81349	RN55C10R0F
R70	040310	POT. CERMET, TOP ADJ, IK. 10%	32997	32664-1-102
871	040310	POT, CERMET, TOP A0J, IK, 10%	32997	J266W-1-102
872	010925	RES, METAL FILM, 1.33K, 1X, 1/8W	81349	RN55C1331F
R73	010704	RES. METAL. 1K, 1X, 1/8W	81349	RN5501001F
R74	010704	RES. METAL, 1K, 1K, 1/8H	81349	RN5501001F
R75	000161	RES. CARBON, 160 0HM, 5%, 1/44	81349	RC076F161J
R76	000161	RES. CARBON, 160 OHM, 5X, 1/44	81349	RC076F161J
R77	000271	RES, CARBON, 270 0HM, 5%, 1/4W	81349	RC07GF 271.4
R 78	000271	RES, CARBON, 270 OHM, 5%, 1/44	81349	RC07GF 271J
R 79	000103	RES, CARBON, 10K, 5%, 1/4M	81349	RCU7GF103J
R80	000680	RES, CARBON, 68 OHM, 5%, 1/44	81349	RC076F680J
R81	101000	RES, CARBON, 100 OHM, 5%, 1/4W	81349	RC07GF101J
R82	001787	RES, CARBON, 20 OHM, 5%, 1/8W	81349	RC056F 2003
R83	001787	RES, CARBON, 20 0HM, 5%, 1/8W	81349	RC056F200J
R84	000101	RES, CARBON, 100 OHM, 5%, 1/4W	81349	RC076F101J
n	230753	IC. DIGITAL, 1 & SENSITIVITY CONTROL	54473	3015C13
U2	230753	IC, DIGITAL, I & SENSITIVITY CONTROL	54473	3015C13
U3	230754	IC, LINEAR	01295	VA78L10ACLP
U4	230735	IC, COMPARATOR, DUAL ULTRA FAST	52648	SP96870G
U5	230736	IC, INT., DUAL COMPARATOR	27014	1.M2903N
<b>U6</b>	230750	IC. DIGITAL, ECL	04713	MC10216P
U7	230783	IC, ECL, HS QUAD 2-INPUT MUX	04713	MC10H158P
U8	230733	IC, DIGITAL, ECL FLIP-FLOP	04713	MC10231
19	220750	I DICITAL FCI	1 0.673.0	113140

.

.

64

 $\bar{\sigma} :$ 

nanananan i

and the second sec

y for a second second second

a de la commune de la composition de la compos

.....

.....

		CC F 00007
		L
•	væ⊷	

\_\_\_\_\_

J

401728 -	- PCB ASSY., AMCCZ SYNCH	Figure	7 - 33	ß
REF DES1G.	RACAL-DANA P/H	DESCRIPTION	FSC	₩6. ₽/א
c1	100062	CAP, CERAM, .OI HFD, 100V, 10%	28621	ан21-190-т5-с 103X
52	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	3121-1.41-455 1038
5	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	d121+1u0+458 -7 103K
C4	100062	CAP, CERAM, .01 MED, 100V, 10%	12982	- 3121 - 1-81 - <del>1</del> -5 - 100%
3	100062	CAP, CERAM, .01 MF0, 100V, 10%	22982	a121-130-454
C6	100062	CAP, CERAM, .01 MFD, 100V, 10%	72482	8121-1.41-41-1- 1038
c7	100062	CAP, CERAM, .01 MFD, 1004, 10%	72982	8121 - 100 - 45
83	100062	CAP, CERAM, .01 MED, 160V, 10%	72982	
63	100062	CAP, CERAM, .01 MED, 1004, 10%	72982	al 21 - 100 - 15+0 - 1038
C10	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-149-01-1 103k
c11	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	-121-100-7580-
C12	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-100-#560- 1038
C13	100062	CAP, CERAM, .OI MFD, 1004, 10%	72982	8121-100-*580
61	200197	TRANSISTOR, NPN	04713	NP 5-HÌÚ
05	200197	TRANSISTOR, NPN	04713	NP 5 - N1 0
50	200197	TRANSISTOR, NPN	04713	MPS-H10
24	261002	TRANS ISTOR, NPN	04713	2415-420

REF. R DESIG. R Z14 0 214 0 112 4 113 4	RACAL-DANA		50	MFG.
	P/N	DESCRIPTION	x	N/N
	080002	RES NETWORK, CERMET, 500 OHM, 8P7R, 2%	11236	750-81-R500
+	401728	PCB ASSY., MCC2 SYNCH	21793	401728
	411726	PC BOARD, SIGNAL COND. (UNLOADED)	21793	411726
115	453936	RETAINER, FOAM, ADHESIVE	21793	453936
116	600786	POST, TERMINAL (TP5-12, W1 (2)) (10 REQ'D)	00779	1-87022-0
	610912	CLIP. FLAT. CABLE	34785	031-0100
123	500022	WIRE, BARE COPPER, TRIMMED, SOLID, 22 GA	21793	500022
-	610227	NUT, PRESS, 2-56 (6 REQ'D)	46384	KF2-256
	610612	STANDOFF, SWAGE, 4-40 X .453 (2 REQ'D)	06540	95368-29- A0440-16
126	611032	SPACER, .2 CTR04 SHT, 2-LEAD (2 REQ'D)	32559	302-200
	611043	WASHER, FLAT, #2, NYLON (2 REQ'D)	86928	5610-9-20
	611059	CONNECTOR, DIP, LOW PROFILE, 40P	91506	240-AG+390
130	611060	CONNECTOR, 01P, LOW PROFILE, 16P (2 REQ'D)	91506	216-AG~39D
132	615017	SCREW, PPH, 2-56 X .438 (2 REQ'D)	1	
133	615019	SCREW, PPH, 2-56 X .625 (4 REQ.D)	1	
134	616252	SCREW, PPH, SEMS ASSY., 4-40 X .312 (2 REQ'D)	78189	1
135	617126	WASHER, LOCK, #2, LIGHT SERIES (4 REQ'D)	1	
137	920563	BEADS, SHIELDING (8 REQ.D)	02114	56-59065/48
139	920962	LOCTITE, 242, MED STR.	05972	242

-29

8-30

7 - 33
Figure

401728 - PCB ASSY., AMCC2 SYNCH (CONT'D)

æ

-

REF DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	MFG. P/N
11	230787	IC, DIGITAL, TRIPLE LINE REC'R	04713	MC10116P
U2	230787	IC, DIGITAL, TRIPLE LINE REC'R	04713	MC10116P
03	230442	IC, DIGITAL	04713	MC 10124
04	230785	IC, DIGITAL, TRIPLE X OR GATE	04713	MC10H107
05	230787	IC, DIGITAL, TRIPLE LINE REC'R	04713	MC10116P
U6	230789	IC, DIGITAL, ECL/TIL CHIP	21793	230789
U7	230735	IC, COMPARATOR, DUAL ULTRA FAST	52648	SP96870G
21	080075	RES RETWORK, CERMET, 470 UNM, 7R	11236	750-81-8470
12	080073	RES NETWORK, CERMET, 470 OHM, 5R	11236	750-61-8470
23	080073	RES NETWORK, CERMET, 470 DHM, 5R	11236	750-61-R470
24	080064	RES NETWORK, CERMET, 330 OHM, SR	11236	750-61-8330
25	080073	RES NETHORK, CERMET, 470 OHM, 5R	11236	750-61-8470
26	080075	RES NETWORK, CERMET, 470 OHM, 7R	11236	750-81-8470
27	080064	RES NETWORK, CERMET, 330 OHM, 5R	11236	750-61-R330
28	080064	RES NETWORK, CERMET, 330 OHM, 5R	11236	750-61-8330
211	080004	RES NETWORK, CERMET, 4. JK, 6P5R, 2X	11236	750-61-R4.7K
Z12	080074	RES NETWORK, CERMET, 22K, 5R	11236	750-61-R22K
213	080004	RES NETWORK, CERMET, 4.7K, 6P5R, 2%	11236	750-61-84 7K
214	080004	RES NETWORK, CERMET, 4. 7K, 6P5R, 2%	11236	750-61-R4, 7K
215	080074	RES NETWORK, CERMET, 22K, 5R	11236	750-61-R22K
6	411728	PCB, AMCC2, SYNCH (UMLOADED)	21793	411728
20	601019	CONNECTOR, TERM. STRIP, 20P, (2 REQ'D)	55322	TS-120-G-A1

-

generation of the state of the

2

	rigure /-JJ B	
		MFG. P/R
		91506 240-403390
CONNECTOR, DIP, LOW PROFILE, 16P (3 REQ'D)	91506	91506 216~AG 39A
	11P. LOW PROFILE. 40P 11P. LOW PROFILE. 16P (3 REQ'D)	NP, LOW PROFILE, 40P MP, LOW PROFILE, 16P (3 REQ'D)

-	-

÷,

-4

3

COLOR STATES

Ŋ

L

ž		

401727 -	PCB ASSY., D1	PCB ASSY., DISPLAY KEYBOARD (CONI'D) Figure	7-36 F	
REF DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	MFG. P/N
CR 10	210108	DIODE, LIGHT EMITTING, RED	25088	C0H5122
CR11	210106	DIODE, LIGHT EMITTING, RED	25088	LOWITL
CR12	210106	DIODE, LIGHT EMITTING, RED	25088	LOH112
CR13	210108	DIODE, LIGHT EMITTING, RED	25068	000525
CR14	210108	DIODE, LIGHT EMITTING, RED	25038	1045122
CR15	210108	DIODE, LIGHT EMITTING, RED	25088	. LANS1. 4
CR16	210106	DIODE, LIGHT EMITTING, RED	1 25088	1.0812.1.1.1
CR17	210106	DIODE, LIGHT EMITTING, RED	25086	LOUDI.
CR18	210108	DIODE, LIGHT EMITTING, RED	25085	LDH5222
CR19	210106	DIODE, LIGHT EMITTING, RED	1 25038	L0H1112
CR 20	210106	DIODE. LIGHT EMITTING, RED	25088	L041112
CR21	210106	DIODE, LIGHT EMITTING, RED	25068	- LOH112
CR22	210106	DIODE, LIGHT EMITTING, RED	25035	LOH1112
CR23	210108	DIODE, LIGHT EMITTING, RED	25088	: LDH5122
CR24	210108	DIODE, LIGHT EMITTING, RED	25086	LOMÓIZZ
CR 25	210108	DIODE, LIGHT EMITTING, RED	25058	. LDH5122
CR 26	210108	DIODE, LIGHT EMITTING, RED	25088	L045122
CR27	210108	DIODE, LIGHT EMITTING, RED	25088	LDH5L2C
CR 28	1 210108	DIODE, LIGHT EMITTING, RED	25038	LONSLIL
CR 29	210106	DIODE, LIGHT EMITTING, RED	25068	LOH1:2
CR 30	1 210106	DIODE, LIGHT EMITING, RED	25088	LOH112
CR 31	210106	DIODE, LIGHT EMITTING, RED	55083	LOHNIC
CR32	210106	DIODE, LIGHT EMITTING, RED	25058	
CR 33	210106	DIODE, LIGHT EMITING, RED	25088	L'ERRE L'AND

-	HFG. P/H	2 8131LP-100- 651-104M	2 8131LP-100- 651-104M	2 8131LP-100- 651-104M	2 8131LP-100- 651-104M	7 T 1355F685M035AS	2 8131LP-100- 651-104M	2 8131LP-100- 651-104M	12 8131LP-100- 651-104M	12 8131LP-100- 651-104M	12 8131LF-100- 651-104M	38 LOH1112	36 LDH1112	38 LDH5122	98 LDH1112	88 L0H112	88 LDH5122	88 LDH1112	38 LDN1112	88 LDH5122
figure 7-36	FSC	72982	72982	72982	72382	05397	72982	72982	12982	x 72982	x 72982	25088	25086	25088	25088	25088	25088	25088	25088	25088
.AY KEYBOARD	DESCRIPTION	CAP, CERAM, .1 MED, LOW PROFILE, 20X	CAP, CERAN, 1 NFD, LOW PROFILE, 20X	CAP, CERAM, J MED, LOW PRUFILE, 20%	CAP, CERAM, 1 MED, LOW PROFILE, 20%	CAP, TANTA, 6.8 MFD, 354, 20%	CAP, CERAM, .1 MFD, LOW PROFILE, 20%	CAP . CERAM 1 MFD, LOW PROFILE, 20%	CAP, CERAM, .1 MED, LOW PROFILE, 20%	CAP, CERAM, .1 MFD, LOW PROFILE, 20%	CAP, CERAM, .1 MFD, LOW PROFILE, 20%	DIODE, LIGHT EMITTING, RED	DIODE, LIGHT EMITING, RED	DIODE, LIGHT EMITTING, RED						
PCB ASSY., DISPLAY KEYBOARD	RACAL-DANA 1	100133	££1001	££1001	100133	110126	100133	100133	100133	100133	100133	210106	210106	210108	210106	210106	210108	210106	210106	210108
401727 - 6		0	C2	3	Ca	CS	C6	C7	8	63	C10	CRI	CR2	CR3	CR4	CR5	CR6	CR.7	CR8	CR9

.....

REF DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	MFG. P/N
CR 34	210106	DIODE, LIGHT EMITTING, RED	25088	LDH1112
CR 35	210106	DIODE, LIGHT EMITTING, RED	25088	LDH1112
CR 36	210108 ·	DIODE, LIGHT EMITTING, RED	25088	L0H5122
CR 37	210108	DIODE, LIGHT EMITTING, RED	25088	LDH5122
CR 38	210108	DIODE, LIGHT EMITTING, RED	25088	L0H5122
CR 39	210108	DIODE, LIGHT EMITTING, RED	25088	LDH5122
CR 40	210106	DIODE, LIGHT EMITTING, RED	25088	L0H1112
CR41	210108	DIODE, LIGHT EMITTING, RED	25088	L0H5122
CR 42	210108	DIODE, LIGHT EMITTING, RED	25088	L0H5122
CR43	210106	DIODE, LIGHT EMITTING, RED	25088	LDI41112
CR 44	210106	DIODE, LIGHT EMITTING, RED	25088	L0H1112
CR45	210106	DIODE, LIGHT EMITTING, RED	25088	LDH1112
CR46	210108	DIODE, LIGHT EMITTING, RED	25088	L0H5122
CR 47	210108	DIODE, LIGHT EMITTING, RED	25088	L0H5122
CR 49	210106	DIODE, LIGHT EMITTING, RED	25088	LDH1112
CR 50	210108	DIODE. LIGHT EMITTING, RED	25088	L0H5122
CR51	210108	DIODE, LIGHT EMITTING, RED	25088	LDI65122
CR 52	210106	DIDDE, LIGHT EMITTING, RED	25088	LDI41112
CR53	210108	DIODE, LIGHT EMITTING, RED	25088	L0H5122
CR 54	210108	DIODE, LIGHT EMITTING, RED	25088	L0H5122
tsa	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25088	01-76510
052	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25088	DI76510
053	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25088	DL-76510
	~ ~ ~ ~			

•

···· ·

Figure 7 -	
401727 - PCB ASSY., DISPLAY KEYBOARD (CONT'D)	•

. سر

•

••••	
L.	
50	
7-36	
Figure	
LL_	

a a construction of the second of the second

Second second second

A second s

Same and

Constant Production of Assessed

Å.

REF Desig.	RACAL-DANA P/N	DESCRIPTION	F.SC	MF6. P/N
0.55	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25088	
D56	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25088	0L - 76510
057	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25053	96+705tv
D58	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25088	01-76510
059	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25068	. DL-76510
0510	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25088	01-76510
0511	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25088	01-76510
0512	210104	DESPLAY, 7 SEGMENT, 4 DIGIT	25088	013408
0513	210104	DISPLAY, 7 SEGNENT, 4 DIGIT	25068	01,3405
i d	601223	CABLE ASSY., 34 COMDUCTOR	52072	CA-03410P2L - 126/341052-3- 00-003
81	000561	RES, CARBON, 560 QIM, 5%, 1/44	81349	RCO/GF561J
R2	000561	RES. CARBON, 560 0HM, 5%, 1/4H	81349	RC07GF561J
83	000103	RES, CARBON, 10K, 5%, 1/4W	81349	R(076F103.)
R4	000103	RES, CARBON, IOK, 5X, 1/4H	81349	RC076F103J
RS	000561	RES, CARBON, 560 DHM, 5%, 1/4W	81344	RC076F561.
R6	£01000	RES. CARBON, 10K, 5%, 1/4H	81349	. 400/01/030
R.7	000103	RES, CARBON, 10K, 5%, 1/44	- 81349	RC076F103.1
51	601211	SWITCH, PUSHBUTTON	21793	601211
52	601211	SWITCH, PUSHBUITON	21793	112109
53	601211	SWITCH, PUSHBIFTON	21/03	
54	601211	SWITCH, PUSHBUTIUM	21/93	<pre>/ 0.01.11</pre>

REF      RACAL-DAMA      DESCRLIPTION        DESIG.      P/N      DESCRLIPTION        S29      601211      SWITCH, PUSHBUTTON        S30      601211      SWITCH, PUSHBUTTON        S31      601211      SWITCH, PUSHBUTTON        S32      601211      SWITCH, PUSHBUTTON        S33      601211      SWITCH, PUSHBUTTON        S34      601211      SWITCH, PUSHBUTTON        S35      601211      SWITCH, PUSHBUTTON        S35      601211      SWITCH, PUSHBUTTON        S35      601211      SWITCH, PUSHBUTTON        S35      601211      SWITCH, PUSHBUTTON        S36      601211      SWITCH, PUSHBUTTON        S35      601211      SWITCH, PUSHBUTTON        S36      601211      SWITCH, PUSHBUTTON        S36      601211      SWITCH, PUSHBUTTON        S36      601211      SWITCH, PUSHBUTTON        S37      601211      SWITCH, PUSHBUTTON        S38      601211      SWITCH, PUSHBUTTON        S41      SWITCH, PUSHBUTTON      U        S41      SWITCH, PUSHBUT	REF      RACAL-DAMA      D        0E516.      P/N      D        529      601211      S        530      601211      S        531      601211      S        533      601211      S        534      601211      S        535      601211      S        536      601211      S        536      601211      S        536      601211      S        536      601211      S        537      601211      S        538      601211      S        539      601211      S        539      601211      S        539      601211      S        539      601211      S        540      601211      S        541      920905      U        U1      230457      U        U5      230356      U        U6      230356      U        U6      230356      U        U7      230056
	REF 0ESIG. 529 530 533 534 535 534 535 534 536 536 537 537 537 538 536 537 537 536 537 537 536 536 537 536 537 536 536 537 536 536 537 537 536 537 536 537 536 537 537 536 537 537 536 537 537 537 537 537 537 537 537 537 537
REF 06516. 529 530 533 533 533 533 533 533 533 533 533	
MFG.        P/N        601211	
FSC      MFG. P/N        21793      601211 <td>FSC        21793</td>	FSC        21793

401727 - PCB ASSY., DISPLAY KEYBOARD (CONT'D) DESCRIPTION

SWITCH, PUSHBUTTON SWITCH, PUSHBUITON SWITCH, PUSHBUITON SWITCH, PUSHBUTTON SWITCH, PUSHBUITON SWITCH, PUSHBUITON SWITCH, PUSHBUTTON SWITCH, PUSHBUITON SWITCH, PUSHBUTTON SWITCH, PUSHBUTTON SWITCH, PUSHBUITON SWITCH, PUSHBUTTON RACAL-DANA P/N 601211 522 • • REF DESIG. **S**25 526 S28 \$19 \$20 52 I S23 524 527 **S**15 516 **S17** S18 510 \$11 S12 513 S14 55 56 <u>58</u> 59 S

33

8-:

REF DESIG.	RACAL -DAHA P/H	DESCRIPTION	FSC	НЕ G. Р/Н
8200	921015	FAN, DC, 20 CFM, 2.38 SQ	21793	921015
C200	110126	CAP, TANTA, 6.8 MFD, 35V, 20%	05 397	135556858893545
C201	110126	CAP, TANTA, 6.8 MFD, 35V, 20%	05397	1365F683N035#a
CR 200	230594	IC, FULL WAVE RECT. BRIDGE	27777	ун148
J211	601219	CONNECTOR, PMR, EMI FILTER	05245	6.14
114	601215	CONNECTOR, PWR, HOUSING, 15P	00779	1-350244-9
P13	601216	CONNECTOR, PWR, HOUSING, 6P	00779	6-1:2058-1
P20	611055	CONNECTOR, CABLE, 4 PIN	00779	530554-3
0200	200301	TRANSISTOR, PWP, PWR, 75W	04713	MUE 24551
0201	200302	TRANSISTOR, NPN, PWR, 75W	04713	MJE 3055 T
\$200	601112	SWITCH, ROCKER, DPST	NOTE 3 TABLE 8.1	1855.1102
u200	230788	IC, LINEAR, V REG	04713	LM340AT-5.0
2	404331-001	ASSY., REGULATOR	21793	404331-001
5	404331-002	ASSY., POWER RECPTLE	21793	404331-002
10	454592	BOOT, CONN. INSULATOR	21793	454592
11	454763	PANEL, REAR	21793	454763
13	454822-020	HOUSING, FAN, STD.	21743	454822-020
14	454823	GUARD, FINGER, FAN	21793	454823
15	454824	NEATSINK, BRKT, RIGHT	21793	454824
16	454825	HEATSINK, BRKT, LEFT	21793	454825

				1
401727 -	PCB ASSY., DIS	- PCB ASSY., DISPLAY KEYBOARD (CONT'D)	Figure 7-36	Ē
REF DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	HFG. P/N
26	411727	PCB, DISPLAY, KEYBOARD (UNLOADED)	21793	411727
29	454817	SPACER, LED, 7 POSITION (2 REQ'D)	21793	454817
30	454817-021	SPACER, LED, 3 POS. MOD.	21793	454817-021
31	454817-022	SPACER, LED, 4 POS. MOD.	21793	454817-022
39	611057	SPACER, LED, 1 POS. (7 REQ'D)	21793	611057
40	611065	SPACER, 14-PIN DIP (2 REQ'D)	32559	814-100
43	921007	CAP, SWITCH, GRAY (25 REQ'D)	21793	921007
44	921009	CAP, SWITCH, BLUE	21793	921009
46	921049-01	CAP, SWITCH, "1"	21793	921049-01
47	921049-02	CAP, SWITCH, "2"	21793	421049-02
48	921049-03	CAP, SWITCH, "3"	51793	921049-03
49	921049-04	CAP, SWITCH, "4"	21793	921049-04
50	921049-05	CAP, SWITCH, "5"	21793	921049-05
51	921049-06	CAP, SWITCH, "6" (2 REQ'D)	21793	921049-06
52	921049-07	CAP, SWITCH, "7"	21793	921049-07
53	921049-08	CAP, SWITCH, "8"	21793	921049-08
54	921049-09	CAP, SWITCH, "0"	21793	921049 -09
55	921049 -010	CAP, SWITCH, "."	21793	y2104y -010
56	921049-011	CAP, SWITCH, "EXP"	21793	921049-011
57	921049-012	CAP. SWITCH, "CE"	21793	921049-012
58	921049-013	CAP, SWITCH, "+/~"	21793	921049-013

8-34

.

Second Second

A LEAST AND A REAL

Second and the second

a se de activité de la constante. La constante de la constante d

permanentari dan sebagai dan sebaga

And a second sec

REF DES1G.	RACAL-DANA P/N	DESCRIPTION	FSC	њ°б. Р/И
52	611053	TERMINAL, CRIMP (2 REQ'D)	00779	530553-2
55	615068	SCREW, PPH, 6-32 X 1.50 (4 REQ'D)	-	
57	616252	SCREW, PPH, SEMS ASSY., 4-40 X .312 (4 REQ'D)	78159	-
59	617005	NUT, HEX, 6-32		Paratura Ata
61	617103	WASHER, FLAT, #6, LIGHT SERIES (4 REQ'D)	1	
63	617128	WASHER, LOCK, #6, LIGHT SERIES (4 REQ'D)	****	
65	920364	FUSE, SLO BLO, IA	75915	<100-E1E

A	М <sup>-</sup> б. Р/Х				<b>a</b>						ļ	The second se				1416-6	60196-3	60059-2	641294-1	1188	14875	60-11-5791- 1674			87077-1
39	FSC	1	1	1			-								.	83330	00779	00779	61100	53421	13103	18565			6//00
- ASSY., REAR PANEL (CONT'D) Figure 7-39	DESCRIPTION	WIRE, TEFLON, STR. 186, RED	WIRE, TEFLON, STR, 186, BLK	WIRE, TEFLON, STR, 18G, WHT	TUBING, SHRINK, .09310, BLK	WIRE, TEFLON, STR, 18G, ORG	WIRE, TEFLON, STR, 186, BLK/RED	WIRE, TEFLON, STR, 18G, BLK/ORG	WIRE, TEFLON, STR, 186, WHT/ORG	WIRE, TEFLON, STR, 186. YEL	WIRE, TEFLON, STR, 18G, GRN	WIRE, TEFLON, STR, 18G, BRN	WIRE, TEFLON, STR, 186, GRN/YEL	WIRE, TEFLOW, STR, 18G, BLU	WIRE, TEFLON, STR, 18G, VIO	LUG, SOLDER	TERMINAL, RECEPTACLE	TERMINAL, CRIMP, .039 DIA	TERMINAL, CRIMP, 18-26	CABLE TIE	WASHER, SHOULDER, TO-220	WASHER, INSULATING, TIP-32 STYLE	SCREW, PPH, 4-40 X .375	TUBING, CLR, 3/16" DIA	KEY, POLARIZING, PLHG
ASSY., REAR P	RACAL-DANA P/N	52222	500052	500061	500064	522333	500070	500071	500074	522244	500212	500214	500215	500216	522777	600022	600745	601011	601212	610777	610820	158019	610889	500056	611052
404331 -	REF DESIG.	17	18	19	20	21	22	23	24	25	26	27	28	- 52	30	31	33	35	38	44	46	48	49	50	51

•

мij.,

-35

The second s

----

¥

figure 7-40

Figure 7-41

401752 -	401752 - PCB ASSY., REAR INPUT	AR INPUT		8
REF DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	н-6 Р/Н
1	411752	PCB, REAR LIPUT (LINLOADED)	11715	411752
4	601213	CONNECTOR, EDGE, PLUG 72 PIN (2 REQ'D)	57856	PR36-6141-15
6	610227	NUT, PRESS, 2-56 (4 REQ'D)	46384	KF2-256
8	615017	SCREW, PPH, 2-56 X ,438 (4 REQ'D)	1	
6	920962	LOCTITE, 242, MED STR	05972	242
10	610198	WASHER, FLAT, NYLON, #4 (4 REQ'D)	86928	5610-10-31

06540 8224-55-0632-F

616255

21793

SCREW, PPH, SEMS ASSY (9 REQ'D) STANDOFF, 6-32 X 1.25 (5 REQ'D) CABLE ASSY., 72 CONDUCT

601222

FSC 21793 21793

DESCRIPTION PCB ASSY., REAR INPUT

404378 - ASSY., REAR INPUT (OPT. 01)

RACAL -DANA P/N 401752 601222 611058 616255

REF DESIG.

5

თ <del>،</del> .

MFG. P/N 401/52

8-36	
------	--

in the second se

E.

252

4

Ì

1

1

				-
404384 -	404384 - 0PT. 04E, 0SCILLATOR	LLATOR Figure 7-42	7-42	c
REF DESIG.	RACAL -DANA P/N	DESCRIPTION	FSC	MFG. P/N
3	404386	OSCILLATOR ASSY	51793	404386
5	610777	CABLE TIE	53421	r18¥
7	611067	SCREW, METRIC, M3 X 8 (2 REQ'D)	-	
6	617102	WASHER, FLAT, #4, LIGHT SERIES (2 REQ'D)		-
10	617127	WASHER, LOCK, #4, LIGHT SERIES (2 REQ'D)	-	

404386 -	404386 - 05CILLATOR ASSY. (0PT. 04E)	Y. (0PT. 04E) Figure 7-43	7-43	c
REF DESIG.	RACAL-DANA P/H	DESCRIPTION	FSC	HFG. P/N
٩٩	611056	CONNECTOR, CABLE, 5-PIN	21793	, Q 5
1	401822	PCB ASSY, TXDBLER	16/12	4015.4
2	454879	FREQUENCY SID, 5 MIL	51793	154870
4	500064	TUBING, SHRINK, .093 ID	-	:
6	610304	SPACER, 1/4 0 X 1/2 LG (2 REQ'D)		
8	611074	SCREW, METRIC, M3 X 10 (2 REQ'D)	-	ł
10	617102	WASHER, FLAT, #4, LIGHT SERIES (2 REQ'D)		-
11	617127	WASHER, LOCK, #4, LIGHT SERIES (2 REQ'D)	-	1
13	50009	TUBING, SHRINK, .125 ID, BLK	29005	RNF -100-1-1/S
15	500174	CABLE, COAX, LOW THERMAL	21793	500174
17	524555	WIRE, TEFLON, STRANDED, 24 GA, GRN	;	
18	524929	WIRE, TEFLON, STRANDED, 24 GA, WHI/RED	-	-
20	610/77	CABLE TIE	53421	1138
22	611052	KEY, POLARIZING, PLUG	00779	1-10/8
23	611053	TERMIHAL, CRIMP	00779	530553-2

·······

ర	ن	ð

A	MFG. P/N	v J1 206 Y1 U3PF	1 N4149	UD LOOM	nukt n2	PURENS	MCR18-33 0HM-5%	MCR18-100 0HM-5%	MCR19+1K-5X	MCR18-470 UHM-5%	MCR18-1.5K-5%	MCR18-3,9K-5%	MCR18-1.5K-5%	MCR13-1K-5%	MCR18-39K-5%	MCR18-15K-5X	MCR18-330K-5%	MCR18-10K OHM-5%	MCRIH-IK-5%	MCR18-3.9K-5%	MCRI8-100 UHM-5%	MCR18-1K-5%	MCR18-51 OHN-5%	R-23-7143	R-24-3537	411822	AVL UG1 107 / U208
-44	FSC	95275	14433	83125	04/13	04713	65940	65940	65940	65940	65940	65940	65940	p5940	65940	65940	65540	65940	65940	65940	65940	65940	65940	21793	21793	21793	19738
Figure 7-44	DESCRIPTION	CAP, CHIP, IONF	0100E, S1L1CON	CHOKE, 10%, 100 UH	IRANS, PNP	TRANS, NPN	RES, CHIP, 33 OHM, 1/8W, 5%, 200V	RES, CHIP, 100 OHM, 1/8W, 5%	RES, CHIP, IK, 1/84, 5%, 2004	RES, CHIP, 470 OHM, 1/8W, 5X	RES, CHIP, 1.5K, 1/8W, 5%, 200V	RES, CHIP, 3.9K, 1/8W, 5%, 200V	RES, CHIP, 1.5K, 1/8W, 5%, 200V	RES, CHIP, IK, 1/84, 5%, 200V	RES, CHIP, 39K, 1/8W, 5X, 200V	RES, CHIP, 15K, 1/8W, 5%, 200V	RES, CHIP, 330K, 1/84, 5X, 200V	RES, CHIP, 10K, 1/84, 5%, 200V	RES, CHIP, 1K, 1/84, 5%, 200V	RES, CHIP, 3.9K, 1/8W, 5%, 200V	RES, CHIP, 100 OHM, 1/8W, 5%	RES, CHIP, 1K, 1/8W, 5%, 200V	RES, CHIP, 51 OHM, 1/8W, 5%, 200V	TRANSFORMER	TERMINAL ASSY.	PCB, DOUGLER (UNLOADED)	AV LUGS (3 RLQ'U)
PCB ASSY., DOUBLER	RACAL-DANA P/N	R-21-1301	к-22-1029	10151	5002	200298	R-20-5776	R-20-5764	R-20-5792	R-20-5785	R-20-5794	R-20-5798	R-20-5794	R-20-5792	R-20-5808	R-20-5803	R-20-5816	R-20-5768	R-20-5792	R-20-5798	R-20-5764	R-20~5792	R-20-5814	R-23-7149	R-24-3537	411822	R-24-3519
401822 - P	REF DESIG.	C1 -9	2-10	5	01-2	Q3-5	RI	R2-3	84	R5 - Ó	87	R8-9	R10	R11	R12	R13	814	RI5	RIÓ	R17-18	R19	R20	R21	11-2	IdI	10	54

i.

	3 50 1053/1037			
REF DES IG.	RACAL-DANA	OCSCRIPTION	FSC	њ6. - Р/Н
	920204	FUSE, SLU BLU, .50A., 25UV	75915	75915 Jabl/2aud

. -

•

Crussescer.

J

a a strange and a strange

And the second second second

404293 -	404293 - BOTTOM COVER ASSEMBLY	ASSEMBLY Figure 7-48		
 REF. DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	MFG. P/N
 	454351	BAIL	21793	454351
2	454354	COVER	21793	454354
3	920958	RIVET (4 REQ'D)	98388	3188
4	454355	PAD, FOOT (4 REQ <sup>'</sup> D)	21793	454355
 5	920504	ADHESIVE, SCOTCH GRIP	04963	4475
9	454621	F00T (4 REQ'D)	21793	454621
7	610554	SCREW, TAP, #8-18x3/8, TYPE B (4 REQ <sup>1</sup> D)	08226	PTH-8-18×3/8- SS-BLK
8	454542	PLATE (4 REQ'D)	21793	454542

·····

19

Figur
KIT
SL I DE
RACK
404183 -

.\*

areas a

and the second s

-

• •	h. MEG. P/N	3 454597	3 454488	3 610920	3 615091	3 454489 .	6 MS35206-243	6 SP0551	6 MS35649-282	6 MS35338-42	4 AN960-8	3 610910	3 615325	610921	3 454422	03 615093	3 611011	33 454490	33 454323
	FSC	21793	21793	21793	21793	21793	90696	05236	906900	906906	88044	21793	21793	21793	21793	21793	21793	21793	21793
T Figure 7-49	DESCRIPTION	RETAINER, COVER (2 REQ'D)	KIT, BRACKET (INCLUDES ITEMS 6 THRU 10)	NUT, RETAINER (8 REQ'D)	SCREW, PPH, 10-32x.500 (8 REQ <sup>+</sup> D)	SLIDE (2 REQ'D)	SCREW, PPH, 8-32x.375 (8 REQ <sup>'</sup> D)	BRACKET (4 REQ'D)	NUT, #8-32 (8 REQ'D)	WASHER, LOCK , #8 (8 REQ'D)	WASHER, FLAT, #8 (8 REQ'D)	SCREW, PPH, 8-32x.312 (8 REQ <sup>0</sup> )	SCREW, PFH, 8-32x.500 (4 REQ <sup>1</sup> D)	WASHER, FLAT, #8 (2 REQ'D)	EAR, MOUNTING (2 REQ'D)	SCREW, PPH, 10-32x.750 (4 REQ <sup>0</sup> )	SCREW, PFH, M4x12 (4 REQ'D)	MOUNTING BLOCK, SLIDE (6 REQ'D)	INSERT, CORNER (2 REQ'D)
404183 - RACK SLIDE KIT	RACAL-DANA P/N	454597	454488	610920	615091	454489	1	1	t F	1	1	610910	615325	610921	454422	615093	611011	454490	454323
404183 -	REF. DESIG.		5	m	4	5	6	7	8	6	10	11	12	13	14	15*	15*	16	17

.

,

\*For Ref. Desig. 15, use screw with English or metric dimensions as appropriate.

,

#### AMENDMENT

### Racal-Dana Model 1995/1996 Instruction Manual Publication No. 980599 January 5, 1989

1. Add the following subassemblies to the Drawings section:

- a. Insert Change Page 7-48, 404293, Bottom Cover Assembly.
- b. Insert Change Page 7-49, 404183, Rack Slide Kit.

2. Add the following Parts Lists for the above two assemblies:

a. Insert Change Page 8-39, 404293, Bottom Cover Assembly.

b. Insert Change Page 8-40, 404183, Rack Slide Kit.

3. Page 7-9. Schematic, Channel C (Zone D4-6):

- a. Change "L2" to "R9".
- b. Change "L3" to "R11".

c. Change "L4" to "R15".

4. Page 8-5, 404332 Chassis Parts List:

- a. Ref(erence) Desig(nator) "9" should be "4".
- b. Ref(erence) Desig(nator) "12":

Change Racal-Dana and Manu(facturers) P/N to "454762".

c. Ref(erence) Desig(nator) "14":

Change Racal-Dana and Manu(facturers) P/N to "454765".

5. Page 8-6, 404389 Channel C Parts List:

Ref(erence) Desig(nator) C23:

- a. Change Racal-Dana P/N to "R-21-1788".
- b. Change Manu(facturers) P/N to "VJL206A120JF".

6. Page 8-7, 404389 Channel C Parts List:

Ref(erence) Desig(nator)s R9 and R11:

- a. Change Racal-Dana P/N to "R-20-5786".
- b. Change resistor value to "270 ohm".
- c. Change Manu(facturers) P/N to "MCR18-270-5PCT".
- 7. Page 8-16, 401725 Motherboard Parts List:

to provide the set of the same

Add R52 and R53, Racal-Dana P/N 000511,

RES, CARBON, 510 ohm, 5%, 1/4 W,

ÉSC: 81349 MFG. P/N: RC07GF511J

- Page 8-37, 404386, Oscillator Assembly Parts List:
  Ref(erence) Desig(nator) "J4" should be "J14".
- Page 8-38, 401822, Doubler Parts List:
  Ref(erence) Desig(nator) "58" should be "68".

404459 OSC., RUBIDIUM STANC. OPTION 04R

**`**}

A second second

.

	RACAL-DANA   P/N	DESCRIPTION	: · FSC	MANUFACTURER'S P/M
 J23	1600545	PLUG, 3 PIN	27264	1625-3P-1
P21	661216	CONNECTOR, PWR, HOUSING, 6 PIN	:00775	ļ1−35−0241−9
		PCB ASSY, RUBIDIUM OSC. P.S.	21793	401858
• /	404565	MODULE ASSY, RUBIDIUM OSCILLATOR	:21793	1404565
• •	455187	MOUNTING BRACKET, RUBIDIUM OSC.	121793	455187
• •	455189	MOUNTING PLATE, POWER SUPPLY	21793	455189
	500002	TUBING, SHRINK, 187 ID	180945	M23053/5-105-0
	1500133	CABLE, SHIELDED, 22GA, 3 COND.	170903	8771
111)A/R	1520111	WIRE, TEFLON STRANDED, 20G,	i	
(12)A/R	520333	IWIRE, TEFLON STRANDED, 20GA, BRN	1	-
(13)A/R	520444	IWIRE, TEFLON COATED, STRANDED, 20GA, YEL		-
(14)A/R	1520555	WIRE, TEFLON STRANDED, 20 GA, GRN	:	!
1613		ITHERMINAL PIN, MALE, .062 (3 REQ'D)	27264	1854
		ITERMINAL, CRIMP, 18-26	100779	1641294-1
• •		WIRE SPLICE, 22-18GA (3 REQ'D)	53387	558
		ICABLE TIE	16956	108-432
(26)4	1615045	ISCREW, PPH, 4-40X.437	1	
	615556	ISCREW, PFH, 6-32 X .250	[	j
• •	616252	SCREW, PPH, SEMS ASSY, 4-40X.312	78189	63-040545-25
		IWASHER, FLAT, #4, LIGHT SERIES	-	1
/		WASHER, LOCK, #4, LIGHT SERIES	۱ <del></del>	- www.

•

.

2

404565 MODULE ASSY, RU OSC

. .....

\_\_\_\_\_\_

je vyrania stranisticki strani

REF DESIG -	RACAL-DANA	DESCRIPTION		
			FSC	MANUFACTURER'S P/N
P23	600379	RECEPTACLE, 3-PIN	127264	11625-3R
{1}1	455185	HEAT SINK, RUBIDIUM OSC.	121793	455185
{2}2	455186	COVER, RUBIDIUM OSC, HOUSING (2 REQ'D)	i21793	455186
{3}2	455188		121793	455188
{5}A/R	500002	TUBING, SHRINK, .187 ID	180945	M23053/5-105-0
(6)A/R	500064	TUBING, SHRINK, .093 ID, BLK	29005	RNF-100-1-3/32
{7}A/R	500254	CABLE, COAXIAL, 50 OHM	92194	9178B
{9}A/R	520111	WIRE, TEFLON STRANDED, 20G,	j	-
{10}A/R	520333	WIRE, TEFLON STRANDED, 20GA, BRN	1	i
{11}A/R	520444	WIRE, TEFLON COATED, STRANDED, 20GA, YEL	-	<b>j</b>
{12}A/R	520555	WIRE, TEFLON STRANDED, 20 GA, GRN		
{15}3	600381	TERMINAL PIN, FEMALE, .062 (3 REQ'D)	27264	102-06-1855
{17}4	610777	CABLE TIE	16956	08-432
	611052	KEY, POLARIZING, PLUG	00779	187077-1
{20}2	611053	TERMINAL, CRIMP	00779	530553-2
{21}1 +	<del>4</del> 511056	CONNECTOR, CABLE, 5-PIN	21793	611056
{22}1	611178 -	TIE WRAP, SCREW MOUNT	06915	W1TS-18MR
{24}2	615047	SCREW, PPH, 4-40 X _625 (2 REQ'D)	1 -	-
{26}4	615541	SCREW, PFH, 4-40X.250	<del>-</del>	i-
{27}8	615543	ISCREW, PFH, 4-40X.375	i	i -
{29}4	615705	SCREW, PFL, 4-40 X .500 (4 REQ'D)	i	-
{31}2	617102	WASHER, FLAT, #4, LIGHT SERIES		-
{33}6	617127	WASHER, LOCK, #4, LIGHT SERIES		
(35)A/R	920469	THERMAL JOINT COMPOUND	13103	250
{37}1	921090	RUBIDIUM OSCILLATOR	155761	FRS-814-102-1

•

401858	PC8	ASSY,	. ≁RU	OSC	PWR	SUPPLY

DESIG	P/N	DESCRIPTION	FSC	I MANUFACTURER'S P/M
C 1	 _110225	CAP, AL. ELECT., 2200 UF, 50V	105397	ISME50T222M18X40LL
C 2	[110225	ICAP, AL. ELECT., 2200 UF, 50V	105397	SME50T222M18X4OLL
СЗ	1110126	ICAP, TANTA, 6.8UF, 35V, 20 PERCENT	105397	17355F685M035A5
C4	1110143	CAP, TANTA, 1 UF, 35V, 20 PERCENT	105397	1 T 3 5 5 A 1 0 5 M 0 3 5 A S
CR1	210004	DIODE, SILICON	181349	1N4004
CR2	210004	DIODE, SILICON	81349	I 1N4004
CR3	210004	(DIODE, SILICON	181349	1N4004
CR4	210004	DIODE, SILICON	181349	11N4004
CR5	1210004	IDIODE, SILICON	81349	L1N4004
CR6	210004	DIODE, SILICON	81349	1N4004
J21	601218	CONNECTOR, PWR, PLUG, 6-PIN	100779	9-350258-1
R1	000241	RES, CARBON, 240 OHM, 5 PERCENT, 1/4W	181349	IRC07GF241J
R2	1001275	IRES, CARBON, 3.3K, 1/2W, 5PCT	81349	IRC20GF332J
RЭ	1040260	IPOT, CERMET, 1K, 20PCT	73138	172XW1K
Τ1	300106	TRANSFORMER, 24V, 2A	195075	L050-1-524
U1 <sup>•</sup>	7230982	IC, LINEAR, 338 REGULATOR	27014	ILM338K
{9}4	610777	CABLE TIE	116956	08-432
{11}1	411858	PCB, RUBIDIUM OSC P.S.(UNLOADED)	21793	411858
{12}1	600795	HEATSINK, TESTER, T03-T066	153894	425GI
{13}1	1600842	INSULATOR, MICA	191833	4653
{14}A/R	1500009	TUBING, SHRINK,. 12 ID, BLK	129005	LRNF-100-1-1/8
{15}4	610533	INUT, PRESS, 6-32, SPLINE (4REQ'D)	46384	KF2-632
{17}2	1610899	TIE, CABLE, SELF-LOCKING, 1/16X2	i58730	LTY-232M
{19}2	1615058	SCREW, PPH, 6-32 X .312	!	
{20}2	615059	ISCREW, PPH. 6-32 X .375	· ···· ···	
{21}4	617115	IWASHER, FLAT, #6 (4 REQ'D) '	I -	-
{22}4	617128	WASHER, LOCK, #6, LIGHT SERIES	<u>i</u> –	<u>-</u>
{23}A/R	920469	THERMAL JOINT COMPOUND	13103	1250
{24}1	920804	LABEL, HIGH VOLTAGE	21793	920804

.

.



2

• •--...

.

• 

•

## AMENDMENT SLIDE RACK-MOUNT KIT INSTALLATION INSTRUCTIONS NOVEMBER, 1987

Contraction of the local distance of the loc

In recent slide rack-mount kits, the front and rear rackbrackets are the same size and each has only one screw slot. Otherwise, the installation procedure remains as described in the manual.

. Xe., • • And an an an and the state of t • 38 .

#### AMENDMENT

# RACAL-DANA MODEL 1995/6. PUBLICATION NO. 980599

### RACAL-DANA MODEL 1995/6-02M, PUBLICATION NO. 980607

February 3, 1989

Add to Table 7.1 - List of Supplies

FSC	:	34649
NAME	:	Intel
		Santa Clara, CA

2.

1.

Correct Motherboard Parts List (401725 & 401725-02M) FSC and Mfg. P/N for U28.

10 M.

FSC		:	34649
MFG.	P/N	:	8254-2



•


April 28, 1989

1. Page 8-18, Correct manufacturers part number for U12. Should be: SN74LS148N

٠ •**10**2• -•• • Gran a strain a strain of Contraction of the second seco L.<sup>5</sup> Section of the sectio And the second 

## AMENDMENT

# to the 1995/6 and 1995/6-02M Instruction Manuals Part numbers 980599 and 980607

June 14, 1989

This Amendment adds the Rubidium Frequency Standard, Option 04R, part number 404469.

Drawings included in this amendment:

404469 - Assembly, Rubidium Standard

404565 - Module Assembly, Rubidium Oscillator

401858 – PCB Assy., Rubidium Oscillator Power Supply 431858 – Schematic, Rubidium Oscillator Power Supply

Calibration Procedure on following page.

### Option O4R Calibration Procedure

1) Connect equipment as shown in Figure 1.1
INPUT A
External Frequency
1995/1996
Reference Standard

Figure 1.1

Counter Input/Control Settings

a) Select FREQ A

b) Select AC coupling, Input A

c) Select 50 ohms impedance, Input A

d) Set gate time of 100Sec

2) Allow sufficient time for equipment to stabilize

#### Note

Option 04R requires 4 minutes stabilization to obtain the following frequency accuracy: ±1x10E-9 of the final frequency(calibrated frequency), or the frequency before turn off, (if turn off was within 24 hours). The frequency will typically be within ±2x10E-11 of the final frequency after 1 hour. If the unit was not recently calibrated, the maximum frequency offset after one hour of operation would be: ±2x10E-11 warmup accuracy, ±2x10E-11 retrace. This assumes the last calibration was at the same ambient temperature.

e

3) Locate Option O4R frequency adjust access hole.

Access Hol



Note

The frequency of Option O4R may be adjusted over a range of approximately  $\pm 2 \times 10E-9$  by means of a 10 turn potentiometer accessible through the frequency adjust access hole.

4) Using a small screwdriver, slowly adjust the potentiometer while watching the counter display. Adjust the unit's output to the External Frequency Reference Standard ±5x10E-11 Hz.





\_\_\_\_\_

<u>)</u>

]]

]]







100 N AN LOW

100 mm

S.

Ser anna

See.

)( [82.

and the second s



	,		
	RACAL-DANA Instruments Inc. 4 GOODYEAR, IRVINE CALIFORNIA 92714	PCB ASSY, RU OSC PWR SUPPLY	401858 A
A Construction of the structure of the s	RACAL-DAI 4 GOODYEAR	PCB ASSΥ, RL	<u>srn</u> (сон ими и С 21793 scae FULL

INSTALL ITEM 21 (FLAT WASHERS) 4 PLCS, IEACH BETWEEN ITEM 22 (LOCKWASHER) AND ITEM 10 (TRANSFORMER) AND IEACH BETWEEN ITEM 10 (TRANSFORMER) AND ITEM 11 (PCB).

 $\triangleleft$ 

CUT TRANSFORMER LEAD NO. 4 TO APPROX INCH LG. COVER END WITH SLEEVING, ITEM 14.

INSTALL PRESS NUTS ON CIRCUIT SIDE.  $\bigtriangledown \bigtriangledown$ 

REF. SCHEMATIC 431858. NOTES UPLESS OTHERWISE SPECIFIED ----





 Recent Control of Con

I. DIODES ARE IN4004 HOTES UNLESS OTHERWISE SPECIFIED List of Suppliers

i FS	3C	I SUPPLIER	;
1 0(	0779	IAMP, INC.  HARRISBURG, PA	
0!   	5397	IUNION CARBIDE CORP.  (MATERIALS SYSTEMS DIV.)  CLEVELAND, OHIO	   
00	5915	IRICHCO PLASTIC CO. ICHICAGO, IL.	
13	3103	THERMALLOY. INC.  DALLAS. TEXAS	
1 16	5956	DENNISON MFG. CO.  FRAMINGTON, MA.	
21 	793	IRACAL-DANA INSTRUMENTS INC. IIRVINE, CA	
27	014	INATIONAL SEMI-CONDUCTOR CORP. ISANTA CLARA, CA	
27	264	MOLEX PRODUCTS CO. DOWNERS GROVE, IL.	
129	005	ISTORM PRODUCTS CO. ILOS ANGELES, CA.	: 1
46	384	IPENN ENG. & MFG. CORP IDOYLESTOWN, PA.	-   
53	387	ITHREE (3) M CO. IST. PAUL, MINNESOTA	
! 53 !	894	IAHAM, INC. IRANCHO CALIFORNIA, CA.	   
55	761	EFRATOM IRVINE, CA.	-
58	730	THOMAS & BETTS CO. IELIZABETH, NJ.	
70	903	BELDEN CORP. CHICAGO, ILLINOIS	-
<u>1</u> 7э 	138	BECKMAN INSTRUMENTS	-
78   	189	ILLINOIS TOOL WORKS, INC. (SHAKEPROOF DIV.) ELGIN, ILLINOIS	-
81	349	MILITARY SPECIFICATION	•
8C	945	ELECTRONIZED CHEMICAL CORP. BALTIMORE, MD. DIVISION OF 3M (FSC 53387)	-
91	833	KEYSTONE ELECTRONICS CORP.	•
92	194	ALPHA WIRE  ELIZABETH. NEW JERSEY	-
95		ENSIGN COIL CO. BURRIDGE, IL.	

-

.

# 

Second Second

·