PUBLICATION NO. 980599



RACAL-DANA

> RACAL-DANA INSTRUMENTS INC. 4 Goodyear Street, P.O. Box C-19541, Irvine, CA 92713 Telephone: 714/859-8999, TWX: 910-595-1136, TLX 67-8341

RACAL-DANA INSTRUMENTS LTD. Hardley Industrial Estate, Hytne, Southamoton, Hamosnire, S04 6ZH, England Teleonone: (0703) 843265, FAX. (0703) 848919, TLX. 47600

> RACAL-DANA INSTRUMENTS S.A. 18 Avenue Outartre, 78150 La Chesnav, France Telephone: (1) 3-955-8888, TLX: 697 215

RACAL-DANA INSTRUMENTS GmbH. Hermannstrasse 29, D-6078 Neu Isenburg, Federat Republic of Germany Telephone: 06102-2861/2, TLX: 412896

RACAL-DANA INSTRUMENTS ITALIA sri. Via Mecenate 84/A, 20138 Milano MI, Italy

Teleonone. (02) 5062767, (02) 5052686, (02) 503444, TLK 315697

RACAL

PUBLICATION DATE: DECEMBER 1988

FOR YOUR SAFETY

Before undertaking any maintenance procedure, whether it be a specific troubleshooting or maintenance procedure described herein or an exploratory procedure aimed at determining whether there has been a malfunction, read the applicable section of this manual and note carefully the **WARNING** and **CAUTION** notices contained therein.

The equipment described in this manual contains voltage hazardous to human life and safety and which is capable of inflicting personal injury. The cautionary and warning notes are included in this manual to alert operator and maintenance personnel to the electrical hazards and thus prevent personal injury and damage to equipment.

If this instrument is to be powered from the AC line (mains) through an autotransformer (such as a Variac or equivalent) ensure that the common connector is connected to the neutral (earthed pole) of the power supply.

Before operating the unit ensure that the protective conductor (green wire) is connected to the ground (earth) protective conductor of the power outlet. Do not defeat the protective feature of the third protective conductor in the power cord by using a two conductor extension cord or a three-prong/two-prong adaptor.

Maintenance and calibration procedures contained in this manual sometimes call for operation of the unit with power applied and protective covers removed. Read the procedures carefully and heed Warnings to avoid "live" circuit points to ensure your personal safety.

Before operating this instrument:

- 1. Ensure that the instrument is configured to operate on the voltage available at the power source. See Installation Section.
- 2. Ensure that the proper fuse is in place in the instrument for the power source on which the instrument is to be operated.
- 3. Ensure that all other devices connected to or in proximity to this instrument are properly grounded or connected to the protective third-wire earth ground.

If at any time the instrument:

- Fails to operate satisfactorily
- Shows visible damage
- Has been stored under unfavorable conditions
- Has sustained stress

It should not be used until its performance has been checked by qualified personnel.

and the second second

. .

3

The second s

.

÷ .

AMENDMENT

to the 1995/6 and 1995/6-02M Instruction Manuals Part numbers 980599 and 980607

June 14, 1989

This Amendment adds the Rubidium Frequency Standard, Option 04R, part number 404469.

Drawings included in this amendment:

404469 - Assembly, Rubidium Standard

404565 - Module Assembly, Rubidium Oscillator

401858 – PCB Assy., Rubidium Oscillator Power Supply 431858 – Schematic, Rubidium Oscillator Power Supply

Calibration Procedure on following page.

Option O4R Calibration Procedure



Connect equipment as shown in Figure 1.1



Figure 1.1

Counter Input/Control Settings

a) Select FREQ A

b) Select AC coupling, Input A

'c) Select 50 ohms impedance, Input A

d) Set gate time of 100Sec

2) Allow sufficient time for equipment to stabilize

Note

Option 04R requires 4 minutes stabilization to obtain the following frequency accuracy: ±1x10E-9 of the final frequency(calibrated frequency), or the frequency before turn off, (if turn off was within 24 hours). The frequency will typically be within ±2x10E-11 of the final frequency after 1 hour. If the unit was not recently calibrated, the maximum frequency offset after one hour of operation would be: ±2x10E-11 warmup accuracy, ±2x10E-11 retrace. This assumes the last calibration was at the same ambient temperature.

e

. 10 3) Locate Option O4R frequency adjust access hole.

Access Hol



Note

The frequency of Option O4R may be adjusted over a range of approximately $\pm 2 \times 10E-9$ by means of a 10 turn potentiometer accessible through the frequency adjust access hole.

4) Using a small screwdriver, slowly adjust the potentiometer while watching the counter display. Adjust the unit's output to the External Frequency Reference Standard ±5x10E-11 Hz.





Accuracy:	(± Accuracy of F_C/F_C) ± (Accuracy of F_B)/ F_B
Where $F_{C}^{}$ and $F_{B}^{}$ are the f	requencies of input signals C and B, respectively.
TOTALIZE A BY B	
(Totalize B by A available	via Special Function 21)
Range:	0 to 100 MHz
Start/Stop:	Input B or manual via Special Function 61
LSD Displayed:	1 Count
Resolution:	LSD
Accuracy:	Same as Resolution
(Phase B relative to A ava	ilable via Special Function 21)
Range:	ilable via Special Function 21) 0 to 360 ⁰
(Phase B relative to A ava	ilable via Special Function 21)
(Phase B relative to A ava Range:	ilable via Special Function 21) 0 to 360 ⁰ 150 mV p-p using Auto-Trigger function
(Phase B relative to A ava Range: Minimum Signal:	 ilable via Special Function 21) 0 to 360° 150 mV p-p using Auto-Trigger function 25 mV rms Manual Trigger settings Continuous monitoring of measurement provides optimum resolution based on Period and Time
(Phase B relative to A ava Range: Minimum Signal: LSD Displayed:	 ilable via Special Function 21) 0 to 360^o 150 mV p-p using Auto-Trigger function 25 mV rms Manual Trigger settings Continuous monitoring of measurement provides optimum resolution based on Period and Time Interval Resolution
(Phase B relative to A ava Range: Minimum Signal: LSD Displayed: Resolution:	<pre>ilable via Special Function 21) 0 to 360⁰ 150 mV p-p using Auto-Trigger function 25 mV rms Manual Trigger settings Continuous monitoring of measurement provides optimum resolution based on Period and Time Interval Resolution ± LSD ± <u>TI Resolution</u> x 360⁰ PERIOD A</pre>
(Phase B relative to A ava Range: Minimum Signal: LSD Displayed: Resolution: Accuracy:	<pre>ilable via Special Function 21) 0 to 360⁰ 150 mV p-p using Auto-Trigger function 25 mV rms Manual Trigger settings Continuous monitoring of measurement provides optimum resolution based on Period and Time Interval Resolution ± LSD ± <u>TI Resolution</u> x 360⁰ PERIOD A</pre>

•

æ

35

 $\mathcal{O}_{\mathcal{O}}$

- Table 1.1 – Technical Spec	ifications (Cont'd)
LSD Displayed:	Ratio F _A X Gate Time
Where F_A is the higher frequency, connected to	the numerator input
Resolution:	± LSD ± T _B X Ratio Gate Time
Where T_B is the denominator trigger error on lo	wer frequency Input B
Accuracy:	Same as Resolution
Ratio C/B (hardware) (Ratio C/A is available via Special Function 21)	, I
Range:	
Input Ċ	40 MHz to 1.3 GHz
Input B	0 to 100 MHz
LSD Displayed:	Ratio F _C X Gate Time X 64
Where F_C is Input C frequency.	
Resolution:	± LSD ± T _B X Ratio Gate Time
Where T_B is denominator trigger error on lower	frequency Input B
Accuracy:	Same as Resolution
Ratio C/B (software)	
Range:	
Input C:	40 MHz to 1.3 GHz
Input B:	0 to 200 MHz

.

1-9

]]

1

Contraction of the local distribution of the

Contraction

Contraction of the local distribution of the

•

Table 1.1 - Technical Specifications (Cont'd)			
LSD Displayed:	<u>1 ns</u> X Slew Rate (to 3 digits) Transition Time		
Resolution:	$\pm \left[\frac{(\text{Stop Trig Level-Start Trig Level}) + 10 \text{ mV}}{0.9 \text{ x (Transition Time-Transition Time Resolution)}} - \text{Slew} \right]$		
Accuracy:	$\frac{1}{0.9 \text{ x (Transition Time-Transition Time Accuracy)}} - \text{Slew}$		
The magnitude of the slew rate is displayed on the 7-segment display readout. Negative values are obtained on selecting slope L .			
FREQUENCY RATIO MEASURE	MENT		
Ratio A/B (software) (Ratio B/A is available via Special Function 21)			
Range:			
Input A	0 to 200 MHz		
Input B	0 to 200 MHz		
Accuracy:	\pm (Accuracy of F_A)/ $F_A \pm$ (Accuracy of F_B)/ F_B		
Where F_A and F_B are the frequencies of input signals A and B, respectively.			
Ratio A/B (hardware)			
Range:			
Input A	0 to 100 MHz		
Input B	0 to 100 MHz		

•

•

•

1-8

.....

1947 - 19

Resolution:	
	• Same as Time Interval Specification
Accuracy:	Same as Time Interval Specifica with Trigger Level Timing Err computed at 10% and 90% tri- points
PULSE WIDTH	
Range:	5 ns to 33 ms (10 ⁷ s for manually trigger levels)
LSD Displayed:	Same as Time Interval Specification
Resolution:	Same as Time Interval Specification
Accuracy:	Same as Time Interval Specifica with Trigger Level Timing Err computed at 50% trigger points
DUTY CYCLE	
Range: -	0.01% to 99.99%
Frequency Range:	30 Hz to 100 MHz (to DC for man set trigger levels)
LSD Displayed:	0.01% or 1 ns/period x 100% (which is greater)
Resolution:	$\frac{Pulse Width Resolution}{Period} \ge 100\%$
Accuracy:	\pm LSD $\pm \left(\frac{\text{Pulse Width Accuracy}}{\text{Period}}\right)^{2}$
SLEW RATE	
Range:	10V/s to 2 X 10^9 V/s
Transition Time Range:	5 ns to 30 ms

** Refer to Definitions, Trigger Level Timing Error

.

1-7

~

- And a second

j

•

n * r

t

n *

У

r

0%

PERIOD MEASUREMENT	
Range:	5 ns to 1.0 X 10^7 s
LSD Displayed:	(1 ns/Gate Time) X Period
Resolution:	<u>±</u> (1 X LSD) <u>±</u> 1.4 X (Trigger Error*/Gate Time) X Period
Accuracy:	± Resolution ± Time Base Error x Period
TIME INTERVAL MEASUREMENT	
Input Configuration:	
Separate:	Input A start/Input B stop Input B start/Input A stop (through Special Function 21 or GPIB)
Common:	Input A or Input B start and stop
Range:	-3 ns to 1.0 X 10^7 sec
LSD Displayed:	1 ns (100 ps using Average mode)
Resolution:	± (1 X LSD) ± (Start Trigger Error*) ± (Stop Trigger Error*)
Accuracy:	± (Resolution) ± (Time Base Error) X TI ± (Trigger Level Timing Error**) ± 2ns
Time Interval Delay:	Programmable 200 ns to 100 s
Delay Resolution:	≥1 mSec, 0.1% <1 mSec, 0.1 µs
Delay Accuracy:	Same as Delay Resolution
RISE/FALL TIME	
Range:	5 ns to 25 ms
Minimum Pulse Height:	250 mV p-p
Minimum Pulse Width:	15 ns at signal peaks

.

* Refer to Definitions, Trigger Error
** Refer to Definitions, Trigger Level Timing Error

1-6

si.

Impedance:	10 kilohms shunted by \leq 35 pF
Damage Level:	\pm 20V (DC + AC peak)
Triggering	
Trigger Levels:	TTL or zero-crossing, selectable via spe function or through GPIB interface
Trigger Slope:	+ or -, selectable via special function or C
FREQUENCY MEASUREMENT	
Inputs A & B	
Range:	
Input A: (B selectable through Special Function 21 or GPIB)	0 to 200 MHz
LSD Displayed:	(1 ns/Gate Time) X Frequency (i.e., 9 digits in one second)
Resolution:	<u>±(1 X LSD) ±</u> 1.4 X (Trigger Error*/ Time) X Frequency
Accuracy:	<u>+</u> Resolution <u>+</u> Time Base Error x Freque
Gate Time:	
Range:	Selectable from 200 ns to 100 sec.
Resolution:	≥1 ms, 0.1% <1 ms, 0.1 µs
Input C (1996 only)	
Range:	40 MHz to 1.3 GHz
LSD Displayed:	(1 ns/Gate Time) X Frequency
Resolution:	(LSD)
Accuracy:	± Resolution ± Time Base Error x Freque

* Refer to Definitions, Trigger Error

......

h

1

D

te

ıl

В

1-5

Coupling:	AC or DC, independently selectabl
Impedance:	
High, Separate and Common	1 megohm shunted by 40 pF (nomin
50 Ohm	50 ohms nominal
Damage Level:	
1 megohm input impedance	X1: $260V (DC + AC rms) DC$ to 2
, - -	$5 \times 10^5 / f V$, 2 kHz - 100 kHz
	5V rms, 100 kHz - 200 MHz
	X10,X50:
	260V (DC + AC rms) DC to 2
	$5 \ge 10^6 / f V$, 20 kHz to 100 k
	50V rms, 100 kHz to 200 MHz
50 ohm input impedance	5V rms (DC to 200 MHz)
Input C	
Frequency Range:	40 MHz to 1.3 GHz
Sensitivity, Sine Wave:	10 mV rms to 1.0 GHz 100 mV rms to 1.3 GHZ
Dynamic Range:	40 dB to 1 GHz 20 dB to 1.3 GHz
Impedance:	50 ohms nominal, AC-coupled
VSWR	2:1 at 1 GHz
Maximum Operating Input:	1V rms
Maximum Input: (without damage)	7V rms (fuse-protected)
Input D (Gate Control Input)	
Sensitivity, Pulse:	300 mV p-p; 50 ns min. width with 150 mV overdrive

.

Contraction of the contraction o

No. of Concession, Name

Ĵ

:

3

Filter:	Independently selectable Input A and Input B; 100 kHz, nominal. Greated than 20 db attenuation from 10-200 MHz.
Note: The Filter and Hysteresis functions m	ay be combined to increase noise immunity.
Dynamic Range (X1):	75 mV to 10V p-p to 25 MHz 75 mV to 5V p-p to 100 MHz 150 mV to 2.5V p-p to 200 MHz
Signal Operating Range (X1):	-5V DC to +5V DC
Grosstalk at 100 MHz:	500 mV rms*
*Sine wave into either input will not trigger	the other input.
Triggering:	
Trigger Level Ranges:	5, 50, 250V peak (X1, X10, X50)
Trigger Level:	Adjustable to $\pm 100\%$ of input voltage range with a resolution of 0.2% of inpur- range (10 mV on X1). Level is displayed on front panel.
Trigger Slope:	+ or -, selectable with digital hysteres compensation.
Trigger Level Setting Accuracy (25 ^o C ± 1 ^o C) (X1 range)	±1% of trigger level ±10 mV
Trigger Level Temperature Coefficient (X1 range)	±.5 mV/ ^o C
Auto-Trigger	
Frequency Range:	DC and 30 Hz to 100 MHz (AC or DC Coupled), usable to 200 MHz
Minimum Amplitude:	150 mV p-p
Accuracy of Trigger Level Readout:	Same as "Read Amplitude Peak" accuracy
Response Time:	650 ms typical 1s maximum
Note: The Auto-Trigger function is indepe	ndent of the input-signal duty cycle.

.

Table 1.1 - Technical Specifications

GENERAL DESCRIPTION

The 1995/1996 system universal counter utilizes a microprocessor-controlled multiple register data acquisition IC for counting and timing to 200 MHz (1.3 GHz on the 1996 with Input C). The counter provides the following measurement functions: frequency, frequency ratio, period, 1-ns resolution time interval, automatic pulse parameters (including duty cycle and slew rate), phase, and totalize. Time interval averaging is available via software-derived functions.

The frequency range on Inputs A and B is 0 to 200 MHz; 40 MHz to 1.3 GHz on Input C using an additional board. Trigger levels on Inputs A and B can be set manually via the front panel keypad or via auto-trigger with 50% trigger points. The DC offset component of the input signal may be tracked by auto-triggering in between readings in the manual mode (peak tracking). Use of a timing error correction (TEC) technique permits measurements with 9-digit resolution in one second and a single-shot time-interval resolution to 1 ns.

The counter is housed in a 3.5" high X 19" wide full-rack X 19" deep standard corporate enclosure. Total weight does not exceed 22 lbs (10 kg). Unit is adaptable to rack or bench top use.

INPUT CHARACTERISTICS

Inputs A and B

Channel Input:

Frequency Range:

DC Coupled

AC Coupled

Sensitivity, Sine Wave:

Sensitivity, Pulse (Frequency Mode):

Sensitivity, Pulse (T.I. Mode):

Hysteresis:

Start/stop channels for each input provide common measurements for Input A and Input B.

0 to 200 MHz

20 Hz to 200 MHz

25 mV rms to 100 MHz 50 mV rms to 200 MHz

150 mV p-p; 2.5 ns min. width with 75 mV overdrive.

75 mV p-p; 5 ns min. width with 35 mV overdrive.

Sensitivity reduces by X 4 (nominally). Dynamic range bandwidth limited to approximately 50 MHz.

31

1

ζ

n

e

ıd

-1

1

1.1 INTRODUCTION

1.1.1 This Instruction Manual provides information for installing, operating, and servicing of Racal-Dana's Universal Systems Counters Models 1995/1996. The designations 1995/1996 are used throughout this manual. Figure 1.1 shows the 1996. Both the 1995/1996 offer universal counter functions using Inputs A and B. The 1996 also provides high-frequency Input C for frequency measurements to 1.3 GHz. Input D, located on the rear panel, provides for external arming and gating. All personnel using the 1995/1996 are encouraged to thoroughly read this manual before operating or servicing either instrument.

1.2 SUMMARY

1.2.1 This manual is organized into eight sections:

SECTION 1. General Information: published specifications, safety considerations, product support, general description, and options.

SECTION 2. Installation & Preparation for Use: unpacking and initia inspection, reshipment, setup, field installation of options, power connections storage and ventilation.

SECTION 3. Local Operation: bench operation, including general operating information, panel descriptions, and measurement procedures.

SECTION 4. System Operation: GPIB system operation.

SECTION 5. Theory of Operation: general theory of operation.

SECTION 6. Maintenance: Performance tests and basic calibration information for the 1995/1996.

SECTION 7. Drawings: assembly and schematic drawings.

SECTION 8. Parts List: replaceable parts and assemblies.

1.3 SPECIFICATIONS

1.3.1 Table 1.1 lists the 1995/1996 specifications. They specify the performanc standards to which either instrument should be tested during necessary calibration an servicing.

÷ ~~~ Oi-Oi-Oi-Oi-Oi-O Ċ + □ + 000 **....**, . ا <u>س</u> ricte# *** 1 0 ٢ ö 101 -- (^) ١C POWER RACAL-DANA



viii

1

(i i

N.

LIST OF TABLES (Cont'd)

Table

. .

.

. . .

1

Title

6.10	Total A by B Performance Test
6.11	Ratio A/B Performance Test
6.12	Ratio C/B Performance Test
6.13	Rise Time Performance Test
6.14	Fall Time A Performance Test
6.15	Positive Pulse Width Performance Test
6.16	Negative Pulse Width Performance Test
6.17	Phase A rel B Performance Test
6.18	Duty Cycle A Performance Test
6.19	Slew Rate A Performance Test
8.1	List of Suppliers8-2

.

Page

 $vv \gtrsim$

LIST OF TABLES

<u>Title</u>

-a.

Table

25

85

93

38

-83

1.1	Technical Specifications1-2
3.1	Front-Panel Controls, Indicators, and Connectors
3.2	Rear-Panel Controls and Connectors 3-14
3.3	Frequency Measurement
3.4	Period Measurement
	Time Interval Measurement
3.5	Total A by B Measurement
3.6	Manual Totalize Measurement
3.7	Manual Totalize Measurement
3.8	Ratio A/B and C/B Measurements
3.3	Positive/Negative Pulse Width Measurements
3.10	Rise A/Fall A Measurements
3.11	Phase A rel B Measurement
3.12	Duty A Measurement
3.13	Slew A Measurement
3.14	Special Functions (SFs)
3.15	Error Codes
3.16	Non-Vol Memory Locations
4.1	IEEE-488-1978 Standard Interface Subset Capability
4.2	1995/1996 GPIB Addresses and Talk/Listen Codes
4.3	Addressed and Universal Commands
4.4	Measurement and "One-Time" Output Formats
4.5	Basic 23-Byte Output Format
4.6	Alpha Header Output Codes
4.7	High Speed Data (ASCII) Output
4.8	Status Byte Format
4.8	Valid Terminators
4.9 4.10	-Counter Initialize Code
	Numerical Input Format
4.11	Measurement Function Codes
4.12	Measurement Function Codes
4.13	Predefined (Forced) Front-Panel Settings
4.14	Valid Channels for External Arming/Gating
4.15	Math Codes
4.16	Memory Codes
4.17	Statistics Codes
4.18	Gate/Delay Codes
4.19	Input Control Codes
4.20	Arming Codes
4.21	Learn Codes
4.22	Measurement Mode Codes
4.23	Miscellaneous Codes 4-34
4.24	Calibration Codes 4-36
4.25	GPIB Error Messages and Codes
5.1	Signal Lines and Functions
6.1	Required Test Equipment for Performance Tests
6.2	Self Test
6.3	Input A Sensitivity Performance Test, I
6.4	Input A Sensitivity Performance Test, II
6.5	Input B Sensitivity Performance Test, I
6.6	Input B Sensitivity Performance Test, II
6.7	Input C Sensitivity Performance Test (1996)
6.8	Period A Performance Test
6.9	Time Interval A-B Performance Test
	and more for the prediction of the second se

LIST OF ILLUSTRATIONS

Figure

<u>Title</u>

1.1	Models 1995/1996 Universal Timer/Counter (1996 Shown)viii
2.1	Fixed-Mount Angle-Bracket Detail
2.2	Rear Corner Foot, Side Panel, and Handle Detail
2.3	Loading the Alignment Blocks
2.4A/B	Slide-Mount and Bracket Assembly
2.5	Rear End Slide-Mount Rack Dimensions
2.6	Slide-Mount and Instrument Assembly (with inset)
2.7	Regr-Panel Input (Option 01) Installation
2.8	Option 04E Installation
2.9	AC Line Voltage Selection
3.1	Trigger Level Setting
4.1	CPIR Connector (Rear Panel)
4.2	Interface Signal Pin Assignments
4.3	Handshake Sequence
4.4	Handshaka Flow Chart
5.1	Simplified Overall Block Diagram
5.2	Simplified Block Diagram for Channel A/B
5.3	Input Switch Circuitry for AC/DC and Attenuator
5.4	Start/Stop Buffer Amplifier Stage
5.5	Level Shifting and Hysteresis Control
5.6	Simplified Schematic for the START DAC
5.7	Simplified Schematic for the Auto-Trigger Start Circuitry
5.8	Simplified Block Diegram for Channel C (1990)
5.9	Simplified Diagram for the Measurement Logic Block
5.10	Simplified Schematic for the Synchronization Circuitry
5,11	Simplified Diagram of the TEC Interpolator
5.12	Simplified Schematic for the Display Board
5.13	Simplified Schematic for the Microprocessor Block
5.14	Simplified Diagram for the External Arming/Gating Block
5.15	Simplified Schematic for the Internal Gate Timer
5.16	Simplified Diagram for the External Frequency
	Multiplier Block
5.17	Input Circuit and Pulse Generator
5,18	Phase-Locked Loop-Controlled Oscillator
5,19	External Reference Detector
5.20	Simplified Block Diagram for Channel D
5.21	Simplified Diagram for the GPIB Block
6.1	Internal Reference Adjustment Setup

v

TABLE OF CONTENTS (Cont'd)

Section	Title	Page
$\begin{array}{c} 4\\ 4.1\\ 4.1.1\\ 4.2\\ 4.2.3\\ 4.3\\ 4.4\\ 4.4.1\\ 4.4.2\\ 4.4.3\\ 4.5\\ 4.5.1\\ 4.5.2\\ 4.5.3\\ 4.6\\ 4.6.1\\ -\\ 4.7\\ 4.7.1\\ 4.8\\ 4.8.1\\ 4.8.2\\ 4.9\end{array}$	SYSTEM OPERATION General Purpose Interface Bus Introduction GPIB Description GPIB Handshake GPIB Address Assignment Interface Message Repertoire and Response Introduction Listen and Talk Address Commands Addressed and Universal Commands GPIB Operating Modes Introduction Talk-Only Mode Addressed Mode Output Message Format (Talker) Introduction Service Request (SRQ) Status Byte Introduction Input Commands (Listener) Introduction Device-Dependent Commands	$\begin{array}{c} \cdot 4^{-1} \\ \cdot 4^{-1} \\ \cdot 4^{-2} \\ \cdot 4^{-5} \\ \cdot 4^{-8} \\ 4^{-11} \\ 4^{-11} \\ 4^{-11} \\ 4^{-11} \\ 4^{-11} \\ 4^{-14} \\ 4^{-14} \\ 4^{-15} \\ 4^{-15} \\ 4^{-15} \\ 4^{-20} \\ 4^{-20} \\ 4^{-21} \\ 4^{-21} \\ 4^{-22} \end{array}$
$\begin{array}{c} \textbf{4.9} \\ \textbf{5} \\ \textbf{5.1} \\ \textbf{5.2} \\ \textbf{5.2.2} \\ \textbf{5.3.1} \\ \textbf{5.3.2} \\ \textbf{5.3.3} \\ \textbf{5.3.5} \\ \textbf{5.3.5} \\ \textbf{5.3.6} \\ \textbf{5.3.7} \\ \textbf{5.3.8} \\ \textbf{5.3.9} \\ \textbf{5.3.10} \\ \textbf{5.3.10} \\ \textbf{5.3.11} \\ \textbf{5.3.12} \end{array}$	<pre>THEORY OF OPERATION. Introduction . Functional Blocks . Overall Functional Operation Theory of Operation by Block . Introduction . - Channel A/B Block . Channel C Block . Measurement Logic Block . Display/Keyboard Block . Microprocessor Block . Power Supply Block . External Arming/Gating Block . Internal Gate Timer Block . External Reference Multiplier Block . Channel D Block .</pre>	.5-1 .5-1 .5-2 .5-5 .5-5 .5-7 5-15 5-17 5-21 5-24 5-28 5-28 5-28 5-28 5-30 5-32
6 6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 6.8.3 6.8.3 6.8.4 7	MAINTENANCE Performance Tests Required Equipment for Performance Tests Performance Test Procedures Calibration Required Equipment for Calibration Calibration Procedure Verification Procedure Internal Reference Adjustment Reference Oscillator Frequency Check Adjustment Procedure	6-1 6-1 6-3 6-22 . 6-22 . 6-22 . 6-23 . 6-23 . 6-24 . 6-24
8	PARTS LIST	

iv

A Construction of the second s

, sid

TABLE OF CONTENTS

Section

Allowed A.

3

Acres 1

(contract)

State State

Sector Sector

2000

iii :

<u>Title</u>

$ \begin{array}{c} 1\\ 1.1\\ 1.2\\ 1.3\\ 1.4\\ 1.5\\ 1.6\\ 1.6.2\\ 1.6.3\\ 1.6.4\\ \overline{1.7} \end{array} $	GENERAL INFORMATION1-1Introduction1-1Summary1-1Specifications1-1Safety1-17Product Support1-17General Description1-17Special Functions1-17GPIB Interface1-17Models 1995/1996-02 M1-17Options1-17
2	INSTALLATION & PREPARATION FOR USE
2.1	Introduction
2.2	Unpacking and Inspection
2.3	Reshipment Instructions
2.4	Bench Operation
2.5	Equipment Rack Installation
2.5.2	Fixed-Mount Option 60 Installation
2.5.3	Miscellaneous Option Installation
2.6	Rear-Panel Input Option 01
2.6.1	High-Stability Oven Oscillator Option 04E
2.6.2	Power Connections
2.7	Line Voltage Selection
2.7.2 - 2.7.3	Power Cord and Grounding
2.8	Storage and Temperature
$2.0 \\ 2.9$	Functional Check
2.9.1	Introduction
4.0.1	
3	LOCAL OPERATION
3.1	Introduction
3.2	Concrel Operating Information
3.2.2	Power-On and Self Test
3.2.3	Home State
3.2.4	Main Display
3.2.5	Keyboard Organization
3.3	Panel Descriptions
3.3.1	Front Panel Features
3.3.2	Rear Panel Features
3.4	Operating Procedures
3.4.1	Trigger Level Setting
3.4.2	Gate Time and Resolution
3.4.3	Delay Mode
3.4.4	Arming/Gating Selection
3.4.5	Math Function $(R-X)Y/Z$
$3.4.6 \\ 3.4.7$	Statistical Functions/(n) Samples
3.4.7	Special Europians
3.4.0 3.4.9	Error Codes
~	

And State State of the State of . . 6) X •

8

AMENDMENT SLIDE RACK-MOUNT KIT INSTALLATION INSTRUCTIONS NOVEMBER, 1987

In recent slide rack-mount kits, the front and rear rackbrackets are the same size and each has only one screw slot. Otherwise, the installation procedure remains as described in the manual.

.... _____ **** . # 100 mm Second and the second s • . 200 - 100

.

AMENDMENT

RACAL-DANA MODEL 1995/6, PUBLICATION NO. 980599

RACAL-DANA MODEL 1995/6-02M. PUBLICATION NO. 980607

February 3, 1989

1. Add to Table 7.1 - List of Supplies

FSC	:	34649
NAME	:	Intel
		Santa Clara, CA

2.

Correct Motherboard Parts List (401725 & 401725–02M) FSC and Mfg, P/N for U28.

 $\frac{1}{2} \frac{1}{2} \frac{1}$

FSC : 34649 MFG.P/N : 8254-2 6. Page 8-7, 404389 Channel C Parts List:

Ref(erence) Desig(nator)s R9 and R11:

- a. Change Racal-Dana P/N to "R-20-5786".
- b. Change resistor value to "270 ohm".
- c. Change Manu(facturers) P/N to "MCR18-270-5PCT".
- 7. Page 8-16, 401725 Motherboard Parts List:

Add R52 and R53, Racal-Dana P/N 000511,

RES, CARBON, 510 ohm, 5%, 1/4 W,

FSC: 81349 MFG. P/N: RC07GF511J

- 8. Page 8-37, 404386, Oscillator Assembly Parts List:
 Ref(erence) Desig(nator) "J4" should be "J14".
- Page 8-38, 401822, Doubler Parts List:
 Ref(erence) Desig(nator) "58" should be "68".

All more approximation of the second se

AMENDMENT

Racal-Dana Model 1995/1996 Instruction Manual Publication No. 980599 January 5, 1989

1. Add the following subassemblies to the Drawings section:

- a. Insert Change Page 7-48, 404293, Bottom Cover Assembly.
- b. Insert Change Page 7-49, 404183, Rack Slide Kit.

2. Add the following Parts Lists for the above two assemblies:

a. Insert Change Page 8-39, 404293, Bottom Cover Assembly.

b. Insert Change Page 8-40, 404183, Rack Slide Kit.

- 3. Page 7-9. Schematic, Channel C (Zone D4-6):
 - a. Change "L2" to "R9".
 - b. Change "L3" to "R11".
 - c. Change "L4" to "R15".

30

ļ

No.

4. Page 8-5, 404332 Chassis Parts List:

- a. Ref(erence) Desig(nator) "9" should be "4".
- b. Ref(erence) Desig(nator) "12":

Change Racal-Dana and Manu(facturers) P/N to "454762".

c. Ref(erence) Desig(nator) "14":

Change Racal-Dana and Manu(facturers) P/N to "454765".

5. Page 8-6, 404389 Channel C Parts List:

Ref(erence) Desig(nator) C23:

- a. Change Racal-Dana P/N to "R-21-1788".
- b. Change Manu(facturers) P/N to "VJL206A120JF".

* e —--Section and the section of the secti ۳ A state of the sta - 10 - 11 - 11 \mathcal{E}_{+}

AMENDMENT TO

1995/6 INSTRUCTION MANUAL PUBLICATION NO. 980599

April 28, 1989

1. Page 8-18, Correct manufacturers part number for U12. Should be: SN74LS148N

-75

..... • .

1997 - 19

Contraction of the second

and the second second

.

401858 PCB ASSY, TRU OSC PWR SUPPLY

DESIG	IRACAL-DANA : P/N	DESCRIPTION	FSC	I MANUFACTURER'S P/N
с С1	 110225	ICAP. AL. ELECT., 2200 UF. 50V	105397	SME507222M18X40LL
C 2	1110225	ICAP, AL. ELECT., 2200 UF, 50V	105337	ISME507222M18X40LL
СЗ	1110125	ICAP, TANTA, 6.8UF, 35V, 20 PERCENT	105397	17355F685M035A5
C4	1110143	ICAP, TANTA, 1 UF, 35V, 20 PERCENT	105397	17355A105M035AS
CR1	1210004	IDIODE, SILICON	181349	1N4004
CR2	210004	DIODE, SILICON	81349	1N4004
CR3	i 2 1 0 0 0 4	DIODE, SILICON	181349	1 1 N 4 0 0 4
CR4	210004	DIODE, SILICON	181349	1114004
CR5	1210004	DIODE, SILICON	181349	1N4004
CR6	210004	IDIODE, SILICON	81349	11N4004
J21	601218	CONNECTOR, PWR, PLUG, 6-PIN	100779	9-350258-1
R1	000241	RES, CARBON, 240 OHM, 5 PERCENT, 1/4W	181349	RC07GF241J
R2	001275	IRES, CARBON, 3.3K, 1/2W, 5PCT	181349	RC20GF332J
R3	1040260	IPOT, CERMET, 1K, 20PCT	73138	172XW1K
Т 1	300106	TRANSFORMER, 24V, 2A	195075	L050-1-524
U1 *	T230982	IC, LINEAR, 338 REGULATOR	27014	ILM338K
{9}4	610777	CABLE TIE	16956	08-432
{11}1		PCB, RUBIDIUM OSC P.S.(UNLOADED)	21793	411858
{12}1	600796	HEATSINK, TESTER, T03-T066	153894	425GI
(13)1	1600842	INSULATOR, MICA	191833	14653
		TUBING, SHRINK,. 12 ID, BLK	129005	IRNF-100-1-1/8
{15}4	610533	INUT, PRESS, 6-32, SPLINE (4REQ'D)	46384	KF2-632
{17}2	1510899	TIE, CABLE, SELF-LOCKING, 1/16X2	158730	TY-232M
{19}2	1615058	ISCREW, PPH, 6-32 X .312	!	
{20}2	615059	ISCREW, PPH, 6-32 X .375		— — — ·
{21}4	617115	WASHER, FLAT, #6 (4 REQ'D)	! -	1 -
{22}4	617128	IWASHER, LOCK, #6, LIGHT SERIES	1 -	
{23}A/R	920469	THERMAL JOINT COMPOUND	13103	250
{24}1	1920804	LABEL, HIGH VOLTAGE	121793	920804

404565	MODULE	ASSY,	RU	OSC	
--------	--------	-------	----	-----	--

And a second second second

and the second s

and the second s

and a second a s

DESIG	RACAL-DANA P/N	DESCRIPTION	FSC	MANUFACTURER'S P/
P23	[600379	IRECEPTACLE, 3-PIN	:27264	1625-3R
{ 1 } 1	455185	HEAT SINK, RUBIDIUM OSC.	121793	455185
{2}2	455186	(COVER, RUBIDIUM OSC. HOUSING (2 REQ'D)	21793	1455186
(3)2	455188	SIDE PLATE, OSC. HOUSING (2 REO'D)	121793	455188
{5}A/R	500002	TUBING, SHRINK, .187 ID	180945	M23053/5-105-0
{5}A/R	500064	TUBING, SHRINK, .093 ID, BLK	29005	RNF-100-1-3/32
{7}A/R	500254	[CABLE, COAXIAL, 50 OHM	92194	9178B
{9}A/R	520111	WIRE, TEFLON STRANDED, 20G,	-	-
{10}A/R	520333	WIRE, TEFLON STRANDED, 20GA, BRN	••••	-
{11}A/R	520444	WIRE, TEFLON COATED, STRANDED, 20GA, YEL	-	-
{12}A/R	520555	WIRE, TEFLON STRANDED, 20 GA, GRN		
{15}3	600381	TERMINAL PIN, FEMALE, .062 (3 REQ'D)	27264	02-06-1855
(17}4	610777	ICABLE TIE	16956	08-432
{19}1	611052	KEY, POLARIZING, PLUG	00779	87077-1
{20}2	611053	TERMINAL, CRIMP	00779	530553-2
{21}1 -	+611056	CONNECTOR, CABLE, 5-PIN	21793	611056
{22}1	511178 -	TIE WRAP, SCREW MOUNT	06915	W1TS-18MR
{24}2	615047	SCREW, PPH, 4-40 X .625 (2 REQ'D)	[-	-
{26}4	615541	SCREW, PFH, 4-40X.250	1-	-
{27}8	615543	ISCREW, PFH, 4-40X.375	·	
{29}4	615705	SCREW, PFL, 4-40 X .500 (4 REQ'D)	į —	-
{31}2	617102	WASHER, FLAT, #4, LIGHT SERIES	1 -	-
{33}6	617127	WASHER, LOCK, #4, LIGHT SERIES	I	-
{35}A/R	920469	THERMAL JOINT COMPOUND	13103	250
{37}1	921090	RUBIDIUM OSCILLATOR	155761	FRS-814-102-1

.

404469 OSC., RUBIDIUM STANC. OPTION 04R

فتفتحمه

Ì

ł

	IRACAL-DANA P/N	DESCRIPTION	FSC	MANUFACTURER'S P/N
J23	1600545	PLUG, 3 PIN	27264	1625-3P-1
P21	601216	CONNECTOR, PWR, HOUSING, 5 PIN	:00779	1-35-0241-5
{1}1			:21793	401858
{3}1	404565	MODULE ASSY, RUBIDIUM OSCILLATOR	:21793	1404565
{5}1	455187	MOUNTING BRACKET, RUBIDIUM OSC.	121793	455187
(6)1	455189	MOUNTING PLATE, POWER SUPPLY	21793	455189
{8}A/R	500002	TUBING, SHRINK, .187 ID	180945	M23053/5-105-0
(S)A/R	1500133	CABLE, SHIELDED, 22GA, 3 COND.	170903	8771
(11)A/R	1520111	WIRE, TEFLON STRANDED, 20G,	i	
{12}A/R	520333	IWIRE, TEFLON STRANDED, 20GA, BRN	<u>}</u>	-
{13}A/R	520444	IWIRE, TEFLON COATED, STRANDED, 20GA, YEL	-	1 -
{14}A/R	1520555	WIRE, TEFLON STRANDED, 20 GA, GRN		
{16}3	600380	ITHERMINAL PIN, MALE, .062 (3 REQ'D)	27264	1854
{19}5	601212	ITERMINAL, CRIMP, 18-26	00779	641294-1
21}3	601696	WIRE SPLICE, 22-18GA (3 REQ'D)	153387	1558
{23}4 •	-610777	CABLE TIE	16956	08-432
{25}4	615045	SCREW, PPH, 4-40X.437	ļ	-
{28}4	615556	ISCREW, PFH, 6-32 X .250		
{30}6	616252	ISCREW, PPH, SEMS ASSY, 4-40X.312	1	[63-040545-25
{32}4	617102		:_	4 <u>—</u>
{34}4	1617127	WASHER, LOCK, #4, LIGHT SERIES	i	i —

•

÷
List of Suppliers

٠

. .

٠

- ---

i FSC	I SUPPLIER	!
00779 	JAMP, INC. HARRISBURG, PA	 1 1
05397 	IUNION CARBIDE CORP. (MATERIALS SYSTEMS DIV.) CLEVELAND, OHIO	
06915 !	RICHCO PLASTIC CO. CHICAGO, IL.	1
13103 	THERMALLOY, INC. DALLAS, TEXAS	
1 16956	DENNISON MFG. CO. FRAMINGTON, MA.	
21793	RACAL-DANA INSTRUMENTS INC. FIRVINE, CA	 ! !
27014	NATIONAL SEMI-CONDUCTOR CORP. Santa Clara, ca	
27264	MOLEX PRODUCTS CO. Downers grove, IL.	
29005 	ISTORM PRODUCTS CC. ILOS ANGELES, CA.	:
46384	IPENN ENG. & MFG. CORP IDOYLESTOWN, PA.	
53387	THREE (3) M CO. ST. PAUL, MINNESOTA	
53894 	AHAM, INC. RANCHO CALIFORNIA, CA.	
55761	EFRATOM IRVINE. CA.	
58730	ITHOMAS & BETTS CO. IELIZABETH, NJ.	
70903	BELDEN CORP. CHICAGO, ILLINOIS	
73138 	BECKMAN INSTRUMENTS FULLERTON, CA.	
78189 	ILLINOIS TOOL WORKS, INC. (SHAKEPROOF DIV.) ELGIN, ILLINOIS	
81349	MILITARY SPECIFICATION	
80945	ELECTRONIZED CHEMICAL CORP. BALTIMORE, MD. DIVISION OF 3M (FSC 53387)	
91833 	KEYSTONE ELECTRONICS CORP.	
92194	ALPHA WIRE ELIZABETH, NEW JERSEY	
95075	ENSIGN COIL CO. BURRIDGE, IL.	

San Tan San Area Managara
And the second second second
A State of the second s
Sec.
Sand Sand Sand Sand Sand Sand Sand Sand
Second Se
North State
No. 1
to the second se





J2I PIN 4 J21 PIN 6

Kr Kr

NOTES UPLESS OTHERWISE SPECIFIED 1. DIODES ARE IN4004



2

N.

5

3

3

ŝ





- CUT TRANSFORMER LEAD NO. 4 TO APPROX TINCH LG. COVER END WITH SLEEVING, ITEM 14 . INSTALL PRESS NUTS ON CIRCUIT SIDE .
- REF. SCHEMATIC 431858.

NUTES UNLESS OTHERWISE SPECIFIED





Table 3.9 - Positive/Negative Pulse Width Measurements



1. Turn power on.

2. Select either POS WIDTH A or NEG WIDTH A using FUNCTION keys (13).

3. Connect measurement signal to INP UT A (18).

NOTE:

All other controls are set automatically.

9.9^{.....}





3-21

1

t

n

e

Table 3.7 - Manual Totalize Measurement



1000

Table 3.6 - Total A by B Measurement



Table 3.5 - Time Interval Measurement



- 3. Set AC/DC coupling (16C), input impedance (16E), and slope (16D) for inputs A/B as required. If the start and stop signals are from the same source, select COM A (17E).
- 4. Select the X10 or X50 input attenuation (16F) if desired. Attenuation setting is automatic in the Auto-Trigger mode.
- 5. Connect the start signal to INPUT A (18). If a separate source for the stop signal is used, connect the stop signal to INPUT B (18).
- 6. Either set the trigger levels A/B manually using key sequence<value>+/-_(15C) TRIG-LEVEL (16B), or select AUTO-TRIG A/B (16A). Check that Inputs A and B TRIG LEDs (16H) flash.
- 7. Set the input hysteresis (17F) at low or high as required.
- 8. If internal delayed arming of the stop circuit is required, enter the delay into memory using key sequence <value>SHIFT (15F) STORE (15L) DELAY (15H). Enable the delay using key sequence SHIFT (15F) DELAY (15H).
- 9. If external arming/gating is needed, connect the arming/gating signal and store the special function number. Enable special functions. Refer to Subsection 3.4.8 for special function numbers and procedures.
- 10. Select the Hold mode $\binom{12}{12}$ for single-shot measurements. Press the RESET $\binom{11}{11}$ while in Hold to trigger a new measurement.

3-18

<u> (</u>



U S S

<u>~</u>

Table 3.3 - Frequency Measurement



Table 3.2 - Rear-Panel Controls and Connectors (Con't)

Reference	Item	Function/Description
8	INPUT A Connector (Option 01)	Rear-panel Input A
9	INPUT B Connector (Option 01)	Rear-panel Input B
(10)	INPUT C Connector (Option 01) <u>NOTE:</u> Front-panel INPUTS A, B, and C are not connected when Option 01 is installed. Input is only via the rear- panel connectors	Rear-panel Input C
(11)	GPIB Connector	GPIB (IEEE-STD-488-1978) connector
(12)	Power Input Module:	
12 A)	AC Power Input Socket	Standard connector for the AC power supply
(12B)	Line Voltage Selector	Small printed circuit card inserted in module to select correct AC line voltage. The selected voltage (100, 120, 220, or 240 VAC) is visible through the small window
	Line Fuse	A glass cartridge Slow-Blow fuse. Line fuse ratings for available line voltages are shown on the upper-left of the rear-panel
13	OSC ADJ	Adjustment of the internal reference frequency standard

3.4 OPERATING PROCEDURES

3.4.1 Measurement Functions

õ

3.4.1.1 Tables 3.3-3.13 with figures describe the basic bench functions of the 1995/1996.

NOTE:

Review as required Table 3.1, References 18 and 19, for use of Inputs A, B, and C, including Special Function 21 permitting interchange of Inputs A and B. See also Subsection 3.4.8 and Table 3.14 for special functions.

3.3.2 Rear-Panel Features

3.3.2.1 Refer to Table 3.2 and figure at top. They indicate and briefly describe the rear-panel controls and connectors.



Table 3.2 - Rear-Panel Controls and Connectors

3-14

 \mathcal{D}_{i}^{i}

1

18

国産

Table 3.1 - Front-Pane	Controls,	Indicators,	and	Connectors (Con't)
------------------------	-----------	-------------	-----	--------------------

Reference	ltem	Function/Description
(19)	INPUT C (1996 only)	BNC connector high-frequency INPUT C (40 MHz- 1.3 GHz range). INPUT C is used with INPUT B for Ratio C/B. Special Function 21 provides Ratio C/A capability. Protection against excessive signal levels (>5V rms) is provided by a fuse in the input socket

a the An

in the second se

NOTE:

In the above table, LEDs shown in the "Item" column with an asterisk (*) are described in their lit condition. Certain LEDs are associated with toggle keys; their lit condition is specified.

	Table 3.1 - Front-Panel Controls, Indicators, and Connectors (Cont)		
		OATA (NTRY INPUT A	
Reference	Item	Function/Description	
170	CHECK Key/LED	Verifies the proper operation of front-panel LEDs and executes internal self-tests. Pressing the CHECK key lights the CHECK LED immediately. However, the CHECK key must be held down about 3 seconds for all LEDs to light, all 8's to display, and the self-test functions to be executed. Release of the CHECK key extinguishes all LEDs and displays the word "TEST", indicating the unit is under self-test. When all self testing is completed the unit displays 5 MHz. Toggle the CHECK key to turn off the CHECK LED. Momentarily pressing the CHECK key will simply cause the counter to measure an internal 5 MHz test waveform	
(17D)	DISPLAY Key/LEDs:	Scrolls through TRIG, V MAX, V MIN, and Vpp. Values are displayed in LEVEL A and LEVEL B Current trigger level	
	V MAX * V MIN * Vpp *	Maximum peak voltage Minimum peak voltage Voltage peak-to-peak	
(17E)	COM A Key/ LED	Toggles Input A also to B. LED lit in COM A mode	
(17F)	HYST Key/LED	Toggles the hysteresis level for Inputs A and B between a low (25 mVpp) and high (100 mVpp) setting. HYST LED lights in the higher setting	
	INPUT(s) A and B	BNC connectors for INPUT(s) A and B. INPUT A is used for all functions except Frequency C (1996 only). INPUT B is used with INPUT A for Time Interval, Ratio A/B, Totalize, and Phase measurements. INPUT B is used with INPUT C for Ratio C/B. Special Function 21 internally exchanges INPUTS A and B (providing, e.g., FREQ B, etc. measurement capability)	

3-12

.85;

*X*Y

No second

Reference	Item	Function/Description
(16 D)	_//\Keys/LEDs*	Toggle between positive (\mathcal{J}) and negative (\mathbb{L}) trigger slopes of Inputs A and B. LED lit in positive slope
(16E)	50Ω/1MΩ Keys/LEDs*	Toggle between 50Ω and $1M\Omega$ input impedance for Inputs A and B. LED lit in 50Ω mode
(16F)	ATTN (X1, X10, X50) Keys	Attenuation for Inputs A and B. The decimal point shifts in the LEVEL A and B displays, indicating attenuation range selected (X1=X.XX, X10=XX.X, and X50=XXX.)
(16 G)-	LEVEL A and B Displays	Indicate current trigger level (manual or auto- trigger). LEVEL A and LEVEL B also show TRIG (current trigger level), V MAX, V MIN, and Vpp when selected using the DISPLAY key (17D)
(16 H)	TRIG LEDs/Inputs A and B	Flash to indicate input signal is triggering measurement circuits
17	INPUT CONTROL Keys/LEDs*	Control Input A and B signals <u>NOTE</u> : LEVEL † keys have no LED indicators (17D) DISPLAY TRIG TA FILTER HYST CHECK (17E) (17F) (17F) (17C)
(17A)	LEVEL 🛉 🕯 Keys	Step manually-set trigger levels either up (†) or down (‡) in increments of 0.01, 0.1, or 1 volts fo the X1, X10, and X50 attenuation ranges, respectively. Use key sequence TRIG-LEVEL LEVEL †‡ TRIG-LEVEL
(17B)	FILTER Key/LED	Toggles a low-pass input filter (100 kHz cutoff frequency) for Inputs A and B. LED lights when filter is on. Special Functions 28 and 29 permit separate filter selection for Inputs A and B, respectively

:

3-

-])

]

(1)

R |

⁵⁹]

78

89³]



Table 3.1 - Front-Panel Controls, Indicators, and Connectors (Con't)

1.1.01

Reference	Item	Function/Description
(15E)	CE Key	Clears current display number and entry
(15F)	Shifted Key Functions: SHIFT Key/LED*	Enables any shifted key function. After pressing a shifted key function (except for STORE, RECALL, and MEMORY), counter immediately returns to its unshifted state with the SHIFT LED turning off
<u>(15G</u>)	SF Key/LED*	Enables all selected special functions (SHIFT SF). Also stores ($\langle NN \rangle$ SHIFT STORE SF) and recalls (SIHFT RECALL SF) special functions. See Subsection 3.4.8 for details
(15H)	DELAY Key/LED*	Enables a time-interval stop delay (SHIFT DELAY) in TI A+B. Also, stores (value>SHIFT STORE DELAY) and recalls (SHIFT RECALL DELAY) a time-interval stop delay. Enabling a delay in a non-TI function produces an error message. Selecting a non-TI function when in delay disables DELAY and turns off the LED
<u>(151</u>)	MEAN(n) Key/LED*	Enables calculation and display of the mean (average) of (n) samples. Pressing SHIFT MEAN(n) deselects the STD(n) key if enabled. Pressing RESET restarts the period of (n) samples
<u>(15J</u>)	- STD (n) Key/LED*	Enables calculation and display of the standard deviation of (n) samples. Pressing SHIFT STD(n) deselects the MEAN(n) key if enabled. Pressing RESET restarts the period of (n) samples
(15K)	(R-X) Y/Z Math Key/LED*	Selection of Math computation mode
<u>(151)</u>	STORE Key	Stores constants for math functions, gate time, time-interval delay, (n) samples, GPIB address and special functions. Used with MEMORY key to store complete measurement (i.e., machine) setups
<u>(15M</u>)	RECALL Key	Recalls constants for math functions, gate time, time-interval delay, (n) samples, GPIB address and special functions and calibration. Used with MEMORY key to recall complete measurement (i.e., machine) setups
(<u>15 N</u>)	MEMORY Key	Store and recall complete measurement setups, memory locations 0 to 9, and calibration constants, locations 10 to 33 (see Table 3.16). Use the key sequence SHIFT STORE/RECALL MEMORY <n>. Attempted store or recall of an out-of-range number produces an error message</n>

٠

Table 3.1 - Front-Panel Controls, Indicators, and Connectors (Con't)

(Contraction of the local distribution of th

Ĵ

159

}



Table 3.1 - Front-Panel Controls, Indicators, and Connectors (Con't)

3-8

훐

Reference	- Item	Function/Description		
(14)	FUNCTION LEDs:	Indicate selected function		
	·	FRED C FRED A FRED C FRED		
(14A)	FREQ C*	Input C Frequency (1996 only)		
(14B)	FREQ A*	Input A Frequency		
(140)	PERIOD A*	Input A Period		
(14D)	TI A→B*	Time Interval (Input A for start, Input B for stop)		
(14E)	TOTAL A by B*	Totalize (Input A events gated by Input B)		
(14F)	RATIO A/B*	Ratio A/B (Ratio of Frequency A to Frequency B)		
(14G)	RATIO C/B*	Ratio C/B (Ratio of Frequency C to Frequency B)		
(14H)	RISE A*	Input A Rise Time (10% start, 90% stop trigger points)		
(141)	FALL A*	Input A Fall Time (90% start, 10% stop trigger points)		
(14J)	POS WIDTH A*	Input A Positive Pulse-Width (50% trigger points)		
(14K)	NEG WIDTH A*	Input A Negative Pulse-Width (50% trigger points)		
(14L)	PHASE A rel B*	Phase difference (Input A relative to Input B)		
(14M)	DUTY A*	Input A Duty Cycle		
(14N)	SLEW A*	Input A Slew Rate (positive/negative, 20% to 80% trigger points)		

Table 3.1 - Front-Panel Controls, Indicators, and Connectors (Con't)

3

•

Reference	Item	Function/Description		
	RESET/CONTINUE, LOCAL Key	This key provides the following: <u>RESET</u> Terminates the measurement in progress, clears the main display, and triggers a new measurement <u>NOTE</u> In HOLD mode, pressing this key triggers a new measurement cycle <u>CONTINUE</u> Returns the counter to the measurement mode, triggers a new measurement cycle, after the display of recalled number or constant <u>LOCAL</u> Returns the counter to front-panel control from remote control on the GPIB, provided local lock- out has not been set		
(12)	HOLD Key/LED	Toggles counter in and out of HOLD (single-shot measurement). LED lights in HOLD. In HOLD, the measurement in progress is completed and displayed. See NOTE under Reference (1). Special Function 61 causes the HOLD key to successively start and stop measurements for manual Totalize		
13	FUNCTION Keys († †)	Select in succession the counter's measurement function. The corresponding FUNCTION LED is lit. Function selection "wraps around" at both ends		

.

. 20

57

. 65

.vQ

a.

Reference	Item	Function/Description
4	O/F LED*	Readout overflows the tenth digit of the display
5	GPIB LEDs:	
5A)	REM LED*	Counter under remote control over the GPIB interface
5B)	ADDR LED*	Counter is being addressed as either a talker or listener over the GPIB interface
5 <u>C</u>	SRQ LED*	Counter has transmitted a service request over the GPIB interface
6	EXT ARM LED*	External arming is controlling the measurement start and stop points
7	EXT STD LED*	Counter is operating from an external frequency standard reference
8	GATE LED*	Measurement gate is operating, starting or stopping a measurement cycle
9	Display Units LEDs:	<u>NOTE:</u> Neither LED lights when a phase angle, ratio, totalize measurement, or a constant is displayed
(9A)	Hz LED*	Units in Hertz for a frequency measurement
<u>9</u> B -	S LED*	Units in Seconds for a time measurement
10	RESOLUTION Keys (++)	Step the measurement period (i.e., gate time and also the resolution) either up (‡) or down (‡). This increases or decreases the number of digits displayed. In Recall Special Function mode, the lowest special function number is initially displayed. Use the RESOLUTION (‡‡) keys to scroll (with wrap-around) through special function numbers on display

Ş

Table 3.1 - Front-Panel Controls, Indicators, and Connectors (Con't)

3-5

_____]]

. .

.

_____]



3.3 PANEL DESCRIPTIONS

3.3.1 Front Panel Features

• •

Sec.

Contraction of the second

Constraint of

1

3.3.1.1 Refer to Table 3.1 and the front-panel figures. They show and describe front-pane controls, indicators, and connectors.

NOTE:

In the following table, LEDs shown in the "Item" column with an asterisk (*) are described in their lit condition. Certain LEDs are associated with toggle keys; their lit condition is specified.

- i. Separate inputs (i.e., Common A LED is off)
- i. Filter: off
- k. Hysteresis: 25 mV p-p (lower value)
- l. Sample(n) value: 100
- m. Input A and B trigger levels: Zero (relevant only if auto-trigger is not selected)
- n. Input Coupling: AC-coupled (Inputs A and B)

3.2.4 Main Display

2 III Sama

- X 2 2 2 X 4

3.2.4.1 Readings are displayed in engineering format with a 10-digit mantissa, 1-digit exponent, and floating decimal point. It is assumed that the reading is positive unless (1) the negative-sign LED to the left of the display is lit, or (2) a negative sign precedes the displayed mantissa. Keyboard entries are always right-justified. The largest displayed reading is 999.9999999 with a +9 exponent; the smallest number is 1.000000000 with a -9 exponent. The 1-digit exponent range is -9 to +9.

3.2.4.2 The selected function and gate time determine the number of digits displayed. Generally, the longer the gate time, the more digits displayed. The RESOLUTION ($\downarrow\downarrow$) keys are used to either step the gate time up (to 100 seconds), increasing the number of digits displayed; or down (to 200 nanoseconds), decreasing the number of digits displayed.

3.2.4.3 LED indicators for units in Hz (hertz) and S (seconds) are located at the right of the exponent display. Units for some functions are implied. For example, phase angle measurements are in degrees. Seven LEDs (O/F, REM, ADDR, SRQ, EXT ARM, EXT STD, and GATE) are situated immediately below the display (see Table 3.1).

3.2.5 Keyboard Organization

3.2.5.1 The front panel of the 1995/1996 is arranged logically by function into color-coded keyboard/LED groups. Refer to the front-panel figures and Table 3.1 for location and description. Listed below (left to right) are the keyboard groups with their color coding indicated in parentheses:

- a. General Operating (gray)
- b. FUNCTION (yellow)
- c. INPUT C (1996 only-blue)
- d. DATA ENTRY (brown)
- e. INPUT A (blue)
- f. Input Control (gray)
- g. INPUT B (blue)

SECTION 3

1

3.1 INTRODUCTION

3.1.1 This section contains information for operating the 1995/1996 as a bench instrument. It provides General Operating Information, Front and Rear Panel Descriptions, and Operating Procedures.

3.2 GENERAL OPERATING INFORMATION

3.2.1 If the counter is being used for the first time or at a new location, ensure that the voltage selector is set for the correct local AC supply before turning on the instrument. Refer to Subsection 2.7.2, as required, for details on line voltage selection.

3.2.2 Power-On and Self Test

3.2.2.1 Turn on the rear power switch, placing the counter in the Standby mode. The frontpanel STBY LED should be lit if the red POWER-ON button is out(1). In Standby, power is supplied to the instrument's frequency standard (timebase). This eliminates the need for warmup each time the 1995/1996 is turned on.

3.2.2.2 Depress the POWER-ON/OFF button to its ON (_) position. Power should now be supplied to the entire counter and the STBY LED should be off.

3.2.2.3 After powering-on, the 1995/1996 executes a programmed self-test of the major internal circuitry. This check verifies normal operation of the counter's microcomputer, counting circuitry, timebase, and ROM memory circuitry. Should a failure occur during this self-test, a numbered error is displayed.

3.2.3 Home State

3.2.3.1 After self-test, the counter reverts to a home state, ready for operation. The following home-state conditions are selected after "self-test":

- a. AUTO-TRIG A enabled; AUTO-TRIG B disabled
- b. Time Interval DELAY: 1 millisecond. (Verify using key sequence SHIFT RECALL DELAY)
- c. GATE Time: ten milliseconds. (Verify using key sequence SHIFT RECALL GATE)
- d. Math constants X, Y and Z: 0, 1 and 1, respectively. (The value for scale constant Z should never be zero.)
- e. FREQA
- f. Slope A (positive); Slope B (negative)
- g. Attenuation: X1 (Input A); X50 (Input B)
- h. Input impedance: $1 M\Omega$

• • • • • · Q. . San San San 10.000 and 10.000 n de la constante de la consta . . .

 :

NOTE:

After power-on, the following home-state conditions exist: FREQ A, AUTO-TRIG A, X1, 1 M Ω , AC-coupling, Filter off, and COM A off.

- g. Verify that the main display shows 10.000000 ± 1 count E6 Hz; that both the GATE and Input A TRIG LEDs flash
- h. Select Input B using key sequence $<\!21\!>\!SHIFT$ STORE SF SHIFT SF. Verify that the SF LED is lit
- i. Using the same coaxial test lead, connect the 10 MHz REF-OUT connector to Input B's connector
- j. Repeat step g for Input B

Surger Street

- k. Toggle the SF key using key sequence SHIFT SF. The SF LED should turn off
- 1. Disconnect the test lead between the REF-OUT and Input B connectors
- m. If the counter is Model 1996, select FREQ C. Connect the test lead between the REF-OUT and Input C connectors
- n. Verify that the main display shows 10.000000 ± 1 count E6 Hz and that the GATE LED flashes

1922 1945

 $\frac{1}{2p} < 1$

фę.

2.7.3.3 Use only AC power outlets having a protective ground for connection to the counter. DO NOT USE 2-core extension cords or 3-prong to 2-prong adapters that don't provide a protective ground connection. Connection of the power cord to the power outlet must be made in accordance with the following standard color code:

	American	European
Live	Black	Brown
Neutral	White	Blue
Ground (Earth)	Green	Green/Yellow

2.7.3.4 Also, all devices connected to or in proximity with the 1995/1996 must maintain the third-wire ground(earth) intact as set forth in current regulations.

2.8 STORAGE AND TEMPERATURE

2.8.1 The 1995/1996 can be stored at temperatures ranging from -40° C to $+70^{\circ}$ C at 75% relative humidity without adverse effects to PCBs or components. The counter must be brought within its specified operating range of 0° C to $+50^{\circ}$ C before power-on.

2.9 FUNCTIONAL CHECK

2.9.1 Introduction

.15

 \mathcal{D}_{ij}^{m}

śR

2.9.1.1 The following test procedure confirms whether or not the 1995/1996 is performing correctly by checking most of the counter's circuitry. This procedure should be conducted when the 1995/1996 is first put into service and after shipment to a new location.

- 2.9.1.2 Now perform the following procedure:
 - a. Connect the 1995/1996 to a suitable AC power supply
 - b. Turn on the rear-panel power switch. It should illuminate. Confirm that the front-panel POWER (ON/STBY) button is out (1) and the STBY LED lit
 - c. Depress the front-panel POWER (ON/STBY) button to ON, supplying power to the entire counter. Verify that the STBY LED turns off
 - d. Confirm that the instrument model number "1995" or "1996" is displayed for about two seconds, and then the main display blanks

NOTE:

Home-state conditions for the 1995/1996 are listed in Subsection 3.2.3. Refer as required.

- e. Provide a 50 Ω coaxial test lead fitted with BNC connectors. This lead should be 60 cm to 1 m long
- f. Using the test lead, connect the 10 MHz REF-OUT connector (see Figure 3.2) on the rear panel to Input A's connector

- e. Pull the lever completely back to the right, snapping it closed
- f. Replace the fuse in it holder. Line voltage settings of 100 or 120V should have a 1A Slow-Blow fuse installed; settings of 220 or 240V should have a .5A Slow-Blow fuse installed.
- g. Slide the fuse cover completely to the right covering the voltage selector card and fuse. The correct line voltage designation should be visible through the window
- h. Connect the power cord to the counter again



Figure 2.9 - AC Line Voltage Selection

2.7.3 Power Cord and Grounding

1.

is

d

7

2.7.3.1 The front panel and instrument case are grounded in accord with MIL-T-28800C protecting the user from possible injury due to shorted circuits.

NOTE

Both counters are designed to meet IEC Publication 348, "Safety Requirements for Electronic Apparatus for Class I Instruments."

2.7.3.2 A protective ground terminal, forming part of the rear-panel input socket, i provided. Both counters are supplied with a detachable.3-core power cord. Only this cor should be used.

2.6.2.2 Installation

- a. Disconnect the AC power cord at the rear panel
- b. Loosen, but don't remove, the two rear corner-feet by unfastening the four retaining screws (two per foot). Back the corner feet out approximately 5/8 inch. Slide the top cover toward the rear of the unit, then lift up and out to remove
- c. Remove the currently fitted standard 10 MHz oscillator assembly by:
 - 1. Removing the cable tie securing cables to P14/J14 and P13/J13
 - 2. Extracting the two screws and washers attaching the oscillator assembly to the rear panel via the two threaded standoffs
 - 3. Disconnecting the 5-pin connector cable (P14) from the motherboard at J14, then lifting the oscillator assembly out of the chassis
- d. Connect the 5-pin connector cable of the option oscillator assembly at J14 on the motherboard
- e. Replace the cable tie securing cable to P13/J13
- f. Secure the oscillator assembly to the rear panel using the two M3 x 8 screws, two flat washers, and two lock washers. The screws pass directly into the top of the oscillator assembly
- g. Replace the top cover; firmly secure the two rear corner-feet, completing the installation

2.7 POWER CONNECTIONS

2.7.1 Before operating the counter, verify that the AC voltage selector is correctly set for the local AC supply. The counter operates on 100, 120, 220, or 240 volts, 50 to 60 Hz. The present voltage range can be seen through the small window in the power input module on the rear panel.

2.7.2 Line Voltage Selection

2.7.2.1 The line voltage setting is easily changed by repositioning the small voltage selector card in its slot. Refer to Figure 2.9 and use the following procedure:

- a. Remove the power cord from the power input module
- b. Fully slide the transparent fuse cover to the left. This exposes the fuse and voltage selector card
- c. Pull the small lever marked FUSE PULL completely to the left. This ejects the fuse from its holder, permitting access to the selector card
- d. Remove the selector card, then reposition it in its slot so that the desired line voltage designation is visible. (Using a small pair of needle-nose pliers can be helpful in completing this step.)

35

33

х 12



-

D TIE 2.6.2.1 Refer to Figure 2.8 for this procedure. The installation package includes:

a.	Oscillator assembly (1)	P/N 404386 for Option 04E
b.	#4 split lock washers (2)	P/N 617127
e.	#4 flat washers (2)	P/N 617102
d.	M3 x 8 screws (2)	P/N 611067
e.	Cable tie (1)	P/N 610777



Figure 2.8 - Option 04E Installation





2-14

58

ξį.

f. On the 1995, disconnect the 2-conductor (black & white, twisted-pair) 10 MHz internal frequency reference and 14-conductor twisted-wire power cables connecting the signal conditioner PCB and motherboard. This involves unplugging P8 from J8 (10 MHz cable) and P6 from J6 (power cable) on the signal conditioner board. In addition, on the 1996, unplug P7 from J7 on the signal conditioner board. This disconnects the other 2-conductor (black & white, twisted-pair) 10 MHz internal frequency reference cable. P17/J17, P18/J18 (1996), and P19/J19 can remain connected on the motherboard during this procedure. Set the free ends of the three disconnected cable assemblies safely aside for later reconnection.

- g. Slide the signal conditioner board towards the rear of the instrument; pull the board up and remove, setting it aside
- h. Remove the two black rear-hole plugs from J201 and J202 and place them on -- the front panel
- i. Place the Option 01 assembly board into the unit, center slot towards the rear. Connect P9A on the option board and J9 on the motherboard
- j. Fasten the option board securely to the motherboard using the existing four short standoffs and four self-locking screws
- k. Tip the instrument on its side. Insert and securely fasten the five supplied long metal standoffs to the motherboard using five self-locking screws, inserting them from the bottom of the unit through the motherboard
- 1. Connect the rear-input option ribbon cable to the option board using plug P9B and socket J9B. Fold the cable halfway back towards the rear of the unit
- m. Reverse the signal conditioner board 180[°] (INPUT A and B connectors towards the rear panel) and hold the board in one hand. Connect the other end of the rear-input option cable to the bottom of the signal conditioner board using plug P9 and socket J9A
- n. Align INPUT A and B BNC connectors on the signal conditioner board with their corresponding rear-panel holes, then slide the board so that these connectors protrude through the holes
- o. Orient the signal conditioner board so that its five holes align with the five longer standoffs just fastened to the motherboard. Secure the signal conditioner board to these standoffs using the original five self-locking screws, inserting them through the top of the board
- p. Secure the BNC connectors for all rear-mounted inputs using their lock nuts.
- q. Reconnect the single black & white 10 MHz internal frequency reference (two on the 1996) and power cable assemblies to the signal conditioner board as before

r. Replace the top and bottom covers; firmly secure the two rear corner-feet, completing the installation

2.5.3.8 The following assembly is required to lock the instrument into its normal operating position on the rack:

- a. Slide two self-anchoring #10-32 tinnerman nuts on the mounting-rail of the rack (each side). These nuts should be aligned with the angle-bracket slots. Omit the tinnerman nuts if the mounting-rail is tapped for #10-32 screws
- b. Slide the instrument fully into the rack until the angle brackets strike the slidemount bracket screws. Secure the instrument in place using four phillips panhead #10-32 x 3/4 screws

2.6 MISCELLANEOUS OPTION INSTALLATION

2.6.1 Rear-Panel Input Option 01

38

2.6.1.1 .Refer during this procedure to Figure 2.7A, B, and C as well as Option 01 Assy Drawing 404378 in Section 7. The installation package includes:

- a. Rear-Input Option Assy PCB (1)
- b. Rear-Input 72-conductor Cable Assy (1)
- c. Phillips panhead self-locking #6-32 X .312 screws (9)
- d. Metal blind-threaded #6 standoffs (5)
- 2.6.1.2 Complete the following steps:
 - a. Loosen, but don't remove, the two rear corner-feet by unfastening the four retaining screws (two per foot). Back the corner feet out approximately 5/8 inch. This permits removal of the top and bottom covers
 - b. Slide both the top and bottom covers toward the rear of the unit, then lift up and out to remove
 - c. Turning counterclockwise, remove the lock nuts from the front-panel BNC connectors for INPUTs A and B (attached to the signal conditioner board) and INPUT C
 - d. Remove the black rear-hole plug from J210 on the 1996. Remove INPUT C's BNC connector with its cable from the front panel and install in J210 on the rear panel of the 1996. Place the rear-hole plug for INPUT C on the front panel
 - e. Remove the five self-locking screws from the top of the signal conditioner board. These screws fasten the signal conditioner PCB to the motherboard. Set these screws aside



:

Т,

:

Т,

;



Figure 2.6-Slide-Mount and Instrument Assembly (with inset)
NOTE

For 3-1/2 inch high instruments, position the rail access hole over the top alignment-block hole; for 5-1/4 inch high instruments, use the **bottom** hole.

d. Insert a phillips panhead self-tapping $\#8-32 \ge 5/16$ screw through the rail access hole and screw it to pull-up position in the alignment block. At the same time, position the flange-mount angle-bracket in its approximate final location in the side frame channels. Align the other alignment-block screw holes with their attachment holes in the instrument-rail. Insert phillips panhead self-tapping $\#8-32 \ge 5/16$ screws in the alignment blocks and fasten to pull-up position. Repeat this procedure for the other rail

- e. -- Slide the handle/corner insert between the side frames and each angle bracket
- f. Align the handle/corner insert and angle-bracket holes with their retaining screw holes in the side frame
- g. Insert two phillips flathead #8-32 x 1/2 screws (some models use M4 x 12) through the handle/corner insert and angle-bracket combinations, then fasten firmly to the frame
- h. Securely fasten all self-tapping screws in the instrument-rail. The instrument should slide freely on the rails

:88



Figure 2.5-Rear End Slide-Mount Rack Dimensions

2.5.3.7 Refer to Figure 2.6 (with inset). The assistance of a second person will be needed for the following slide-mount assembly-to-instrument installation.

1

ł

ì

- a. Extend the rails of the slide-mount assemblies to their maximum position. Insert a phillips panhead self-tapping #8-32 x 5/16 screw inward through the first mounting hole in the instrument-rail. Place an alignment (spacer) washer on the screw on the other side of the instrument-rail
- b. Screw the flange-mount angle-bracket to pull-up position on the instrumentrail. Check that the alignment washer remains between the angle bracket and instrument-rail. Repeat this procedure for the other instrument-rail
- c. With the help of a second person, position the instrument between the fully extended rails. For full-depth instruments, the rear alignment-block hole should be situated immediately behind the fourth attachment hole in the instrumentrail. For intermediate-depth instruments, the rear alignment-block hole should be located behind the third attachment hole

2.5.3.6 The assistance of a second person will be needed for the following instrument-rack assembly. Secure the slide-mount assembly in the designated area of the instrument rack using the procedure below.

NOTE

If the mounting-rail of the instrument rack is tapped for #10-32 screws, drill out two places for each bracket using a 1/4 inch diameter bit. Proceed with the assembly:

- a. Hold the front end of the slide-mount assembly behind the front mounting-rail of the rack, while the second person holds the rear end of the assembly
- b. Secure the front rack-bracket to the front mounting-rail using two phillips panhead #10-32 x 1/2 screws. Seat the front rack-bracket firmly against the mounting-rail before tightening these screws
- c. Install the other front rack-bracket on the front mounting-rail in the same manner
- d. Set the front dimension between the two slide-mount assemblies at 16 5/8 inches
- e. Adjust the length of the rear rack-brackets to touch the inside of the rear mounting-rail. Tighten the rear rack-bracket assembly screws
- f. The distance between the two slide-mount assemblies at the rear-bracket should be 16 5/8 inches. Should a filler plate be required to secure the slide-mount assembly to the rear rack mounting-rail at 16 5/8 inches, use the dimensions given in Figure 2.5 to determine filler-plate size

NOTE

The rear rack-bracket may require adjustment to accommodate the thickness of the filler plate.

- g. Secure the rear rack-bracket to the rear rack mounting-rail (or filler plate) using two phillips panhead #10-32 x 1/2 screws in each bracket
- h. The triple-rail slide-mount assemblies should move freely to their maximum extended positions. If not, remove any obstacle before installing the instrument

2-8



......

²⁻⁷

- d. _Fully extend the slide-mount assembly. Position a rear rack-bracket (with two elongated mounting slots) on the rear of the assembly in the same way as the front rack-bracket. Align the mounting slot closest to the slotted flange with the rear rack-rail nail hole. Insert a slotted panhead #8-32 x 3/8 screw through the holes. Attach a washer, lock washer, and nut to the screw and secure the rear rack-bracket loosely to the slide-mount assembly
- e. Fully extend the slide-mount assembly. Position a rear rack-bracket (with two elongated mounting slots) on the rear of the assembly in the same way as the front rack-bracket. Align the mounting slot farthest from the slotted flange with the rear rack-rail nail hole. Insert a slotted panhead #8-32 x 3/8 screw through the holes. Attach a washer, lock washer, and nut to the screw and secure the rear rack-bracket loosely to the slide-mount assembly
- f. Complete the other slide-mount and rack-bracket assembly in the same manner as just described
- g. Slide two self-anchoring #10-32 tinnerman nuts on the front and rear rackbrackets at the top and bottom slots of both slide-mount assemblies



Figure 2.3-Loading the Alignment Blocks

2.5.3.4 Replace the top and bottom covers on the instrument. Fasten the covers using t two cover retaining-brackets (see Figure 2.6) and four phillips panhead screws (two per sioriginally removed from the rear corner-feet. The instrument is now ready for attachment the two triple-rail slide-mount assemblies.

:he

de)

of

ent

her

or

ted

and

.et,

ess

#8the

the

2-5

2.5.3.5 Refer to Figure 2.4A/B. Prepare the triple-rail slide-mount assembly for equipmerack installation. First, note that the instrument-rail and rack-rail holes are accessible eith directly or through the enlarged holes in the center-rail (as the assembly is extended retracted). Complete the following procedure:

- a. Place a front rack-bracket (with one mounting slot) on the workbench, slot flange facing down
- b. Position the front end (i.e., slide-out end) of the slide-mount assembly over a parallel to the front rack-bracket. The rack-rail should rest within the brack about 3/4 inch from the bracket's front edge
- c. Adjust the rails, aligning the front rack-rail hole with the center-rail acc hole and mounting slot in the front rack-bracket. Insert a slotted panhead 32 x 3/8 screw through the holes. Attach a washer, lock washer, and nut to screw and secure firmly, maintaining the 3/4-inch dimension to the front of bracket

NOTE

Measure the distance between the front and rear mounting-rails of the rack at this point. If the distance is less than 20 inches, follow instruction "d" next; if the distance is greater than 20 inches, follow instruction "e".

ź

2.5.3.2 Prepare the instrument for installing the alignment blocks in the side channels of the unit. Refer to Figures 2.1 and 2.2 and complete the following steps:

- a. Remove the two rear corner-feet by extracting the two phillips retaining screws from each foot
- b. Slide the top and bottom covers 1/2 inch towards the rear panel, then lift them off
- c. Remove the four bench feet and tilt-bail from the bottom cover
- d. Slide the side panels down their retaining tracks towards the rear, then remove the panels
- e. Store the four panels, four bench feet, and tilt-bail in a convenient location
- f. Remove the two front handles/corner inserts from the frame by extracting the two retaining screws from each handle or corner insert



Figure 2.2-Rear Corner Foot, Side Panel, and Handle Detail

2.5.3.3 Refer to Figure 2.3 for alignment block loading. Slide the alignment blocks down the center channel of the frame on each side of the instrument. Three alignment blocks per side should be loaded for full-rack depth units; two blocks for intermediate-rack depth units. The two screw holes in each alignment block should be at center position and below, relative the center channel.

2-4

3 18.

 \mathbb{S}^{1}

	~*s				
ng			b.	Place an angle bracket over each handle/corner insert, alig holes over the retaining screw holes	ning the mounti
:et			c.	Insert two replacement flathead $#8-32 \times 1/2$ screws through and handle/corner-insert combination, then screw securely to	each angle brack the case
ont the the		2.5.2.5 edge of instrume case.	the (semble the instrument by replacing the top and bottom cover covers into the groove in the front panel. Do not attem de panels. Complete the procedure by screwing the two rear	pt to replace t
			04 - m	e the following items in a convenient location:	
1	(m)	2.5.2.6			manta and motoin
ing	and a second		Two scre	side-panels, four bench feet and retaining screws, and four ws from the front handles/corner inserts.	replaced retain.
		2.5.3	Slide	-Mount Option 65 Installation	
		2.5.3.1	Refe	er to Figures 2.2-2.6 for this procedure. The installation packa	ge includes:
]]		а.	Front corner-inserts for nonhandle installations (2) - P/N 454	323
			b.	Flange-Mount angle-brackets (2) - P/N 454422	
			c.	Alignment blocks (6) - P/N 454490	
			d.	Front rack-brackets (2) - Part of P/N 454488	
	J		e.	Rear rack-brackets (2) - Part of P/N 454488	4 - 14 1 - 174
			f.	Triple-rail slide-mount assemblies (2) - P/N 454489	:
			g.	Self-Anchoring #10-32 tinnerman nuts (12) - P/N 610920	м. <u>ід</u>
		в	h.	Phillips panhead #10-32 x 1/2 screws (8) - P/N 615091	
3 (6	7		i.	Slotted panhead #8-32 x 3/8 screws with nuts, washers, a each) - Part of 454488	and lock washer:
			j.	Phillips panhead self-tapping #8-32 x 5/16 screws (8) - P/N 6	10910
			k.	Phillips flathead #8-32 x 1/2 screws (4) - P/N 615325	
			1.	Phillips panhead #10-32 x 3/4 screws (4) - P/N 615093	
	<u>p</u> i		m.	Alignment #8 x 1/16 (spacers) washers (2) - P/N 610921	
			n.	Cover retaining-brackets (2) - P/N 454597	
	۶ ما		0.	Phillips Flathead Metric Screws M4 x 12 (4) - P/N 611011	
			•		

. .



Figure 2.1-Fixed-Mount Angle-Bracket Detail

2.5.2.2 Remove the tilt-bail by applying pressure inward on the bail legs, then unhooking the bail from the bench feet.

- 2.5.2.3 Remove the bench feet and side panels by completing the following steps:
 - a. Unscrew the two phillips head screws from each rear corner-foot. This frees the corner-feet, covers, and side panels
 - b. Remove the two rear corner-feet from the case
 - c. Place the instrument bottom-up, then slide the bottom cover 1/2 inch towards the rear panel and lift off. The top cover slides off in the same manner
 - d. Remove the four bench feet from the bottom cover by unscrewing the phillips head retaining screws from each foot
 - e. Slide the side panels down their retaining tracks towards the rear, then remove the panels. (With side panels off, the retaining screws-2 per side-for the front handles/corner inserts are exposed.)
- 2.5.2.4 Install the flange-mount angle-brackets by completing the following steps:
 - a. Remove the retaining screws for both handles/corner inserts, leaving the handles/corner inserts in place

2-2

SECTION 2

E

m,

or

ms

ent

he

nt.

for

am

is

tic

rdy

for

er.

the

ons

2 - 1

2.1 INTRODUCTION

2.1.1 This section describes the unpacking and inspection, reshipment, rack installatic miscellaneous option installation, power connections, and storage/temperature requirements f the 1995/1996.

2.2 UNPACKING AND INSPECTION

2.2.1 Before unpacking the counter, check the exterior of the shipping carton for any sig of damage. All irregularities should be noted on the shipping bill. Remove the instrume carefully from its carton, preserving the factory packaging as much as possible. Inspect t counter for any defect or damage. Notify the carrier immediately if any damage is appare Have a qualified person check the instrument for safety before use.

2.3 RESHIPMENT INSTRUCTIONS

2.3.1 Use the original packaging if it is necessary to return the counter to Racal-Dana : calibration and/or servicing. The original shipping carton and the instrument's plastic-fo form will provide the necessary support for safe reshipment. If the original packaging unavailable, reconstruct it as much as possible. Wrap the counter in plastic; then use plas spray foam to surround and protect the instrument. Reship in either the original or new, stur shipping carton.

2.4 BENCH OPERATION

2.4.1 The 1995/1996 is equipped with a tilt-bail to elevate the front of the instrument easy operation. The tilt-bail is attached to the two front feet on the bottom of the count For use, the bail is pulled down to its vertical position.

2.5 EQUIPMENT RACK INSTALLATION

2.5.1 The 1995/1996 can be mounted in a standard 19-inch equipment rack using either Fixed-Mount Option 60 or Slide-Mount Option 65. Installation instructions for these two opti follow.

2.5.2 Fixed-Mount Option 60 Installation

2.5.2.1 Refer to Figure 2.1 for this procedure. The installation package includes:

- a. Flange-Mount angle-brackets (2)
- b. Front corner-inserts for nonhandle installations (2)
- c. Flathead $\#8-32 \times 1/2 \text{ screws}(4)$

بد **y** -th on and a second • • an the second second and the second The second second second -• · · and a start of the second s ÷

1.4 SAFETY

- -----

t n

S

S

e

c

В

0

٦,

A

r

:d

br

Эſ

ſΒ

le

al

ld

17

1.4.1 The 1995/1996 incorporates a protective earth terminal and is designed to mee international safety requirements. Refer. to the safety page "FOR YOUR SAFETY immediately preceding the Table of Contents. Follow all <u>NOTES</u>, <u>CAUTIONS</u>, and <u>WARNING</u> to ensure personal safety and prevent damage to the instrument.

1.5 PRODUCT SUPPORT

1.5.1 Racal-Dana supports the 1995/1996 with Product Engineering, Service, and Part Departments. A complete listing of service centers and field representatives is provided on th last two pages of the manual.

1.6 GENERAL DESCRIPTION

1.6.1 The 1995/1996 is a universal counter designed for system or bench use. Basi measurement functions include Frequency, Period, Time, Ratio, and Totalize. Inputs A and provide frequency measurement to 200 MHz; Input C (1996 only) extends frequency and rati measurements to 1.3 GHz. Computational capabilities include Rise/Fall Time, Pulse Width Phase Measurement, Duty Cycle, Slew Rate, Statistical Data, and Math Operations. Inputs and B incorporate independent Start and Stop channels with automatic or manual trigge selection. Input D on the rear panel is used for external arming and gating.

1.6.2 Special Functions

1.6.2.1 Both the 1995/1996 provide a set of Special Functions, permitting extende measurements and capabilities beyond the front-panel keyboard. See Subsection 3.4.8 fc details.

1.6.3 GPIB Interface

1.6.3.1 The 1995/1996 provides a GPIB interface as standard. This permits the execution (all front-panel operations except power-on and address selection. See Section 4 for GPI capabilities, addressing, and bus protocol.

1.6.4 Models 1995/1996-02M

1.6.4.1 These two special versions incorporate a MATE(R)/CIIL interface and are availab from Racal-Dana.

1.7 OPTIONS

1.7.1 Options available for the 1995/1996 are listed below. Those specified on the origin order will be factory installed and ready for use. Section 2 provides information on the fie installation of certain options. See the Specifications in Table 1.1 as required.

- a. Option 01 Rear Panel Input
- b. Option 04E High Stability Oven Oscillator
- c. Option 60 Fixed Rack Mount
- d. Option 65 Slide Rack Mount

Table 1.1 - Technical Specifications (Cont'd)

Trigger Level Timing Error

Timing Error =	(Trigger Level Error (V))/
(Seconds)	Input Slew Rate at START trig
	point (V/sec) – (Trigger Level
	Error (V))/Input Slew Rate at
	STOP trig point (V/sec)

where Trigger Level Error = $\pm 1\%$ of Trigger Level ± 10 mV

3

OPTIONS [*]	
Option 01 Rear-Panel Inputs	
Option 04E High-Stability Oven Oscilla	ator
Proportionally controlled ovenized Inte	ernal Frequency Standard
Frequency:	10 MHz
Aging:	$< 5 \mathrm{~X~10}^{-10}$ per day at time of shipment
Temperature Stability:	$< 7 \text{ X } 10^{-9}$ over the range 0°C to 50°C
Line_Voltage Stability:	$< 5 \times 10^{-10}$ two minutes after a 10% line voltage change
Option 04R Rubidium Precision Intern	nal Frequency Standard
Frequency:	10 MHz
Long Term Drift:	\leq 5 X 10 ⁻¹¹ per month
	$\leq 5 \times 10^{-10}$ per year
Temperature Stability:	$\leq 3 \times 10^{-10}$ from 0°C to +50°C
Line Voltage Stability:	$\leq 2 \times 10^{-11}$ from ±10% voltage change
Option 60	άζει _{Le}
Rack mounting kit (fixed)	
Option 65	
Rack mounting kit (slides)	
DEFINITIONS	
LSD Least Significant Digit	
Trigger Error	
Trigger error = $\sqrt{(e_i)^2}$	² +e _n ²) (Volts) w Rate at Trigger Point (V/sec)
where e.= input am	plifier rms noise, 250 µV rms max
. A	nal rms noise in 250 MHz bandwidth

-15

Section 1.

" | |

Table 1.1 – Technical Specifications (Cont'd)

NON-VOLATILE MEMORY

Up to 10 complete front-panel settings may be stored for subsequent recall.

GATE OUT

A TTL-compatible signal is provided from a rear-panel BNC connector coincident with the measurement gate + 100 nanoseconds.

TRIGGER LEVEL OUTPUTS

Start and stop levels are available on the rear panel from BNC connectors for calibration purposes only.

DISPLAY

LED: 10 digit display, character size 0.43". Exponent digit, character size 0.43"

When measurement exceeds 10 digits, the least significant 10 digits are displayed, and the overflow indicator is lit.

TEMPERATURE PERFORMANCE

Operating Temperature: Storage Temperature:	0°C to +50°C -40°C to +75°C	
POWER REQUIREMENTS:	100, 120, 220, 240V rms ± 10% 50 to 400 Hz ± 10% 80 VA	
DIMENSIONS:	88.9 mm (3.5 in) High X 427.0 mm (16.8 in) Wide X 475 mm (18.7 in) deep	
WEIGHT:	10 kg (22 lb.)	

1-14

STATISTICS	······································
Sample Size:	2 to 9999
Standard Deviation:	Displays Standard Deviation of sample size (n)
Average:	Displays Average (mean) value of sample size (n)
Highest:	Using Special Function 51, the highest value in sample size (n) is displayed
Lowest:	Using Special Function 52, the lowest value in sample size (n) is displayed

MATH

Applies to all counting/timing measurement functions. Note Math Function is applied prior to Statistics Function.

 $Display = \frac{Reading - X}{Z} Y$

Where X, Y and Z are constants entered and stored via the keyboard.

Constant (X, Y or Z) Range:	± 0.00000001E-9 to ± 999999999999	
Power-Up Condition:	$ \begin{aligned} \mathbf{X} &= 0 \\ \mathbf{Y} &= 1 \\ \mathbf{Z} &= 1 \end{aligned} $	

GPIB INTERFACE

Standard:IEEE-STD-488-1978Programmable ControlsAll front panel controls with the
exception of PowerUniversal Commands:Trigger, Clear, Remote, Local, Local
Lockout, Require ServiceData Output Format:Refer to Tables 4.5 and 4.7Data Output Rate:150 readings/second, maximum

Table 1.1 - Technical Spec	ifications (Cont'd)
External Gate:	
Input:	Inputs A, B or D, selectable via Special Functions 85.0-88.3
Start Arm:	(+) or (-) edge, selectable via special function applied to external arm input allows counter to start a measurement cycle
Stop Arm:	(+) or (-) edge, selectable via special function applied to external arm input allows counter to stop measurement cycle
Synchronous Window Auto-Trigger: (Syn. Wind. AT)	
Input:	Inputs A, B or D, selectable via Special Functions 91.0-94.3
Start/Stop Edges:	(+) or (-), selectable via special function applied to external arm input allows the auto-trigger function to establish the (+) and (-) signal peaks and trigger level only during the period when the arming signal is present
PEAK SIGNAL MEASUREMENT	
The auto-trigger function may be used to dete minimum, and peak-to-peak values of the meas	ermine and indicate the peak maximum, peak surement signal applied to Inputs A or B.
Display:	Individual 3-digit displays for Inputs A and B.
Frequency Range:	DC and 30 Hz to 25 MHz
Dynamic Range:	.15 to 10V p-p (X1 attenuation)
Resolution:	10 mV (X1 attenuation)

.

Accuracy:

 \pm 5% of peak-to-peak voltage \pm 20 mV for sine waves

 \pm 2% of peak-to-peak voltage \pm 20 mV for pulses > 20-ns wide and \geq 5 ns rise time

÷

1-12

TIME BASE (See Option 04E)	
Frequency:	10 MHz
Aging:	<1 ppm per month <2 ppm for first year
Temperature Stability:	\pm 10 ppm over the range 0 [°] to 50 referenced to 25 [°] C
External Standard Input:	
Frequency:	1, 5, 10 MHz
Level:	Min., 500 mV rms, Max., 5V rms
Impedance:	1 kilohm
Internal Standard Output:	
Frequency:	10 MHz
Level:	>1V p-p into 50 ohms
ARMIN G	
Start Arm:	
Input:	Inputs A, B or D, selectable via Spe Functions 82.0-83.3
Start Arm:	(+) or (-) edge, selectable via spe function applied to external arm i allows counter to start a measurer cycle

Area and and a second s

100 million (100 million)

Contraction of the second

1

798

25) 25)

:27

DATA ENTRY INPU NPUT - 🗂 1 816 - O v NA) - O v NA) - O v NA) <u>ы са</u> 0 1 ----GASE \square INPUT C HISE A 1051 510. DPALL A DOS WIDTH DREG WIDTH DPHASE Area 04年 5787月〇 ŧΟ Τ UTVEL A () (RESOLUTION ((0 (TOTAL -1010 384110 A/8 COUTYA POWER -----1990 SERIES UNIVERSAL SYSTEMS COUNTER RACAL-DANA 18) ้า3 Turn power on. 1. Select either RISE A or FALL A using FUNCTION keys (13). 2. Connect measurement signal to INP UT A (18). 3. NOTE: All other controls are set automatically.

Table 3.10 - Rise A/Fall A Measurements

3-23

SUN UF

AIG D











NOTE:

All other controls are set automatically.

3.4.2 Trigger Level Setting

3.4.2.1 Introduction

3.4.2.1.1 Refer to Figure 3.1 for this subsection. The 1995/1996 both provide manual a automatic (including single-shot) trigger setting for Inputs A and B. Manual trigger select involves setting the levels in $\pm 5V$, $\pm 50V$, and $\pm 250V$ ranges, with corresponding resolutions of mV, 100 mV, and 1V. These ranges correspond to attenuation settings of 1X, 10X, and 50X and LEVEL A and B trigger displays of X.XX, XX.X, and XXX., respectively. Auto-Trigger leve the mean of the positive and negative-peak values of the input signal as automatica determined by the counter.





3.4.2.2 Manual Trigger Setting

NOTE:

An attenuation setting of X1 and a trigger level of 1.23 volts are used in the following description.

3.4.2.2.1 Set the trigger level manually using one of the following key sequences:

a. For setting a +1.23, use <1.23> TRIG-LEVEL (16B)

b. For setting a -1.23, use +/- (15C) $\langle 1.23 \rangle$ TRIG-LEVEL (16B)

3.4.2.2.2 After entering a manual trigger level, it is continuously displayed on the LEVEL A/LEVEL B LED(s) (16G). The 1995/1996 returns immediately to its measurement mode after trigger setting. TRIG A/TRIG B LED(s) (16H) flash if the counter is triggered from the input signal.

3.4.2.2.3 Use key sequence TRIG-LEVEL (16B) LEVEL (17A) TRIG-LEVEL (16B) to step the displayed trigger level up or down by 0.01 (X1), 0.1 (X10), or 1. (X50) as required. Verify the trigger level changes on the LEVEL A/LEVEL B LED(s) (16G).

3.4.2.2.4 A manual trigger level that is out-of-range for the current attenuation setting produces an error message.

3-27

and

ion 10

and

1 is

ally

166

NOTE:

INPUT A and B each have one trigger-level store. Using the Auto-Trigger mode overwrites a manually stored trigger setting. Also, pressing the AUTO-TRIG key (16A) while manually setting the level enables the Auto-Trigger mode. Toggle the AUTO-TRIG key (16A) off, then enter a manual trigger level.

3.4.2.2.5 Press the DISPLAY key (17D) to show V MAX, V MIN or Vpp of the input signal in the LEVEL A/LEVEL B display.

3.4.2.3 Automatic Trigger Setting

3.4.2.3.1 Press the required AUTO-TRIG key (16A) to calculate and show the trigger level in the LEVEL A/LEVEL B display. Automatic attenuation setting occurs in the Auto-Trigger mode.

3.4.2.3.2 Press the DISPLAY key (17D) to show V MAX, V MIN, or Vpp of the input signal in the LEVEL A/LEVEL B display.

3.4.2.4 Single-Shot Automatic Trigger

3.4.2.4.1 Automatic trigger settings vary as peak input levels change. To execute and store a single-shot Auto-Trigger level:

- a. Enter Special Function 31 using key sequence 31 SHIFT (15F) STORE (15L) and SF (15G)
- b. Enable special functions using key sequence SHIFT (15F) SF (15G)
- c. Press the AUTO-TRIG key (16A). The LED lights as the level is calculated and set, then turns off.

3.4.2.4.2 The stored level is retained as a manually set value until either (1) another singleshot measurement is made, or (2) a new manual trigger level is entered.

3.4.2.4.3 To execute additional single-shot trigger settings, press the AUTO-TRIG key (16A) again with Special Function 31 enabled.

3.4.3 Gate Time and Resolution

3.4.3.1 Frequency Functions

1

3.4.3.1.1 <u>Gate Time Mode</u> - by specifying the counter's gate time, the user can set the resolution in the frequency, period, and ratio functions. Gate times from 200 ns to 100s may be selected. To enter a gate time, use the key sequence $\langle value \rangle$ SHIFT STORE GATE where $\langle value \rangle$ is either in decimal or exponential form. To recall a gate time for display, use the key sequence SHIFT RECALL GATE. Use the RESOLUTION \dagger keys to decadically step the displayed gate time (and resolution) either up(\dagger) towards 100 s or down (\ddagger) towards 200 ns. The counter's gate time (and resolution) can be set to display from one to ten digits (with overflow).

E XA MP LE

Assume EREQ A is selected and a 1 ms gate time specified. Successively pressing the RESOLUTION (\dagger) key will select and display gate times (and resolutions) of 10 ms, 100 ms, 1s, 10s, and 100s. Successively pressing the RESOLUTION (\dagger) key will select and display gate times (and resolutions) of 100 μ s, 10 μ s, and 1 μ s. Pressing the RESOLUTION (\dagger) key again after displaying 1 μ s will not produce a gate time of 100 ns as this value is smaller than the 200 ns lower gate-time limit. The 1 μ s will continue to display on the counter.

3.4.3.1.2 <u>Resolution Mode</u> – when no gate time is specified in frequency, period, and ratio functions, the counter's resolution can be selected using the RESOLUTION ($\frac{1}{1}$) keys. Now the gate time is automatically set via the number of displayed digits of resolution. Except in some Math computations, pressing the RESOLUTION ($\frac{1}{1}$) keys will increment/decrement the display by one digit per keyboard maneuver. Each digit displayed decadically increases/decreases the counter's resolution within the counter's gate time range. Gate times from 200 ns to 100 s may be selected. There will be no step-up or-down when the RESOLUTION ($\frac{1}{1}$) keys are pressed in Time Interval, Totalize, Rise/Fall Time, Positive/Negative Pulse Width, or Slew Rate functions.

EXAMPLE

A 9-digit resolution of a measurement is possible in a 1-second gate time; 10-digit resolution in a 10-second gate time; and 10-digit resolution plus overflow in a 100-second gate time. If one selects a gate time which sets a resolution exceeding the 10-digit display resolution, then an overflow of the most significant digit(s) and lighting of the O/F LED occurs. Two overflow states are permitted in the 1995/1996. In an overflow condition, the user can reduce the gate time to display any "dropped" digit(s). Digits that overflow are not lost, but remain stored in the counter's registers for output over the GPIB.

3.4.3.2 Time Functions

3.4.3.2.1 In Time Interval functions (TI A+B, Rise/Fall, and Pulse Width, e.g.,), the input signal is synchronized with the measurement gate. Thus, there is no gate time as such. The input signal, therefore, determines the counter's resolution. On the 1995/1996, a single-shot Time Interval resolution to 1 ns is possible.

3.4.4 Delay Mode

3.4.4.1 When Time Interval (TI), Totalize, or Positive/Negative Pulse Width is selected, an internal delay from 200 ns to 100 s may be entered from the front panel. This permits the user to increase the elapsed time between the start and stop trigger points by the gate time range. Once stored, the delay may be enabled/disabled as required. Use of the Delay mode prevents premature triggering from spurious signals during measurement.

3.4.4.2 The delay is stored using either an exponential or decimal format. Use one of the following key sequences to store, for example, a 1 µs delay:

a. 1 EXPONENT +/- 6 SHIFT STORE DELAY

b. <.000001>SHIFT STORE DELAY

NOTE:

Once the delay is entered, the counter returns to the measurement mode.

3.4.4.3 Recall the delay to the main display using key sequence SHIFT RECALL DELAY.

3.4.4.4 Enable and disable a stored delay by successively using key sequence SHIFT DELAY. The LED lights when the Delay mode is enabled.

3.4.5 Arming/Gating Selection

3.4.5.1 Refer to Table 3.14 as required. External arming, external gating, and synchronous window auto-trigger (Syn. Wind. AT) modes are selectable via special functions for Inputs A, B, or D.

3.4.5.2 External Arming

3.4.5.2.1 Special Functions 82.0 through 83.3 as applied to the external arming input (A, B, or D) permit selection of positive or negative start edges in the 1995/1996.

3.4.5.3 External Gating

3.4.5.3.1 Special Functions 85.0 through 88.3 as applied to external gating inputs (A, B, or D) permit selection of positive or negative start/stop edges in the 1995/1996.

3.4.5.4 Synchronous Window Auto-Trigger (Syn. Wind. AT)

3.4.5.4.1 Special Functions 91.0 through 94.3 as applied to the external arming input (A, B, or D) permit selection of positive or negative start/stop edges in the counter. Auto-trigger can establish the positive/negative signal peak measurements and trigger level only during the time when the Syn. Wind. AT signal is present. The auto-trigger can now be used for display of peak voltage values of a specific pulse(s) selected by the operator using the Syn. Window AT signal.

3.4.6 Math Function (R-X)Y/Z

3.4.6.1 The Math function applies to all counting and timing functions of the 1995/1996 except phase measurement. This function permits measurement value R to be offset, normalized, and/or scaled before display using stored constants X, Y, and/or Z, respectively. The display indicates (R-X)Y/Z after enabling the Math function. Home state values for X, Y, and Z are 0, 1, and 1, respectively $(Z\neq0$ at any time).

3.4.6.2 Math Constant Storage

3.4.6.2.1 Constants X, Y, and/or Z must be stored before enabling the Math function. Use key sequence (value) SHIFT STORE X/Y/Z, where (value) is in decimal or exponential form, to enter any of the constants. The permissible range of values for the Math constants is \pm 0.00000001E-9 to \pm 9999999999999. Any number exceeding this range will result in "Error 20" being displayed.

3.4.6.3 Math Constant Recall

3.4.6.3.1 Recall stored Math constants to the main display using key sequence SHIFT RECALL X/Y/Z.

3.4.6.4 Math Function Enabling/Disabling

3.4.6.4.1 Enable and disable the Math function by successively using key sequence SHIFT (R-X)Y/Z. The LED lights when the Math function is enabled.

3.4.7 Statistical Functions/(n) Samples

3.4.7.1 The 1995/1996 Statistical functions include the Mean, Standard Deviation, and Low/High values for user-entered (n) samples. Mean and Standard Deviation are enabled using single front-panel keys; Low/High values by special functions.

3.4.7.2 (n) Samples

3.4.7.2.1 The range of (n) samples is any positive integer from 2 to 9999 (fractions entered for n are truncated). Home state value for (n) samples is 100.

3.4.7.2.2 To store (n) samples, use the key sequence $\langle n \rangle$ SHIFT STORE (n) where $\langle n \rangle$ is a valid integer. To recall (n) samples for display, use the key sequence SHIFT RECALL (n). Pushing RESET restarts the period of (n) samples.

3.4.7.3 High/Low Values

3.4.7.3.1 Use Special Function 51 and key sequences 51 SHIFT STORE SF and SHIFT SF to calculate and display the High value of (n) samples. Use Special Function 52 and key sequences 52 SHIFT STORE SF and SHIFT SF to calculate and display the Low value of (n) samples. If enabled, the MEAN(n) or STD(n) key is disabled during determination of High/Low values.

3.4.7.4 MEAN(n)/STD(n) Functions

3.4.7.4.1 Successively use key sequence SHIFT MEAN(n) or SHIFT STD(n) to enable and disable the corresponding statistical function. Pressing SHIFT MEAN(n)/SHIFT STD(n) automatically deselects the opposite function if enabled. Updating of the main display for either statistical function only occurs after (n) samples have been executed.

3.4.8 Special Functions

3.4.8.1 Table 3.14 lists the special functions available on the 1995/1996. All special functions are designated by either a two or three-digit special function number (NN or NN.N). In the table, special functions are organized by mutually exclusive groups shown by lined sections. Selecting a member of one of these groups automatically deselects all other special functions in that group. Storing a circled special function disables all special functions in a group. Circled special functions may not be recalled.

3.4.8.2 Special Function Storage

3.4.8.2.1 Special function numbers must be entered into memory before special functions can be enabled. Use the following key sequence to store, for example, special function number 81: 81 SHIFT STORE SF.

3.4.8.2.2 The digits for a special function number are shown on the main display as the numeric keys are pressed. Once the number is stored, the counter automatically returns to the measurement mode. Storing a special function number overwrites other numbers within its group.

3.4.8.3 Special Function Recall

3.4.8.3.1 Stored special functions are recalled to the main display using key sequence SHIFT RECALL SF. The lowest special function number in memory will be shown first on the display. Use the RESOLUTION keys (||) to scroll through the current set of special function numbers.

3.4.8.4 Special Function Enabling/Disabling

3.4.8.4.1 -Enable and disable stored special functions by successively using key sequence SHIFT SF. The LED lights when special functions are enabled.

NOTE:

Storing a special function when special functions are enabled immediately enables that special function.

Table 3.14 - Special Functions (SFs)

in the second second

onous

-

Ì

Sector Sector

3

nay

SF Number	Function
0	No special functions. Storing SF0 erases all current special functions. SF0 be recalled for display. SF0 is present after power-up
(20)	Default for SF 21. Normal Inputs A and B
21	Inputs A and B exchanged
(27)	Default for SFs 28, 29. Filter functions for both Inputs A and B
28	Filter key functions with Input A only
29	Filter key functions with Input B only
(30)	Default for SF 31. Continuous Auto-Trigger mode
31	Single-Shot Auto-Trigger mode
(40)	Default for SF 41. Read rate of 300 ms
41	Maximum read rate
(50)	Default for SFS 51, 52. Normal statistics operation
51	Display highest value for (n) samples
52	Display lowest value for (n) samples
60 -	Default for SF 61. Automatic start/stop totalize
61	Manual start/stop totalize
70	Keypad test for front-panel LEDs. No SF enabling necessary; just store the SF to initiate the test
80	Default for SFs 80 - 90. No external arming, external gate, or synchrowindow auto-trigger (Syn. Wind. AT)

Table 3.14 - Special Functions (Cont'd)

.....

SF Number	Function	
(81)	External arming off	
82.0	Ext. arming, (+) slope	- Input A
82.1		– Input B
82.2		- Input D, Zero-Crossing Trigger Level
82.3	*	- Input D, TTL-Crossing Trigger Level
	(82.3 is the default for SFs 82.0 -	82.3)
83.0	Ext. arming, (-) slope	- Input A
83.1		- Input B
83.2	•	- Input D, Zero-Crossing Trigger Level
83.3	(83.3 is the default for SFs 83.0 -	- Input D, TTL-Crossing Trigger Level
\frown		00.0)
(84)	External gate off	
85.0	Ext. gate, start (+) stop (+)	– Input A
85.1		– Input B
85.2		- Input D, Zero-Crossing Trigger Levels
85.3	w ^{we the}	- Input D, TTL-Crossing Trigger Levels
	(85.3 is the default for SFs 85.0 -	
86.0	Ext. gate, start (+) stop (-)	- Input A
86.1		- Input B - Input D, Zero-Crossing Trigger Level:
86.2		- Input D, TTL-Crossing Trigger Levels
86.3	(86.3 is the default for SFs 86.0 -	
87.0	Ext. gate, start (-) stop (+)	– Input A
87.1	LAL. gale, start () stop ()	- Input B
87.2		- Input D, Zero-Crossing Trigger Level
87.3	Y	- Input D, TTL-Crossing Trigger Levels
- ,	(87.3 is the default for SFs 87.0	- 87.3)
88.0	Ext. gate, start (-) stop (-)	– Input A
88.1		- Input B
88.2		- Input D, Zero-Crossing Trigger Level
88.3		- Input D, TTL-Crossing Trigger Levels
	(88.3 is the default for SFs 88.0	- 88.3)
(90)	Synchronous Window Auto-Trigg	er (Syn. Wind. AT) off
91.0	Syn. Wind. AT, start (+) stop (+)	– Input A
91.1		- Input B
91.2		- Input D, Zero-Crossing Trigger Level
91.3		- Input D, TTL-Crossing Trigger Level
	(91.3 is the default for SFs 91.0	
92.0	Syn. Wind. AT, start (+) stop (-)	- Input A
92.1		- Input B
92.2		- Input D, Zero-Crossing Trigger Level
92.3		- Input D, TTL-Crossing Trigger Level
	(92.3 is the default for SFs 92.0	- 92.3)

•

.

.

3-34

-20

8

Table 3.14	- Special	Functions	(Cont'd)
------------	-----------	-----------	----------

Function	
Syn. Wind. AT, start (-) stop (+)	- Input A - Input B - Input D, Zero-Crossing Trigger - Input D, TTL-Crossing Trigger
(93.3 is the default for SFS 93.0 - 93.3) Syn. Wind. AT, start (-) stop (-)	- Input A - Input B - Input D, Zero-Crossing Trigger - Input D, TTL-Crossing Trigger
	Syn. Wind. AT, start (-) stop (+) (93.3 is the default for SFs 93.0 - 93.3)

NOTE:

When the main function of the 1995/1996 is changed, Special Functions 80 - 94 are reviewed. If setup conditions are appropriate for the new function, they are retained; if they are not, they are cancelled. The setup conditions, however, are reactivated when the original function is reselected because of the counter's one level of keyboard memory.

3.4.9 Error Codes

Leve Jeve]

Leve Jevel

3

89

19

 \mathbb{S}

3.4.9.1 Table 3.15 lists the error codes that may be displayed by the counter during local operation either as "OP Error" or in the form "Error NN" where NN is a 2-digit code number. Error codes will clear automatically after displaying for about 2-3 seconds.

Table 3.15 - Error Codes

Displayed	Codes	Error Key invalid in present machine state or key out-of-sequence	
OP Error			
Error	20 23 24 25 34 35 40	Input number out-of-range Phase measurement ratio out-of-range Hardware ratio measurement ratio produced divide by zero Internal totalize error Display underflow Display overflow Non-Vol Memory error during calibration	
	41 42 50	Non-Vol Memory error-data verification failure of machine setup store Non-Vol Memory error-attempted recall of nonexistent machine setup store Normalize function error (R-X)Y/Z	
	50 51 60 61 62 63	Statistical calculation error Internal self-test: RAM Internal self-test: ROM Internal self-test: Non-Vol Memory Internal self-test: measurement amplifier failure	

Table 3.15 - Error Codes Cont'd)

Displayed Codes	Error
64	Internal self-test: measurement logic failure
70	Floating point addition error
71	Floating point multiplication error
72	Floating point division error
73	Floating point compare error
74	Floating point operation undefined
75	Floating point under flow
76	Floating point overflow
78	ASCII to floating point conversion error
79	Floating point to ASCII conversion error
80	Double precision compare error
81	Double precision to ASCII error
82	Double precision to floating point conversion error
83	Integer division by zero
99	Internal software error

Table 3.16 - Non-Vol Memory Locations

1

South State

žene.

Function/Description	Location 0-9 0-9 (see Notes)	
Non-vol memory recall from 0-9 Non-vol memory store from 0-9		
NOTE 1:		
Storing a setup (memory locations 0-9) requires a no keyboard entry.	ominal 2-second wait after	
<u>NOTE 2:</u>		
Calibration constants can only be viewed when the unit calibration constants are only stored during the CAL S procedure (see Section 6).	is in the Check mode. Also, tore step of the calibration	
Recall calibration constants:		
DAC constants Input A slope multiplier Input A slope offset Input B slope multiplier Input B slope offset	10 11 12 13	
Input path constants		
Input A start, hyst.low, offset Input A start, hyst.low, hysteresis	14 15	
Input A start, hyst. high, offset	16	
Input A start, hyst. high, hysteresis	17	
Input A stop, hyst. low, offset	18 19	
Input A stop, hyst. low, hysteresis Input A stop, hyst. high, offset	20	
Input A stop, hyst. high, hysteresis	21	
Input B start, hyst. low, offset	22	
Input B start, hyst. low, hysteresis	23 24	
Input B start, hyst. high, offset	24	
Input B start, hyst. high, hysteresis Input B stop, hyst. low, offset	26	
Input B stop, hyst. low, hysteresis	27	
Input B stop, hyst. high, offset	28 29	
Input B stop, hyst. high, hysteresis	4J	
Time Interval constants	30	
A-start, B-stop; A-positive, B-negative A-start, A-stop; A-negative, B-positive	30	
B-start, A-stop; A-negative, B-positive B-start, A-stop; A-positive, B-negative	32	
B-start, B-stop; A-negative, B-positive	33	























Anna and An

C. Summaria

SECTION 4

1

4.1 GENERAL PURPOSE INTERFACE BUS (GPIB)

4.1.1 Introduction

4.1.1.1 This subsection provides operating information for the 1995/1996 using the GPIB system interface. The IEEE-488-1978 interface permits remote control of all the counter's functions except POWER ON/OFF. Inputs and outputs are made via a standard 24-pin GPIB connector (see Figure 4.1) on the rear panel. Pin location, signal line identification, and GPIB operation comply with IEEE-STD-488-1978. The GPIB provides interface capability with other instruments and a controller also using the interface-bus structure (see Figure 4.2). This figure also shows signal line designations and pin assignments. IEEE-STD-488-1978 subsets available are listed in Table 4.1.

X X <thx< th=""> X X X</thx<>			
Pin No.	Assignment	Pin No.	Assignment
- 1	DIO 1	13	DIO 5
2	DIO 2	14	DIO 6
3	DIO 3	15	DIO 7
4	DIO 4	16	DIO 8
5	EOI	17	REN
6	DAV	18	GND, (6)
7	NRFD	19	GND, (7)
8	NDAC	20	GND, (8)
9	IFC	21	GND, (9)
10	SRQ	22	GND, (10)
11	ATN	23	GND, (11)
12	SHIELD	24	GND, (5 and 17)

Figure 4.1 - GPIB Connector (Rear Panel)



Pin	Nomenclature	Description
$ \begin{array}{c} 1 \\ 2 \\ 3 \\ \\ 4 \\ 13 \\ 14 \\ 15 \\ 16 \\ \end{array} $	DIO-1 Data In/Out Bit 1 (LSB) DIO-2 Data In/Out Bit 2 DIO-3 Data In/Out Bit 3 DIO-4 Data In/Out Bit 4 DIO-5 Data In/Out Bit 5 DIO-6 Data In/Out Bit 6 DIO-7 Data In/Out Bit 7 DIO-8 Data In/Out Bit 8	Data lines are used to transfer data from one instrument to another
6 7 8	DAV (Data Valid) NRFD (Not Ready for Data) NDAC (Not Data Accepted)	Handshake lines operate in a proper time sequence for complete communication between instruments
5 9 10 11 17	EOI (End or Identify) IFC (Interface Clear) SRQ (Service Request) ATN (Attention) REN (Remote Enable)	Interface lines are used to provide an orderly flow of information between units
12 18 19 20 21 22 23 24	SHIELD GND (6) GND (7) GND (8) GND (9) GND (10) GND (11) GND (5 and 17)	

Figure 4.2 - Interface Signal Pin Assignments	Figure 4			Signal	Pin	Assignments
---	----------	--	--	--------	-----	-------------

경
4.2 GPIB DESCRIPTION

and the second

No.

No.

Constantion of

100 million

IJ

4.2.1 Refer to Figure 4.2. There are 24 lines available at the GPIB connector, including 16 signal and 7 ground return lines, and one shield. All of the data bus lines are either input or output lines, having the following characteristics:

Logic Levels:	1 = Low =	≤.8V
	0 = High =	$\geq 2.0 V$
Input Loading:	Each input = o	one TTL load
Output:	It consists of sinking 48 m	capable of driving 15 interface bus loads. an open-collector driver and is capable of A with a maximum voltage drop of 0.5 e IEEE-488 Electrical Specifications.

, (fear 19 19 19

GPIB Subset	Description	Applicable Capability
SH1	Source Handshake	Complete Capability
AH1	Acceptor Handshake	Complete Capability
Τ5	Talker	Complete Capability (1) Basic Talker (2) Serial Poll (3) Talk Only Mode (4) Unaddress if MLA
TE0	Extended Talker	None
L4	Listener	Complete except Listen Only (1) Basic Listener (2) Unaddress if MTA
LEO	Extended Listener	None
SR1	Service Request	Complete Capability
RL1	Remote/Local	Complete Capability (1) REN - Remote Enable (2) LLO - Local Lockout (3) GTL - Go to Local
PP0	Parallel Poll	No Capability
DC1	Device Clear	Complete Capability (1) DCL - Device Clear (2) SDC - Selected Device Clear
DT1	Device Trigger	Complete Capability GET - Group Execute Trigger
C0	Controller	No Capability
E1	Open Collector Bus Driver	S

[^]Table 4.1 - IEEE-488-1978 Standard Interface Subset Capability

.03

...0

33

 $\{\cdot\}$

4.2.2 The signal lines shown in Figure 4.2 consist of three functionally separate sets: Data, Handshake, and Interface.

4.2.2.1 <u>Data</u> - the data lines consist of DIO-1 to DIO-8. These lines are the signal channels over which data flows between all instruments on the bus in bit-parallel, byte-serial form.

4.2.2.2 <u>Handshake</u> - these three transfer lines consist of: DAV (Data Valid), NDAC (Not Data Accepted), and NRFD (Not Ready for Data). These lines provide communication between GPIB bus members (i.e., between the instrument that is talking and the instrument(s) that are listening) to synchronize the information flow across the eight data lines. These lines derive their nomenclature from their meaning in the low or 1 state (e.g., when NRFD is low, the device is Not Ready for Data).

- a. DAV signifies that valid information is available on the data lines
 - b. <u>NRFD</u> signifies that the instrument is not ready to accept information
 - c. <u>NDAC</u> signifies that information is not accepted by the acceptor bus device
- 4.2.2.3 <u>Interface</u> these five interface lines coordinate the information flow on the bus.
 - a. <u>IFC (Interface Clear)</u> places the instrument in the Idle state (i.e., Untalk, Unlisten)
 - b. <u>ATN (Attention)</u> indicates the kind of information on the data lines during a handshake transfer sequence. Low indicates data lines carry interface commands; high indicates that the data lines carry data
 - c. <u>REN (Remote Enable)</u> arms the instrument to select Remote operation when it's addressed as a listener
 - d. <u>SRQ (Service Request)</u> signals the system controller that a peripheral device or bus member wants attention for purposes such as transmitting measurement, status, or condition information to the system controller
 - e. <u>EOI (End or Identify)</u> used for (1) signifying the end of a message and (2) signalling bus peripherals to set the I/O bit assigned for parallel poll identification

4.2.3 GPIB Handshake

4.2.3.1 The handshake sequence is the process by which each data byte is transferred from the source to the acceptor.

4.2.3.2 Refer to Figure 4.3. It shows the sequential relationship between the DAV, NFRD, and NDAC lines used to transfer data bytes. Figure 4.4 shows the handshake flow chart.



Figure 4.3 - Handshake Sequence

a,

 $\dot{\Omega}$

ŝ

\$



4.3 GPIB ADDRESS ASSIGNMENT

4.3.1 The 1995/1996 must be assigned an address as a bus member when operating in a GPIB system. Assigning an address to the counter permits it to be "called up" by the system controller or other resident bus device without interfering with it.

4.3.2 Table 4.2 provides the available numbers for programming the counter's GPIB address and determining the various talk/listen address codes used in programming the controller.

4.3.3 To program the counter's address, use key sequence (number) SHIFT STORE ADDR where (number) is any number from 00 through 30. To recall the counter's address, use key sequence SHIFT RECALL ADDR. To change the counter's address, simply enter the new address. The new GPIB address will overwrite the old one. The counter will automatically return to its measurement mode.

4.3.4 To enable the Talk-Only mode, just enter 99 as the new address. This will not affect the counter's selected bus address (00 through 30), but will set the unit to respond only as a talker (see Subsection 4.5.2 for details). To exit the Talk-Only mode, just reenter the counter's selected bus address or a new bus address.

NOTE:

Printed instructions for address programming are found on the rear panel just to the right of the GPIB connector.

4.3.5 Observe in the table that the far right column lists the number addresses that can be assigned to the counter. Once an address has been selected and stored, the controller may then address the 1995/1996 as a talker/listener by transmitting the appropriate ASCII character on the data lines. The "DATA LINES" column of the table shows the 7-bit binary codes for every talk/listen address assigned to the counter. The controller transmits these codes to the counter to establish its talker/listener status.

4.3.6 Note also in the table that there are two address codes for each GPIB address number. Each code represents a different ASCII character. For example, if an address of 02 is assigned to the counter, the talk address is ASCII character B and the listen address is ASCII character ". The only difference in the binary code in each case is the state of data lines D6 and D7.

4.3.7 The counter is preset at GPIB address 03 when shipped.

4-8

Table 4.2 - 1995/1996 GPIB Address and Talk/Listen Codes

ASCII ĈHARACTERS			DA	TALI	NES				
		D ₇	D ₆	D ₅	D ₄	D3	D ₂	D ₁	DECIMAL
	LOTEN	TALK	LISTEN		A	DRES	S		ADDRESS
TALK	LISTEN	IALN		16	8	4	2	1	
	SP	0	1	0	0	0	0	0	00
@		1	0	0	0	0	0	0	
	!	0	1	0	0	0	0	1	01
A		1	0	0	0	0	0	1	
	,,	0	1	0	0	0	1	0	02
В		1	0	0	0	0	1	0	
••	#	0	1	0	0	0	1	1	03
С		1	0	0	0	0	1	1	
	\$	0	1	0	0	1	0	0	04
D		1	0	0	0	1	0	0	
	%	0	1	0	0	1	0	1	05
E		1	0	0	0	1	0	1	
	&	0	1	0	0	1	1	0	06
F	•	1	0	0	0	1	1	0	
	(APOSTROPHE)	0	1	0	0	1	1	1	07
G		1	0	0	0	1	1	1	07
	(0	1	0	1	0	0	0	08
Н		1	0	0	1	0	0	0	
)	0	1	0	1	0	0	1	09
1		1	0	0	1	0	0	1	
	*	0	1	0	1	0	1	0	10
J		1	0	0	1	0	1	0	
	+	0	1	0	1	0	1	1	11
к		1	0	0	1	0	1	1	
	, , , , , , , , , , , , , , , , , , ,	0	1	0	1	1	0	0	12
L		1	0	0	1	1	0	0	
		0	1	0	1	1	0	1	13
М		1	0	0	1	1	0	1	
		0	1	0	1	1	1 	0	14
N		1.	0	0	1	1	1	0	
•••••••	/	0	1	0	1	1	1	1	. 15
С		1	0	0	1	1	1	1	

-

4-9

 $\zeta_{p_{ij}^{m}}$

ASCII CHARACTERS		DATA LINES							
		D ₇	D ₆	D ₅	D ₄	D3	D ₂	D ₁	DECIMAL
			LOTEN		A[DDRES	S		ADDRESS
TALK	LISTEN	TALK	LISTEN	16	8	4	2	1	
<u></u>	ø	0	1	1	0	0	0	0	16
P		1	0	1	0	0	0	٥	
	1	0	1	1	0	0	0	1	17
Q		1	0	1	0	0	0	1	
	2	0	1	1	0	0	1	0	18
R		1	0	1	0	0	1	0	
	3	0	1	1	0	0	1	1	19
S	********	1	0	1	0	0	1	1	
	4	0	1	1	0	1	0	0	20
Т		1	0	1	0	1	0	0	
	5	0	1	1	0	1	0	1	21
U		1	0	1	0	1	0	1	
	6	0	1	1	0	1	1	0	22
V		1	0	1	0	1	1	0	
	7	0	1	1	0	1	1	1	23
W -		1	0	1	0	1	1	1	
	8	0	1	1	1	0	0	0	24
X		1	0	1	1	0	0	0	
	9	0	1	1	1	0	0	1	. 25
Y		1	0	1	1	0	0	1	
	:	0	1	1	1	0	1	0	26
Z		1	0	1	1	0	1	0	ļ
	;	0	1	1	1	0	1	1	- 27
[1	0	1	1	0	1	1	
	<	0	1	1	1	1	0	0	. 28
١		1	0	1	1	1	0	0	
	=	0	1	1	1	1	0	1	29 30
]		1	0	1	1	1	0	1	
	>	0	1	1	1	1	1 .		
^		1	0	1	1	1	1	0	-
	ONE				GAL				31

Table 4.2 - 1995/1996 GPIB Address and Talk/Listen Codes (Cont'd)

4-10

INTERFACE MESSAGE REPERTOIRE and RESPONSE

4.4.1 Introduction

4.4

4.4.1.1 The 1995/1996 is equipped with a standard GPIB interface designed to meet IEEE-STD-488-1978 specifications. These specifications provide a definition of multiline interface messages, dividing them into two main groups:

- a. Primary command group
- b. Secondary command group

This counter includes only the primary commands in its interface repertoire.

4.4.1.2 The primary command group is further divided into four categories:

- a. Listen address commands
 - b. Talk address commands
 - c. Addressed commands
 - d. Universal commands

4.4.2 Listen and Talk Address Commands

4.4.2.1 The counter is designed to include 31 listen and 31 talk addresses. (Table 4.2 lists these addresses.) The instrument responds to address messages as defined by the programmed GPIB address entered from the counter's front panel.

4.4.2.2 Listen Addresses

4.4.2.2.1 Receipt by the counter of a listen address makes it a listener. If previously addressed to talk, the counter ceases to be a talker. In Local mode, the counter reverts to its Remote state, provided the REN message is true.

4.4.2.3 Talk Addresses

4.4.2.3.1 Receipt by the counter of a talk address makes it a talker. If previously addressed to listen, the counter ceases to be a listener. If in Local mode, the counter will remain under local control.

4.4.2.4 Talk Addresses-Other Devices

4.4.2.4.1 If the counter was previously addressed to talk, then receives the talk address of another bus device, the 1995/1996 ceases to be a talker.

4.4.3 Addressed and Universal Commands

4.4.3.1 Table 4.3 lists the Addressed and Universal commands to which the 1995/1996 responds. These interface commands are recognized because they are sent with the ATN message as true. The following paragraphs describe the counter's response to each of these commands.

		Hex	Decimal	Data Line Code						
Message	Meaning	Code	Equivalent	7	6	5	4	3	2	1
GTL	Go To Local	01	1	0	0	0	0	0	0	1
SDC	Selected Device Clear	04	4	0	0	0	0	1	0	0
GET	Group Execute Trigger	08	8	0	0	0	1	0	0	0
LLO	Local Lock Out	11	17	0	0	1	0	0	0	1
DCL	Device Clear	14	20	0	0	1	0	1	0	0
SPE	Serial Poll Enable	18	24	0	0	1	1	0	0	0
SPD	Serial Poll Disable	19	25	0	0	1	1	0	0	1
UNL	Unlisten	3F	63	0	1	1	1	1	1	1
UNT	Untalk	5F	95	1	0	1	1	1	1	1

Table 4.3 - Addressed and Universal Commands

4.4.3.2 Go To Local (GTL)

4.4.3.2.1 Provided the counter is in remote and a listener, it reverts to local operation. The counter remains addressed to listen. It now operates by front-panel controls, until returned to remote control by receipt of the first byte of a device-dependent message. The decimal and hex equivalents are both 01. When in local, the SRQ LED is always off.

NOTE:

If the counter is in a function having no equivalent in local operation, upon receipt of a GTL command, it will default to home state conditions. These functions include: hardware ratios B/A, A/C, B/C; totalize A or B by gate time; and totalize A or B by D.

4.4.3.3 Selected Device Clear (SDC)

4.4.3.3.1 Provided the counter is in remote and a listener, it reverts to home state. The condition of the GPIB interface remains unchanged. The decimal and hex equivalents are both 04.

4.4.3.4 - Group Execute Trigger (GET)

4.4.3.4.1 Provided the counter is a listener and no measurement is in progress, it executes a previously programmed measurement and, if the SRQ mask is set, issues an SRQ command at completion. The GET command permits several bus devices to simultaneously perform a number of different operations. (All bus members have been previously programmed to perform a function on receiving the GET command or trigger command.) The decimal and hex equivalents are both 08.

4.4.3.5 Local Lockout (LLO)

4.4.3.5.1 The counter responds to the LLO command regardless of its addressed state. The LLO command disables the LOCAL key on the front panel. By issuing a GTL command, the counter is returned to local control. However, if the counter is returned to remote operation, the local lockout condition is still active. The only way to deactivate the LLO condition is to turn off the counter.

4.4.3.6 Device Clear (DCL)

4.4.3.6.1 Same as the SDC command, except that all bus devices in remote are put in home state. The counter responds to this command regardless of its addressed state. The decimal and hex equivalents are 10 and 14, respectively.

4.4.3.7 Serial Poll Enable (SPE)

4.4.3.7.1 This command permits all bus members, including the counter, to set their SRQ line to binary 1, informing the controller that attention is required. For the 1995/1996, bit 7 of the status byte is set. Each bus member, having been made a talker, is then serially interrogated by the controller to determine which bus member(s) requested service and the purpose of each request. Bus members respond by transmitting their respective status bytes to the controller. All members respond to the SPE command regardless of their addressed state. The function and format of the 1995/1996's SRQ status byte is described in Subsection 4.7. The decimal and hex equivalents are 24 and 18, respectively.

4.4.3.8 Serial Poll Disable (SPD)

4.4.3.8.1 This command returns all bus members to normal operation after completion of a serial poll. All bus members respond to the SPD command regardless of their addressed state. If addressed to talk, a bus device will put its data output string on the GPIB, provided such data is available in its output buffer. The decimal and hex equivalents are 25 and 19, respectively.

4.4.3.9 Untalk (UNT)

4.4.3.9.1 This universal command instructs all talkers, including the counter, to return to their untalk or talker-idle state. All bus members are also removed from their talker state whenever a talk address other than their own is received. In the Untalk state, the front-panel ADDR LED is turned off. The decimal and hex equivalents are 9 and 5F, respectively.

4.4.3.10 Unlisten (UNL)

4.4.3.10.1 This universal command instructs all listeners, including the counter, to return to their unlisten or listen-idle state. In the Unlisten state, the front-panel ADDR LED is turned off. The decimal and hex equivalents are 63 and 3F, respectively.

4.5 GPIB OPERATING MODES

4.5.1 Introduction

4.5.1.1 Before operating the counter on the GPIB, ensure that the instrument has been assigned its correct bus address (see Subsection 4.3) and that the correct AC line voltage has been selected (see Subsection 2.7.3). The last instruction is especially important if the 1995/1996 is being used for the first time or at a new location.

4.5.1.2 The 1995/1996 can be operated on the GPIB in either its Talk-Only or Addressed mode.

4.5.2 Talk-Only Mode

4.5.2.1 To set the counter in this mode, enter counter address 99.

4.5.2.2 The Talk-Only mode may be used in systems not having a controller. Such a system permits remote reading of counter measurement data, however, the instrument is controlled from the front panel (see Section 3).

4.5.2.3 The counter determines the rate at which measurements are made. The output buffer is updated at the end of each measurement cycle, overwriting the previous measurement data if not transferred to the listener.

4.5.2.4 The listener triggers the transfer of data from the counter. The counter's output buffer is cleared when data transfer is completed.

4.5.2.5 Differences between the measurement rate and data transfer rate are resolved as follows:

- a. If data transfer is in progress at the end of a measurement cycle, updating of the output buffer is delayed. Data transferred will correspond to the previous measurement cycle
- b. If data transfer trigger occurs during a measurement cycle and the output buffer is empty, data transfer is delayed until the buffer is updated. Data transferred will then correspond to the latest measurement cycle
- c. If a measurement cycle is completed before any byte from the previous cycle has been transferred to the listener, the buffer will be updated.

-S

- 4.5.2.6 Measurement rate in the 1995/1996 can be controlled in the following ways:
 - a. The gate time can be controlled by selecting an appropriate display resolution or setting a specific gate time
 - b. A time interval delay can be set using the range of 200 ns to 100 s
 - c. The counter can be operated in the Hold mode (single-shot measurements). Readings are displayed indefinitely in Hold until the RESET key is pressed, initiating a new measurement cycle

4.5.3 Addressed Mode

-15

4.5.3.1 In the Addressed mode, all of the counter's functions (except POWER ON/OFF) can be controlled using device-dependent commands (see Subsection 4.8.2). These commands are sent over the GPIB after the counter has been addressed to listen. Completed measurement readings and counter status information are then read back over the bus after the counter has been addressed to talk. If the counter is addressed to talk when its output buffer is empty, no data transfer will occur and bus activity will cease. Data transfer will start again after the output buffer is updated at the completion of the next measurement cycle.

4.6	OUT	PUT MESSAGE FORMAT (TALKER)	
4.6.1	Intro	oduction	1
4.6.1.1	Refe	er to Tables 4.4 to 4.7 for the following:	na Bar Province
	a.	Table 4.4 - Message formats for the various 1995/1996 and "one-time" (recall) outputs	measurements
	b.	Table 4.5 - Basic 23-byte output format	
	e.	Table 4.6 - Alpha header output codes	

d. Table 4.7 - High speed data output format

4.6.1.2 Measurement units should be assumed as hertz, seconds, degrees, or a ratio, depending on commands previously sent to the counter.

NOTE:

An SRQ message is not sent by data recall from the counter's stores.

A single 23-byte output-see Table 4.5
A double 23-byte output (i.e., two numeric fields, with/without headers, separated by a comma, and terminated by a CRLF)
A triple 23-byte output (i.e., three numeric fields, with/without headers, separated by commas, and terminated by a CRLF)
A single 23-byte output-see Table 4.5
A double 23-byte output (i.e., two numeric fields, with/without headers, separated by a comma, and terminated by a CRLF)
A double 23-byte output (i.e. two numeric fields, with/without headers, separated by a comma, and terminated by a CRLF)
A 200-byte ASCII-formatted output sent and readable only by the counter
Variable number of ASCII bytes, null, CR, and LF

-Table 4.4 - Measurement and "One-Time" Output Formats

<u>NOTE 1</u>:

The statistics and math outputs will be the result of the calculation with the alpha header code of the function measurement. For special output (SO1), the first measurement will have the alpha header code of the normal measurement, and the second and third readings will have the alpha codes from Table 4.6 (e.g., "H" header for High).

<u>NOTE 2</u>:

"One-Time" (recalled) data commands must be entered in outputs by themselves. (Refer to Input Commands tabulated in Subsection 4.8 and identified with an asterisk(*). When data is recalled, it will be placed in the buffer only once. The output buffer will then default to the previously entered measurement only after the recalled data is read by the controller or the counter is programmed with a new command. Recalled data will not generate an SRQ command.

Ĩ

Section 1

Byte No.	Interpretation	Permitted ASCII Characters	Notes
1 2	Space Alpha header code		Spaces are transmitted
3 4 5 $ 6$ 7 8 9 10 11 12 13 14 15 16 17 18 19	(See Table 4.6). If turned off using the HD0 command, this byte will be a space Space Measurement Sign Most significant digit Digit	+ or - 0 to 9 0 to 9 or .	Bytes 5 to 19 will always include 14 digits (i.e., the mantissa) and decimal point. The numeric field (bytes 4 to 23) is in scientific notation. Zero's are added as necessary in the less significant digit positions.
20 21 22	Exponent indicator Exponent Sign More significant digit	E + or - 0 to 9 0 to 9	
23	Less significant digit CR or , (LF)		Commas are used to separate multiple numeric field outputs. Used as a final output termina- tor. CRLF is the final output terminator in the buffer. The EOI is always given with LF. No EOI is given if high speed mode is enabled

Table 4.5 - Basic 23-Byte Output Format

Table 4.6 -	Alpha	Header	Output	Codes
-------------	-------	--------	--------	-------

Function/Operation	Header	Function/Operation	Header
Frequency C	F	Ratio B/A (software)	R
Frequency A	F	Ratio C/A (software)	R
Period A	S	Ratio A/B (hardware)	R
Time Interval A-B	S	Ratio B/A (hardware)	R
Time Interval A -> B		Ratio C/B (hardware)	R
with delay	Т	Ratio C/A (hardware)	R
	T	Rise Time B	R
Totalize A by B Ratio A/B (software)	R	Fall Time B	S
	R	Positive Pulse Width B	S
Ratio C/A (software) Rise Time A	S	Positive Pulse Width B	S
	S	with delay	S
Falt Time A	S	Negative Pulse Width B	S
Positive Pulse Width A	2	Negative Pulse Width B	
Positive Pulse Width A	S	with delay	S
with delay	S	Phase B rel A	Р
Negative Pulse Width A	. 5	Duty Cycle B	U
Negative Pulse Width A	S	Slew Rate B	S
with delay	P	Display Mean	М
Phase A rel B	Ŭ	Display High	н
Duty Cycle A	S	Display Low	L
Slew Rate A	5	Recall A trigger level	А
Additional Functions	F	Recall B trigger level	В
Frequency B	S	Recall Peaks-V max, A or B	
Period B	S	Recall X (Offset)	х
Time Interval B-A		Recall Y (Normalize)	Y ·
Time Interval B+A	s	Recall Z (Scale)	z
with delay		Recall Calibration	
Manual Totalize B (software)	T	Constants	С
Manual Totalize B (software)		Recall n value	N
Totalize B by A	T	Recall Gate Time	G
A by D		Recall Delay Time	
B by D	T	Transmit Time Out	ŏ
A by gate	Т	Transmit Time Out	

NOTES:

1. In general, the following Header Codes precede the listed functions:

F-Frequency measurements S-Time measurements (seconds); rise/fall times; pulse width

P-Phase measurements

×-----

1.60

R-Ratio measurements

U-Duty Cycle measurements T-Totalize measurements

ASCII Format	Value Range					
b#0.nnnnnnnnnnnnnE#ddCRLF b#N.nnnnnnnnnnnnnnE#ddCRLF b#NN.nnnnnnnnnnnnnE#ddCRLF b#NNN.nnnnnnnnnnnE#ddCRLF • • • • • • • • • • • • • • • • • • •	0.1 to 0.9999999999999999 1.0 to 9.9999999999999 10.0 to 99.99999999999 100.0 to 999.9999999999 • • • • • • • • • • • • • •					
where: b = blank space # = - or + N = digit n = the fractional part	 e decimal point E = exponent d = ten's exponent digit CR = carriage return LF = line feed 					
<u>NOTE</u> :						
No SRQ requests are gene	rated when in the high-speed mode.					

Table 4.7 - High Speed Data (ASCII) Output

4.7 SERVICE REQUEST (SRQ) AND STATUS BYTE

4.7.1 Introduction

4.7.1.1 An SRQ may be transmitted by the 1995/1996 whenever:

- a. An error occurs
- b. A measurement is completed
- c. A timeout occurs

4.7.1.2 The seventh bit in the SRQ and status byte is set to a binary 1. One other bit, indicating the status or type of service requested, is also set. If an SRQ is not enabled, this other bit is still set - even if the seventh bit is not. Refer to Table 4.8 which shows the format for the counter's status byte. The front-panel SRQ LED lights when the SRQ is asserted.

Table	4.8	-	Status	Byte	Format
-------	-----	---	--------	------	--------

Bit No.	Bit Weight	Function
1 (LSB)	1	Unused
2*	2	1 = External frequency reference
4		in use; no SRQ issued
3	4	Unused
4**	8	1 = Timeout has occurred
5*	16	 1 = Reading ready; no SRQ issued for re- called data; bit is cleared when measurement is output or when buffer
		is flushed
6** .	32	1 = Error condition exists
-7	64	1 = Service requested
8	128	Unused

* = Serial poll alone will not clear this bit

****** = Serial poll alone will clear this bit

NOTE:

Controllers vary as to positional designation of status-byte bits. Bytes are indexed in two ways: 1 through 8 with bit 1 having a weight of 1 and bit 8 having a weight of 128 (as for the 1995/1996) or 0 through 7 with bit 0 having a weight of 1 and bit 7 having a weight of 128.

4.7.1.3 The counter's SRQ status byte can be conveniently masked to indicate the type of information. This feature is achieved using the Service Request Mask command (QMn) where the value of n is the loaded bit weight (i.e., binary value) - see Table 4.8 - in the range of 0 to 255.

EXAMPLE:

If the user wants an SRQ message when (1) a timeout has occurred, and (2) an error condition exists, the correct SRQ Mask command that would generate this would be QM40 (8 + 32). Then by reading the SRQ status byte, bits 4 and 6 can be tested to determine which one caused the SRQ message.

4.7.1.4 The Service Request Mask command QM0 will disable all SRQ messages.

4.8 INPUT COMMANDS (LISTENER)

4.8.1 Introduction

4.8.1.1 The 1995/1996 responds to device-dependent commands in a "deferred" manner. This means that the GPIB interface continues to accept commands until the terminating character (LF) is received, then the entire string is executed. There is no "immediate" mode in which commands are obeyed as they are received.

4.8.1.2 The counter clears all data in its output buffer upon receiving a devicedependent command. Recalled data and single measurements, therefore, should be read immediately after the command is sent to program the counter.

4.8.2 Device-Dependent Commands

4.8.2.1 When the counter is addressed to listen, it can be controlled (except POWER ON/OFF) by device-dependent commands. These commands are tabulated below:

a. Table 4.10 - Counter Initialize Code
b. Table 4.12-Measurement Function Codes
c. Table 4.15-Math Codes
d. Table 4.16-Memory Codes
e. Table 4.17-Statistics Codes
f. Table 4.18-Gate/Delay Codes
g. Table 4.19 - Input Control Codes
h. Table 4.20 - Arming Codes
i. Table 4.21 - Learn Codes
j. Table 4.22 - Measurement Mode Codes
k. Table 4.23 - Miscellaneous Codes
l. Table 4.24 - Calibration Codes

4.8.2.2 In general, device-dependent commands are executed sequentially beginning with the first one sent, and ending with the last. However, to ensure expected results, it is recommended that the following commands be sent in a separate string: IN (Initialize), RE (Start New Measurement), SMn (Non-Vol Store to Memory, 0-9), and TG1, TG2, TG3 (Output Trigger/Peak Levels).

4.8.2.3 If more than one command is to be sent, no delimiters are required. If necessary, commas, spaces, and semicolons may be included as delimiters in the command strings for clarification without affecting counter operation. Alpha characters in a command string may be upper or lower case. Each command string must be followed by an end-of-string terminator group. Table 4.9 summarizes the valid terminator groups.

123LFCRLFCRLFEOI TrueNOTE:Data output terminators are
CRLFCRLFEOI Truein both standard and high-speed
data output modes

Table 4.9 - Valid Terminators

4.8.2.4

.4 Table 4.10 provides the counter initialize code for the 1995/1996.

Table 4.10 - Counter Initialize Code

Function	Code
Initializes counter functions/settings to home state	IN

4.8.2.5 Some of the device-dependent commands in the following tables require additional numerical input data. Such numerical input succeeds its command. "One-time" (recall) outputs are noted by an asterisk(*). Finally, home-state commands (at power-on, after an IN command, or after a diagnostic IST command) are <u>underlined</u>. Refer to Table 4.11 as required for the numerical input format.

άğ

Byte No.	Interpretation	Permitted ASCII Characteristics
1	Mantissa	+ or -
	Most significant digit	0 to 9
2 3	Digit	
4 5		
6		
7		
8 9		
9		
.10_ 11		
12	-	
13.		
14		
15		
16	The second se	
17	Least significant digit	T
18	Exponent indicator	E ton -
19	Exponent sign	+ or - 0 to 9
20	Digit	0 + 0
21	Digit	0 10 9

の時間の

Table 4.11 - Numerical Input Format

NOTE 1:

The valid syntax for the numerical input value tabulated above is:

 $[+ \text{ or } -] \langle H \text{ digits} \rangle [.] \langle I \text{ digits} \rangle [E [+ \text{ or } -] \langle 1 \text{ or } 2 \text{ digits} \rangle]$ where $1 \langle = H + I \langle = 16$. Characters inside the brackets are optional.

This format is valid for all numerical inputs including measurement functions (e.g., FN10=FN1E1). For enable/disable (i.e., toggle) commands (e.g., CK0/CK1 command), zero (CK0) will turn the command off; and any other valid numeric input (CK+1, CK55.09e-7) will turn the command on.

NOTE 2:

The use of a floating point decimal increases the number of characters in the string from 16 to 17.

NOTE 3:

Leading zeros in the mantissa and/or the exponent are ignored.

NOTE 4:

Byte one may be omitted and a positive mantissa assumed.

NOTE 5:

Bytes 2 to 17 may have up to 16 significant digits and a decimal point. The decimal point is not essential. After entry of 16 digits (without a decimal point), additional digits are ignored and a GPIB programming error is generated. Non-significant zeros will still increase the power-of-ten stored. Also, if fewer than 16 digits are required, unused bytes may by omitted.

NOTE 6:

Spaces or nulls are always ignored.

NOTE 7:

Bytes 18 to 21 (exponent group) may be omitted. Also, byte 19 may be omitted or transmitted as a space (a positive exponent should be assumed in either case).

NOTE 8:

Numbers may be terminated by one of the same terminators used for output messages, or by another device-dependent message.

NOTE 9:

Units are implied; volts for trigger levels, seconds for gate/delay times.

4.8.2.6 Table 4.12 presents the measurement function codes for the 1995/1996. Functions FN1 through FN18 are front-panel selections. Functions FN19 through FN45 are selected either as front-panel special functions or are unavailable from the keyboard. When the controller programs one of the functions (FN1-FN45), external arming, external gating, and synchronized window auto-trigger (SWAT) are turned off if invalid for the new function. If an invalid channel is programmed for a function, the command is ignored and arming, gating, or SWAT default to the off condition. No error is generated for this type of programming.

Function	Code
Frequency C	FN1
Frequency A	FN2
Period A	FN3
Time Interval A B	FN4
Time Interval A B	
with delay	FN5
Totalize A by B	FN6
Totalize A by B	
with delay	FN7
Ratio A/B (software)	FN8
Ratio C/B (software)	FN9
Rise Time A	FN10
Fall Time A	FN11
Positive Pulse Width A	FN12
Positive Pulse Width A	
with delay	FN13

Table 4.12 - Measurement Function Codes

4 - 24

Function	Code
Negative Pulse Width A	FN14
Negative Pulse Width A	
with delay	FN15
Phase A rel B	FN16
Duty Cycle A	FN17
Slew Rate A	FN18
Frequency B	FN19
Period B	FN20
Time Interval B-A	FN21
Time Interval B-A	
with delay	FN22
Manual Totalize A	FN23
Manual Totalize B	FN24
Totalize B by A	· FN25
B by A	
with delay	FN26
A by D (TTL)	FN27
B by D(TTL)	FN28
A by gate time	FN29
B by gate time	FN30
Ratio B/A (software)	FN31
C/A (software)	FN32
A/B (hardware)	FN33
B/A (hardware)	FN34
C/A (hardware)	FN35
C/B (hardware)	FN36
Rise Time B	FN37
Fall Time B	FN38
Positive Pulse Width B	FN39
Positive Pulse Width B	
with delay	FN40
Negative Pulse Width B	FN41
Negative Pulse Width B	
with delay	FN42
Phase B rel A	FN43
Duty Cycle B	FN44
Slew Rate B	FN45

Table 4.12 - Measurement Function Codes (Cont'd)

<u>NOTE 1</u>:

Either "FU" or "FN" can be used for the above measurement function codes.

NOTE 2:

All measurement function codes are mutually exclusive.

NOTE 3:

For FN23 and FN24 (Manual Totalize), refer to the Gate codes to start and stop a measurement.

4.8.2.7 Table 4.13 provides the predefined (forced) setting by functions. The Phase Angle, Duty Cycle, and Slew Rate settings are automatically selected, but can be modified by the controller. In addition, for programming selection of Duty Cycle and Slew Rate settings, use the following guidelines:

- . ____a. To change from positive Duty A(B) to negative Duty A(B), program slope A(B) to minus using control code AS1
 - b. To change from positive Slew Rate A(B) to negative Slew Rate A(B), program slope A(B) to minus using control code AS1

NOTE:

The COMMON settings shown in the table for Phase Angle, Duty Cycle, and Slew Rate cannot be modified by the controller.

Function	Common	Slope A	Slope B	DC (A and B)	Auto-Trig A	Auto-Trig
Rise Time A	On	+.		DC	On	On
Rise Time B	On	+	+	DC	On	On
Fall Time A	On	-	-	DC	On	On
Fall Time B	On	-	-	DC	On	On
Pos. Pulse Width A	On	+	_	DC-	On	On
Pos. Pulse Width B	On		+	DC	On	On
Neg. Pulse Width A	On	-	+	DC	On	On
Neg. Pulse Width B	On	+		DC	On	On
Phase A rel B	Off	+	+	DC	On	
Phase B rel A	Off	÷	+	DC	On	
Duty Cycle A	On	+	-	DC	On	-
Duty Cycle B	On	-	+	DC		On
Slew Rate A	On	+	+	DC	On	
Slew Rate B	On	+	+	DC		On
Man. Totalize A						
(software)	On	l	1	Ļ		Off
Man. Totalize B						
(software)	On.				Off	
Totalize A by Gate	On					Off
Totalize B by Gate	On				Off	
Totalize A by D	On		1			Off
Totalize B by D	On		1		Off	

Table 4.13 - Predefined (Forced) Front-Panel Settings

В

NOTE 1:

When Common mode is on and the function is controlled by Input A (e.g., Frequency A, Ratio A/B), Input B autotrigger and attenuator commands are disregarded. Also in this mode, Input B levels will be ignored if Input A (and therefore B) auto-trigger is on. Similarly when the Common mode is on, and the function is controlled by Input B, Input A auto-trigger and attenuator commands are disregarded. No error is generated for this kind of inconsistent programming.

NOTE 2:

The auto-trigger must be turned off before entering a manual trigger level.

4.8.2.8 Table 4.14 indicates the valid channels for external arming and gating by function. External arming and gating are mutually exclusive commands.

Function	Valid Channels
Frequency C Frequency A, Period A Frequency B, Period B	A, B, D-TTL, D-Zero Crossing B, D-TTL, D-Zero Crossing A, D-TTL, D-Zero Crossing
 Time Interval A to B†; B to A† Totalize A by B†; B by A† Totalize A by internal gate†; B by internal gate† Rise Time A†; Rise Time B† Fall Time A†; Fall Time B† Positive Pulse Width A†; Positive Pulse Width B† Negative Pulse Width A†; Negative Pulse Width B† Slew Rate A†, Slew Rate B† Hardware Ratio A/B; Hardware Ratio B/A Hardware Ratio A/B; Software Ratio B/A Software Ratio C/B; Software Ratio C/A Software Ratio C/B; Software Ratio C/A Duty Cycle A; Duty Cycle B Phase A rel B; Phase B rel A Totalize A by D; Totalize B by D Manual Totalize A; Manual Totalize B 	D-TTL, D-Zero Crossing

Table 4.14 - Valid Channels for External Arming/Gating

NOTE 1:

The dagger (†) indicates a function for which external arming is valid; external gating is invalid.

NOTE 2:

Valid channels for Synchronous Window Auto-Trig(SWAT) are identical to those for external arming/gating, except for Frequency C. SWAT is disallowed in Frequency C.

NOTE 3:

If an invalid channel is programmed for a function, the command is ignored and arming, gating, or SWAT default to the off condition. No error is generated for this type of programming.

_

Table 4.15 - Math Codes		
Function	Code	
Disable Math Enable Math Store Offset (value) (X)	MD0 MD1 MO <value> (home state=0)</value>	
Recall Offset Store Normalize (value) (Y)	RO * MN <value> (home state=1)</value>	
Recall Normalize Store Scale (value) (Z)	RN * MS <value> (home state=1)</value>	
Recall Scale	RS *	

A THREE A

State State

(.....

NOTE:

Table 4.16	- Memory	Codes
------------	----------	-------

Function/Description	Code	
Non-vol memory recall from 0-9 Non-vol memory store from 0-9	RM0-9 SM0-9 (see Notes)	
<u>NOTE 1</u> :		
SM0-9 requires a 2-second wait after pr	ogramming.	
<u>NOTE 2</u> :		
If the counter is in a function having no equivalent in local operation, this function cannot be stored in non-vol memory. These functions include: hardware ratios A/B, B/A, A/C, B/C; totalize A or B by gate time; and totalize A or B by D.		
Recall calibration constants:DAC constantsInput A slope multiplierInput A slope offsetInput B slope multiplierInput B slope offsetRC12*Input B slope offsetRC13*		
Input path constants Input A start, hyst. low, offset	RC14*	

	Function/Description	Code
	Input A start, hyst. low, hysteresis Input A start, hyst. high, offset Input A start, hyst. high, hysteresis Input A stop, hyst. low, offset Input A stop, hyst. low, hysteresis	RC15* RC16* RC17* RC18* RC19* RC20*
	Input A stop, hyst. high, offset Input A stop, hyst. high, hysteresis	RC21*
	Input B start, hyst. low, offset Input B start, hyst. low, hysteresis Input B start, hyst. high, offset	RC22* RC23* RC24* PC25*
y	Input B start, hyst. high, hysteresis Input B stop, hyst. low, offset Input B stop, hyst. low, hysteresis	RC25* RC26* RC27* RC28*
	Input B stop, hyst. high, offset Input B stop, hyst. high, hysteresis	RC29*
Time	Interval constants A-start, B-stop; A-positive, B-negative A-start, A-stop; A-negative, B-positive B-start; A-stop; A-positive, B-negative B-start, B-stop; A-negative, B-positive	RC30* RC31* RC32* RC33*

Table 4.16 - Memory Codes (Cont'd)

Table 4.17 - Statistics Codes

Function/Description	Code
Store n value = 100 Store n value = 1000 Store n value, where value = 2 to 9999 Recall n value	SV0 SV1 SV <value> RV *</value>
Disable standard deviation Enable standard deviation	<u>SD0</u> SD1 - turns off mean
Disable mean Enable mean	SA0 SA1 -turns off standard deviation
Special output disable Special output enable	SO0 SO1 -and enable standard deviation (SD1) will output standard deviation and mean; and enable mean (SA1) will output mean, high, and low

 $i l_{s}^{\alpha}$

23 j

2

Table 4.18 - Gate/Delay Codes

Function/Description	Code
Gate Open - used only to start software manual totalize Gate Close - used only to stop software manual totalize Gate Time Adjust - enters gate time <value> where <value>range = 200ns to 100 s; home state value = 10 ms; and a value</value></value>	GO GC GA (value)
of 0 = a single event reading Recall Gate Time Delay Time Adjust - enters delay time <value> where <value>range = 200 ns to 106 s;</value></value>	RG * DA <value></value>
home state value = 1 ms - Recall Delay Time	RD *

4.8.2.9 To use software manual totalize (FN23 or FN24), enter the following 3 commands in order:

a.	FN23 (CR LF) - sets up the manual totalize (A) function and turns on the Hold LED
b.	GO <cr lf=""> -opens the gate to start the readings. Data can be read from the counter at this point</cr>
c.	GC (CR LF) - closes the gate, turns on the Hold LED, and puts the last reading in the buffer. The last reading can be read from the counter

To restart the measurement at zero enter:

RE GO <CR LF>

To continue the measurement count enter:

GO (CR LF)

NOTE:

If a new function is entered, the single measurement mode will still be in effect.

Function/Description	Code
Trigger Level A Set	AT <value></value>
Trigger Level B Set - home state value is 0	BT <value></value>
Auto-Trig off (A and B)	A U0 A U1
Auto-Trig on (A and B)	A U2
Auto-Trig Input A off	A U3
Auto-Trig Input A on	A U3
Auto-Trig Input B off	A U4
Auto-Trig Input B on	A U5
Continuõus Auto-Trig Single Auto-Trig – use AU1, 3, or 5 to start a single autotrigger process	ST0 ST1
Coupling Input A to DC	AA0
Coupling Input A to AC	<u>AA1</u>
Coupling Input B to DC	BA0
Coupling Input B to AC	<u>BA1</u>
Slope Input A Positive	AS0
Slope Input A Negative	AS1
Slope Input B Positive	BS0
Slope Input B Negative	BS1
Attenuation Input A X 1	A X0
Attenuation Input A X 10	A X1
Attenuation Input A X 50	A X2
Attenuation Input B X 1	B X0
Attenuation Input B X 10	B X1
Attenuation Input B X 50	B X2
Impedance Input A to 1 Mohm	AZ0
Impedance Input A to 50 ohms	AZ1
Impedance Input B to 1 Mohm	BZ0
Impedance Input B to 50 ohms	BZ1
Filter Input A off	AF0
Filter Input A on	AF1
Filter Input B off	BF0
Filter Input B on	BF1
Hysteresis off	SE0
Hysteresis on	SE1
Common off (Separate mode)	CM0
Common on	CM1

Table 4.19 - Input Control Codes

NB..

 Ω_{ij}^{0}

,78<u>)</u>

Table	4.20		Arming	Codes
-------	------	--	--------	-------

- Function/Description	Code
External Arming Disable – internal arming enabled is home	XA0
state External Arming Input A	XA1
External Arming Input B	XA2
External Arming Input D - Zero Crossing	XA3
External Arming Input D - TTL	XA4
Arming Slope Positive	XA5
Arming Slope Negative	XA6
External Gate Disable - internal gate enabled is home state	<u>XG0</u>
(see code GA)	XG1
External Gate Input A External Gate Input B	XG2
External Gate Input D-Zero Crossing	XG3
External Gate Input D TTL	XG4
Gate Slope Start-Negative; Stop-Negative	XG5
Gate Slope Start-Positive; Stop-Negative	XG6
Gate Slope Start-Negative; Stop-Positive	XG7
Gate Slope Start-Positive; Stop-Positive	XG8
Synchronous Window Auto-Trig (SWAT)	
SWAT Disable	<u>XS0</u>
SWAT Input A	XS1
SWAT Input B	XS2
SWAT Input D-Zero Crossing	XS3
SWAT Input D-TTL	XS4
SWAT Slope Start-Negative; Stop-Negative	XS5
SWAT Slope Start-Positive; Stop-Negative	XS6
SWAT Slope Start-Negative; Stop-Positive	XS7
SWAT Slope Start-Positive; Stop-Positive	XS8

Table 4.21 - Learn Codes

Function/Description	Code
Send Machine Setup - Learn Receive Machine Setup - Learn	SL * RL <total machine="" state="" string-<br="">200 ASCII bytes>; string is readable only by the counter</total>

Table 4.22 - Measurement Mode Codes

Function/Description	Code
Continuous Reading Mode Single Reading Mode-use RE code to trigger a new measurement	MM0 MM1

Function/Description	Code
Check Off Check On	$\frac{CK0}{CK1} \text{ or } \frac{CH0}{CH1}$
Front Panel Display Disable (turns off front panel measurement display)	DR0
Front Panel Display Enable	DR1
Turns Off Prefix Output Header Turns On Prefix Output Header (e.g., "F" for frequency)	HD0 HD1
High Speed Output Disable-defaults to previous autotrigger mode (single/continuous)	<u>HS0</u>
High Speed Output Enable-forces continuous measurement mode, turns off statistics, takes single-shot auto-trigger, and no SRQ is given. No data can be recalled at this time	HS1
Transmit Hardware Identification-that is, "RD 1995" or "RD 1996"	ID0 *
Transmit Software Identification version that is, 2.1 or other number Internal Self Test-output of <space< td=""><td>ID1 *</td></space<>	ID1 *
CR LF > means a successful test. Otherwise, outputs an error message. Counter returns to power-up state on exit	IST
Set SRQ Mask-where <value>=0 to 255; home state=255; and QM0 code disables all SRQ commands</value>	QM <value></value>
Start New Measurement-triggers new reading in single measurement mode	RE
Program Timeout, Gate Closed home state value is 500 seconds (see Note 2)	TC <value></value>
Program Timeout, Gate Open where the home state value is 500 seconds; <value>=1 to 500 seconds(see Note 2)</value>	TO <value></value>
Transmit Error Code-outputs <space CR LF≥ if no errors exist</space 	TE *
Output Trigger Levels A and B (see Note 3)	TG1 *

Table 4.23 - Miscellaneous Codes

Table 4.23 -	Miscellaneous	Codes (Cont'd)	
--------------	---------------	----------------	--

Function/Description	Code
Output Peak Levels A (V _{max} , V _{min}) - auto-trigger A turned off (see Note 3)	TG2 *
Output Peak Levels B (V _{max} , V _{min}) - auto-trigger B turned off (see Note 3)	TG3 *
Transmit Timeout Value-total abort time is (TO +GA <value>+ TC) or if delay active (TO + DA <value> + TC), or if externally gated (TO + TC + 100 seconds)</value></value>	TV *

NOTE 1:

Information for the following codes in the above table is not stored in non-vol memory: DR0, DR1; HD0, HD1; HS0, HS1; QM <value>; TC <value>, TO <value>; TV.

NOTE 2:

Program Timeout, Gate Closed refers to the time that the counter will wait for the measurement gate to close prior to issuing a timeout error. Program Timeout, Gate Open refers to the time that the counter will wait, upon receipt of trigger, for the measurement gate to open prior to issuing a timeout error.

NOTE 3:

For the TG1, TG2, and TG3 codes: if in single measurement mode (or single autotrigger mode), initiate the measurement (or trigger) first, then send the command to output trigger levels. This ensures the output of trigger levels of measurement just taken.

Table 4.24 - Calibration Codes

	Function/Description	Code	
NOTE 1:			
Each of the eight commands listed below must be on a single line. See Section 5 of this manual for the calibration procedure.			
Step 1		CAL	
Step 2	Set start and stop DACs to the maximum positive voltage	CLHI	
, -	Set start and stop DACs to the maximum negative voltage	CLLO	
Step 3	Start DAC positive voltage (+X.XXXX) Stop DAC positive voltage (+X.XXXX) Start DAC negative voltage (-X.XXXX) Stop DAC negative voltage (-X.XXXX)	CLTH 〈Vstart-high〉 CLPH 〈Vstop-high〉 CLTL 〈Vstart-low〉 CLPL 〈VStop-low〉	

<u>NOTE 2</u>:

At this point, "CAL" is shown on the main display. About five minutes later, "CAL donE" is displayed when the calibration is finished. Calibration values may now be stored to non-vol memory by holding the front-panel calibration button in and sending the CLST command.

Step 4 Stores values to non-vol memory

CLST

NOTE 3:

Upon successful completion of non-vol store, a "donE" message is displayed, a \langle space CR LF \rangle GPIB output is given, and the calibration button can be released. If at any point, there is an error (e.g., syntax, calibration), the entire procedure must be repeated starting with Step 1.

<u>*</u>?

17

-35

4.9 GPIB ERRORS

)

4.9.1 When an error occurs, an SRQ message will be generated and the SRQ LED turned on. Should multiple errors occur, only the latest error is saved. An error will be cleared and the SRQ LED turned off when the controller transmits a new command string to the counter. To read the error message, send a TE (Transmit Error) command immediately after the error occurs.

4.9.2 Table 4.25 below lists the GPIB error messages and numbered codes. The numbered error codes are in the form "Error NN" where NN is a 2-digit code.

Message/Code Number	Error	
ALPHA SYNTAX ERROR	Alpha syntax error while parsing	
NUMBER SYNTAX ERROR	Number syntax error while parsing	
LEARN ERROR	Error in machine setup string from	
	"learn"	
INVALID RANGE	Range error (e.g., FN code number,	
	gate time, delay value)	
LEVEL OR ATTN INVALID	Level out-of-range for the attenuator setting	
Error 23	Phase measurement ratio out-of-range	
24	Hardware ratio measurement produced	
. 27	divide by zero	
25	Internal totalize error	
26	Input buffer overflow	
27	Gate did not open in specified time	
28	Gate did not close in specified time	
29	Frequency C not permitted on Model 1995	
- 30	Error during calibration	
31	Invalid syntax during calibration parsing	
	or commands out-of-order	
32	Cannot store calibration values to Non-Vol	
	memory-values must be entered first	
33	Error during calibration store to Non-Vol	
	memory Non-Vol Memory error-the Non-Vol data did	
40	Non-vol Memory error-tile Non-vol Gata did	
	not pass verification Non-Vol Memory error during recall of memory	
41	Non-Vol Memory attemped recall of nonexistent	
42	machine setup store	
50	Normalize function error (R-X)Y/Z	
50	Statistical calculation error	
51	Internal self-test: RAM	
T towned and to the POM		
61 62	Internal self-test: Non-Vol Memory	
63	Internal self-test: measurement amplifier failure	
64	Internal self-test: measurement logic failure	
0.2		

Table 4.25 - GPIB Error Messages and Codes

Message/Code Number	Error
Error 70	Floating point addition error
71	Floating point multiplication error
72	Floating point division error
73	Floating point compare error
74	Floating point operation undefined
75	Floating point underflow
76	Floating point overflow
78	ASCII to floating point conversion error
79	Floating point to ASCII conversion error
80	Double precision compare error
81	Double precision to ASCII conversion error
82	Double precision to floating point conversion error
83	Integer divison by zero
99	Internal software error

- Table 4.25 - GPIB Error Messages and Codes (Cont'd)

NOTE:

If an error is found in a command string, the entire string is ignored. No new programming of the counter will take place and the counter will continue taking measurements as previously set up.

G.
SECTION 5

5.1 INTRODUCTION

5.1.1 This section describes the general theory of operation for the Universal Systems Counters Models 1995/1996.

5.1.2 The theory of operation provided is based on the simplified overall block diagram shown in Figure 5.1. Key circuit blocks of the 1995/1996 are described and supported in this section using simplified block and schematic diagrams. These diagrams supplement the complete schematics found in Section 7 of this manual. As much as possible, the simplified schematic and block diagrams provided here are annotated with the same reference designators found in the complete schematics. This should facilitate cross-referencing between this section of the manual and the schematics.

5.T.3 Integrated circuits (ICs) in the following circuit descriptions are designated by circuit references provided on the supporting simplified block and schematic diagrams. Note that each assembly of the 1995/1996 (see Parts List, Section 8) provides a separate series of IC designations starting with U1. These designations are employed in the following key circuit descriptions. When an IC package contains more than one circuit, suffix letters are used to distinguish them (e.g., U40A). Finally, when it is necessary to identify a specific pin in an IC, the reference designator, with a suffix letter if necessary, is followed by a hyphen and then the required pin number (e.g., U40A-1).

5.2 FUNCTIONAL BLOCKS

5.2.1 The 1995/1996 counter is divided into 11 major functional blocks. Most of these blocks are located on the instrument's motherboard. The front panel block, signal conditioner block, measurement block, and channel C block are incorporated on separate board(s) which plug into the motherboard. Figure 5.1 provides an overall simplified block diagram of the 1995/1996 counter. The following is a list of these 11 functional blocks:

- 1. Channel A/B block (See Subsection 5.3.2)
- 2. Channel C block (1996 only) (See Subsection 5.3.3.)
- 3. Measurement logic block (See Subsection 5.3.4)
- 4. Display/keyboard block (See Subsection 5.3.5)
- 5. Microprocessor block (See Subsection 5.3.6)
- 6. Power supply block (See Subsection 5.3.7)
- 7. External arming/gating block (See Subsection 5.3.8)
- 8. Internal gate timer block (See Subsection 5.3.9)
- 9. External reference multiplier block (See Subsection 5.3.10)
- 10. Channel D block (See Subsection 5.3.11)
- 11. GPIB block (See Subsection 5.3.12)

5.2.2 - Overall Functional Operation

NOTE:

For convenience, since channels A and B are identical, only the former channel is described, unless otherwise indicated.

5.2.2.1 As one reads through the General Information and Theory of Operation sections of this manual, it might prove helpful to refer to the Overall Block Diagram found in Figure 5.1.

5.2.2.2 In general, input signals are conditioned and converted into digital information in the signal conditioning section.

5.2.2.3 The measurement section is internally configured by the microprocessor according to instructions entered via the keyboard or GPIB system. The signal to be measured and the signal from the frequency reference are fed to the measurement logic block. The measured result from here is passed to the microprocessor block. If mathematical manipulation of the result is required, this is performed by the microprocessor before the final output is passed either to the display or GPIB block.

5.2.2.4 In the digital control section, circuit timing and control signals are developed by microprocessor-based logic. This section also provides for keyboard decoding and display logic.

5.2.2.5 The interface section functions as a bidirectional port for data and control signals generated by the digital control section and the external system controller.

5.2.2.6 Overall operation of the 1995/1996 centers in two LSI chips. One chip, the MCC2 (Multiple Counter and Control Chip #2), is a combination of ECL (emittercoupled logic) and TTL (transistor-transistor logic) circuitry. This LSI chip executes all the high-speed logic steering, gating, and counting. The second LSI chip, the MCC1 (Multiple Counter and Control Chip #1), is a CMOS device that interfaces directly with the CPU. It provides the required logic functions, counting registers for accumulating raw input data, and control lines for the MCC2 chip.

5.2.2.7 Inputs for channel A are first routed through the signal-conditioning circuitry. This circuitry performs the user-selected coupling, impedance, and attenuation operations.

5.2.2.8 After initial signal conditioning, the input measurement signal passes through a protective limiter to two parallel high-input impedance buffer/amplifier stages. These generate a differential output which is applied to a second (Schmitt) amplifier stage.

5.2.2.9 In the Schmitt amplifier stage, the measurement signal is buffered, shaped, and level-shifted. The signal output from this stage is at an ECL level and called the start signal. The start signal is then directed to the divide-by-two/multiplexing circuitry.

5.2.2.10 The multiplexer either selects the divided start signal or the start/stop signals directly. The required signal is then routed to the synchronization circuitry.

5.2.2.11 - The start signal's output from the synchronization circuitry is input to the MCC2 chip. Between the MCC2 and MCC1 chips, measurement pulses are accumulated in the event and time count registers, counted, and stored as unprocessed measurement data.

5.2.2.12 Stored raw data is then retrieved by the microprocessor, manipulated to obtain the desired measurement mode, modified as necessary by special functions, then routed to the 1995/1996's display and GPIB.

5.2.2.13 The 1995/1996 employs a special TEC (Timing Error Correction) configuration which divides the time between the reference oscillator and start/stop signals. This permits the instrument to accumulate measurement pulses to a much greater resolution. In a typical measurement, the instrument's microprocessor reads the time count and TEC registers, performs the necessary calculations, and displays the result. Between measurements, the event, time, and TEC count registers are reset while the microprocessor computes the measurement result.

5.2.2.14 Arming and gating selection for the 1995/1996 are effected through the instrument's arming/gating steering-logic circuitry. For the 1995/1996 user, arming/gating selection is much more flexible than in conventional counters. This ease-of-use results from the operator's ability to employ channel A/B inputs for selecting the various arming/gating modes. This permits input voltages as low as 25 mV at 10 MHz from the front panel. Conventional triggering levels of TTL (1.4V at 10 MHz) and zero-crossing are possible using channel D's rear-panel input.

5.2.2.15 Finally, gate-time setting for the 1995/1996 is not limited to selection by a decade-divided timebase. Rather, the counter uses an internal gate timer to select the desired gate time in a 200 ns to 100 s range. This provides resolutions of 100 ns (gate time <1 ms resolution) and .1% (gate time >1 ms resolution).

5-0

3



Figure 5.1 - Simplified Overall Block Diagram

τ;

5.3 THEORY OF OPERATION BY BLOCK

5.3.1 Introduction

5.3.1.1 The 1995/1996 is divided into eleven major functional blocks. Functional and circuit theory of operation by block are described in this subsection of the manual. The figures used here are simplified schematic or block diagrams. For complete schematics, refer to Section 7.

5.3.1.2 Table 5.1 presents a list of major signal lines used in the 1995/1996 counters along with a brief functional description. Signals used together are grouped together. Included with the signal description are significant signal sources and destinations.

SIGNAL NAME	SIGNAL DESCRIPTION
ARM	Arming or gating signal applied to either arm or gate a measurement
ARMSPSL	Arm stop slope select for the arming and gating circuit
ARMSTSL	Arm start slope select for the arming and gating circuit
AS	Microprocessor address strobe
ATRST	Auto-trigger reset line; initializes an auto-trigger
ATSTART+	START+ signal buffered and applied to the auto-trigger circuitry
ATSTOP+	STOP+ signal buffered and applied to the auto-trigger circuitry
BW/R	Microprocessor R/\overline{W} inverted buffer signal (U5F)
CHANLD	Input signal applied to channel D
CHCENA	Enables channel C signal to be measured
DLYWND	For future use
E	Microprocessor's enable signal for 6800-type peripherals
Ē	Inverted microprocessor's E signal
GATE	Signal that is low when the measurement gate is open
INT/EXT	Selects the external reference or internal reference
LDE	Lower data enable signal generated by the microprocessor's $\overline{\text{LDS}}$ and OR-ed with the BW/ \overline{R} signal (U25B)

Table 5.1 - Signal Lines and Functions

Table 5.1 - Signal Lines and Functions (Cont'd)

SIGNAL NAME	SIGNAL DESCRIPTION
LDS	Microprocessor's lower data strobe
LTMS	Selects the 200 ns to 1 ms output or greater than 1 ms to 100 s output from the internal timer
LWE	Lower write enable signal generated by the microprocessor's lower data strobe ($\overline{\text{LDS}}$) and OR-ed with the Read/Write (R/\overline{W}) signal (U24C)
MCC/GEND	Selects the SPOUT or GATE END signal for ending a measurement
MLRST	Main logic reset signal from the MCC1 chip
PRE	Peripheral read enable signal generated by the microprocessor's R/\overline{W} signal and NANDed with E signals (U4C)
RAMENA	RAM enable signal, generated by the microprocessor's address strobe (\overline{AS}) and inverted address line A21 ($\overline{A21}$) and OR-ed together (U5C and U24A)
R/W	Microprocessor's Read/Write signal
SELARM	Enables application of the ARM signal to the auto-trigger or measurement block
SELCHD -	Selects the CHANLD signal as the arm or gate signal
SELSP	Selects the TTLSTOP signal as the arm or gate signal
SPMUX	Stop enable signal selection between SPOUT or GATE END signals
SPOUT	Stop enable output from MCC1 or SPEN signal
SPSL	Selects the slope of the STOP+ signal
SPSLV	Indicates whether the stop measurement signal is above or below the stop DAC trigger-level (TL STOP)
SPSXL	Indicates that the stop measurement signal has crossed the stop DAC trigger-level (TL STOP)
START+	Input signal applied to channel A or B for selection as the START signal
STOP+	Input signal applied to channel A or B for selection as the STOP signal
STSL	Selects the slope of the START+ signal

z

Table 5.1 – Signal Lines and Functions (Cont'd)		
SIGNAL NAME	SIGNAL DESCRIPTION	
STSLV	Indicates whether the start measurement signal is above or below the start DAC trigger-level (TL START)	
STSXL	Indicates that the start measurement signal has crossed the start DAC trigger-level (TL START)	
TTLSTOP	STOP+ signal converted to a TTL signal	
TL START	Start channel trigger level	
TL STOP	Stop channel trigger level	
·UDE	Upper data enable signal generated by the microprocessor's $\overline{\text{LDS}}$ signal and OR-ed with the BW/R signal (U25C)	
UDS	Microprocessor's upper data strobe signal	
UWE	Upper write enable signal generated by the microprocessor's upper data strobe (\overline{UDS}) and OR-ed with READ/ \overline{WRITE} signal (R/ \overline{W}) (U24D)	
VMA+E	Microprocessor's inverted enable signal (\overline{E}) OR-ed with the valid memory address (VMA) signal (U5E and U24B)	
ZERO/TTL	Selects the channel D trigger point	
5.20OFF	Shuts down the ECL 5.2 volts	
200 MHZ	Enables the divide-by-two circuitry	

Table 5.1 - Signal Lines and Functions (Cont'd)

5.3.2 Channel A/B Block

5.3.2.1 Functional Description

5.3.2.1.1 Refer to the simplified block diagram in Figure 5.2 as required. Channels A and B on the 1995/1996 are identical and only channel A is described here. Measurement signals applied to Input A are first routed through the instrument's signal conditioning circuitry. This circuitry performs selected compensation, coupling, attenuation, and impedance.

5.3.2.1.2 The measurement signal is then applied to the input of the start/stop amplifiers. The start/stop DACs (Digital-to-Analog Converters) provide a DC threshold through which the input signal must swing so that the amplifier's output will toggle.

5.3.2.1.3 The start/stop DACs have a programmable output range of ± 5 VDC in increments of 2.5 mVDC. However, the trigger display only shows resolutions of 10 mVDC.

5.3.2.1.4 The signals are then routed to the start/stop output amplifiers. The switches shown in the figure permit selection of either Input A or B signal for routing to the output amplifiers. The following combinations are possible: A-start/A-stop; A-start/B-stop; B-start/B-stop; and B-start/A-stop.



Figure 5.2 - Simplified Block Diagram for Channel A/B

5.3.2.2 Circuit Description

5.3.2.2.1 Input Conditioning

5.3.2.2.1.1 At the channel A input connector, K1 will select 50-ohm impedance when energized. This is achieved through the two parallel 100-ohm resistors R1 and R3. Refer to Figure 5.3.

5.3.2.2.1.2 AC/DC coupling is effected through K3. When this relay is de-energized, AC coupling is achieved via the two parallel capacitors C7 and C8.

5.3.2.2.1.3 Attenuation is accomplished via the four relays K5, K6, K10 and K12. The X1 range is set by energizing K6. When K6 is de-energized and its companion relay K5 is energized, the user will have the attenuation (X10 or X50) selected. The X10 or X50 range is selected via K12. When K12 is energized, X10 attenuation is selected. The measurement signal is attenuated by RC voltage-divider network R20, R24, C18, C22 and C32. When K12 is de-energized, X50 attenuation is achieved via RC voltage-divider network R19, R23, R82. C148, C17, C21 and C31.

5.3.2.2.1.4 When relay K9 is de-energized, the input signal is filtered by passage through R16. R16 and input capacitance work together to achieve 100 kHz nominal signal filtering.

5-8

31



Figure 5.3 - Input Switch Circuitry for AC/DC and Attenuator

5.3.2.2.2 Start/Stop Amplifier Circuit Description

٩L

5.3.2.2.2.1 Refer to Figure 5.4. The input buffer for channel A (channel B is identical) consists of two ICs, Q8 (transistor array) and Q2 (FET array). These two chips help to comprise two differential amplifiers called the start/stop amplifiers.

5.3.2.2.2.2 Input to the start/stop amplifiers is limited to approximately ± 7 volts at the input to Q2A-6 and Q2D-11. This is achieved by the input clamp circuit consisting of R31, R50, CR1, CR2, CR3, CR4, VR1, and VR2 as shown in Figure 5.3.

5.3.2.2.2.3 The current sources for these two differential stages are supplied by Q1, VR4, R32 and R33 for the start amplifier, and Q5, VR6, R36 and R37 for the stop amplifier. Each source is switched on and off by a section of U1, which in turn is controlled by a TTL-control logic signal from the motherboard.

5.3.2.2.2.4 When control line CH A START is high at U1-13, U1-11 is an open circuit. This turns on Q1 and allows current to flow. This selects the channel A input to pass through the start amplifier to the differential output (A3 and A4). If the CH A STOP control line is also high, channel A's input signal would pass through the stop amplifier to the differential output (A1 and A2). When the control line CHA START is low at U1-13, U1-11 connects the base of Q1 to -15V disabling the current source and, hence, the differential amplifier. When the amplifier is disabled, it is no longer able to process input and trigger level signals.

5.3.2.2.2.5 The amount of current through current source Q1 is determined by R32 and R33. With the HYSTERESIS control line low at U1-9 (maximum counter sensitivity), U1-2 and 16 are at -15V which puts R32 and R33 in parallel. This provides 11 mA through Q1 and 5.5 mA through each half of the differential stage. With the HYSTERESIS control line high, R32 is removed from across R33, thereby reducing the current through Q1 to 2 mA, and decreasing the counter sensitivity. Switching the comparator U4 (Figure 5.5) controls the overall hysteresis of the signal conditioner. The amount of hysteresis determines the counter sensitivity.

5.3.2.2.2.6 The trigger levels are set by two digital-to-analog converter (DAC) circuits on the motherboard. Refer to Figure 5.6. U11A, U19, and U23 are the primary components of the START DAC; U10, U11B, and U14 (not shown) are the primary components of the STOP DAC.

5.3.2.2.2.7 The level at which the start amplifier circuit triggers is controlled by a voltage at Q2B-3 (see Figure 5.4., the TL START line). This voltage comes from U11A-1 on the motherboard as shown in Figures 5.2 and 5.6.

5.3.2.2.2.8 The level at which the stop amplifier circuit triggers is controlled by a voltage at Q2D-11 (see Figure 5.4, the TL STOP line). This voltage comes from U11B-8 on the motherboard as shown in Figure 5.2.

5.3.2.2.9 The output of the start/stop amplifiers is taken from the collector of Q8A-6 and Q8B-2 for the start and Q8C-12 and Q8D-11 for the stop amplifier. These four signals are A1, A2, A3, A4 which connect the base of Q11A, Q11B, Q12A, and Q12B as shown in Figure 5.5.





5.3.2.2.3 Start/Stop Level Shifter Circuit Description

5.3.2.2.3.1 The second amplifier stage is called the start level shifter. (For convenience, since channels A and B are identical, only channel A is discussed.) This stage is also a differential amplifier consisting of Q11A and Q11B with Q7 as the current source. Refer to Figure 5.5.

5.3.2.2.3.2 The second stage's signal is limited to a peak-to-peak swing of 400 millivolts by CR9, CR10, CR11 and CR12. These diodes improve the peak measurement accuracy of the signal conditioner at high frequencies and high input levels.

5.3.2.2.3.3 The second stage operates in the active region with a DC offset at the collector output of Q11A and Q11B. This offset is established by the current-source components Q7, R44, R51, and R52.

5.3.2.2.3.4 R44 and R52 create a voltage divider at the base of Q7, resulting in approximately 1.2 volts across R51. This, in turn, provides about 6.0 milliamps through each leg of the differential amplifier. With 6.0 milliamps through Z7-2 and Z7-3, start comparator U4A has a signal which swings around a DC offset of 200 millivolts.

5.3.2.2.4 Start/Stop Comparator Circuit Description

5.3.2.2.4.1 U4 is a dual high-speed differential comparator with an ECL output. This device receives an input from the start/stop level shifter (second amplifier stage). Refer to Figure 5.5.

5.3.2.2.4.2 U4-7 and 8 are the start differential inputs; U4-9 and 10 are the stop differential inputs. The output of the comparator is directed in two pathways: (1) measurement logic and (2) auto-trigger circuitry.

5.3.2.2.5 Hysteresis Control Circuit Description

5.3.2.2.5.1 Hysteresis control is achieved by changing the voltage applied to U4-5 and 13. This is effected by the HYSTERESIS control line which sets either a logic low or high at U5-6 in order to turn on Q13 or Q14, respectively.

5.3.2.2.5.2 With a logic low at U5-3 and 6, a high is set at the gate of Q13 and a low is set at the gate of Q14. This condition selects the low hysteresis voltage for application to U4-5 and 13 via Q13 to balancing resistor R67. This low hysteresis voltage source is established through the voltage divider network R66, R68 and R70. This voltage can be adjusted during board level calibration via variable resistors R70 and R71.

5.3.2.2.5.3 With a logic high at U5-3 and 6, Q13 is turned off and Q14 turned on. This applies the high hysteresis voltage to U4-5 and 13 via Q14 to R67. This high hysteresis voltage source is established through voltage divider network R65, R69, and R71. This voltage can be adjusted during calibration via resistor R71.



Figure 5.5 - Level Shifting and Hysteresis Control

5.3.2.2.6 Digital-to-Analog Converter (DAC) - Functional Description

5.3.2.2.6.1 Refer to Figure 5.6. The DAC block contains two identical circuits, the START DAC and the STOP DAC (START DAC only shown in figure). The DACs convert 12 bits of data from the microprocessor's 16-bit data bus into analog voltage used to program the start/stop buffer's trigger levels. These trigger levels are also routed to the rear panel for calibration purposes.

5.3.2.2.6.2 Each DAC consists of two sections: (1) a voltage section which performs the actual digital-to-analog conversion, and (2) a summing amplifier section.

5.3.2.2.7 START DAC Circuit Description

5.3.2.2.7.1 Refer to Figure 5.6. The following description refers only to the START DAC, but can also be applied to the STOP DAC.

5.3.2.2.7.2 The first half of the START DAC circuit, the voltage section, contains the DAC chip U19 and the operational amplifier feedback loop. U19 outputs a current dependent upon the 12-bit code which is input from the microprocessor. This current is converted into a negative voltage by the operational amplifier U23. This voltage is then applied to R19. R19, R20, U11A, and U20 all work together to convert this negative output into either a positive or negative DC level.

5.3.2.2.7.3 U19. a CMOS IC. receives a 12-bit word code from the microprocessor. The data bus, from where this word code is taken, is shared with many other devices, the DAC must be strobed by the microprocessor's chip select line \overline{STDAC} and write line \overline{PWE} . When these two lines both go low, they latch the valid data code into U19.

5.3.2.2.7.4 U19 receives a reference voltage from U20. This voltage sets up the current through an internal resistor ladder-network either to ground at pin 2 or to the output at pin 1. The output current is dependent upon the binary code input to the 12 switches. With all data lines latched high, the current at pin 1 is equal to the input current at pin 19 (VREF). There are 4096 incremental steps of the signal level that can appear at the output proportional to the binary weighted input code.

5.3.2.2.7.5 U23 operates in a feedback configuration to act as a current-to-voltage converter. This feedback loop keeps the output voltage of the DAC (pin 1) at zero volts.

5.3.2.2.7.6 The voltage level at the output of U23 is always negative as a result of the signal inversion by operational amplifier U23. R19 and R20 constitute a voltagedivide network with U20 supplying +5 volts to R20 and R19 receiving its supply from the output of U23. As the voltage varies at R19, the amount of current will vary at point A (see Figure 5.6). The amount of current at U11's operational amplifier input will be amplified to achieve the START DAC voltage selected by the microprocessor's binary code. The gain of the summing circuit is about 3.16 and is established by R13, R14, R19 and R20.

5.3.2.2.7.7 The reference voltage input to the DAC is +5 volts and is supplied by U20. The output of the current-to-voltage converter of U23 ranges from zero to -5 volts. Since the DAC has 12 bits, it has the potential for 4096 current increments and its voltage resolution is about 1.2 millivolts. Because of the scaling of current and the gain setup of U11A, the DAC resolution is 2.5 millivolts per step. This provides a trigger level with a voltage range of +5.2 to -5.2 volts.



Figure 5.6 - Simplified Schematic for the START DAC

5.3.2.3 Auto-Trigger Circuitry

5.3.2.3.1 Functional Description

5.3.2.3.1.1 The auto-trigger circuit, in conjunction with the microprocessor and DAC circuitry, determines the amplitude of the input measurement signal for channel A and/or B. This is achieved by doing a signal peak search and then automatically setting the trigger level to the optimum 50% point. Depending on the trigger display selected (peak-to-peak, peak maximum, peak minimum, or the 50% point), this trigger value is then sent to channel A and/or B trigger displays on the front panel.

5.3.2.3.1.2 The peak signal search during auto-trigger determination actually involves a search for the positive and the negative peak levels. During each peak signal search, the microprocessor requires information regarding whether (1) the input signal crossed the trigger point that was set and whether (2) the input signal is above or below the trigger point. Now to a brief circuit description.

5.3.2.3.2 Circuit Description

5.3.2.3.2.1 Refer to Figure 5.7. To determine the trigger level automatically, information for calculation by the microprocessor is obtained from U30. When signal line $\overline{\text{CSBUFA}}$ is brought low, tri-state buffer U30 routes the Start Signal Crossing Level (STSXL) and Start Signal Voltage Level (STSVL) signals to the microprocessor for reading.

5.3.2.3.2.2 The STSXL signal indicates whether the input measurement signal has crossed the trigger level. The STSLV signal indicates whether the trigger level is above or below the measurement signal. The microprocessor always looks at the STSXL signal first. If the STSXL signal level is high, the microprocessor looks at the STSLV signal to determine if the trigger level is set above or below the measurement signal. The microprocessor never looks at the STSLV signal if the STSXL signal is low because the microprocessor now has all the information to set the next trigger point.

5.3.2.3.2.3 Before the microprocessor can perform an auto-trigger, it first sets the DAC's trigger level to the start/stop amplifiers. Next, the auto-trigger circuitry is set up. First, the microprocessor brings the DLYWND and ARM signal lines high. This forces the ATE (Auto-Trigger Enable) line high and the ATE line low. This enables U54B and U55B.

5.3.2.3.2.4 With the DAC's trigger level and auto-trigger circuitry now set, the microprocessor initializes an auto-trigger process. The ATRST (Auto-Trigger Reset) signal line is first pulsed low, setting U55B's Q output high. If the DAC level was set within the measurement signal's peak-to-peak range, U55B's Q output would be clocked low by the ATSTART+ signal which is the buffered Start measurement signal. Once U55B's Q output has been brought low, U55B's Q output is fed back to the input at U58B-4. This maintains the D input to U55B at a low level which keeps U55B's Q output low during any more clock pulses from the ATSTART+ signal.

5.3.2.3.2.5 U54B and U55B's Q outputs STSXL and STSLV now pass to U53. U53 translates ECL signals to TTL signals, then passes the STSXL and STSLV signals to U30 for reading by the microprocessor.

2





5.3.3 Channel C Block

.5

5.3.3.1 Functional Description

5.3.3.1.1 Channel C is provided on Model 1996 only. Refer to Figure 5.8 which provides a simplified block diagram. Channel C processes the signal applied at the channel C input and feeds it to the measurement block.

5.3.3.1.2 Channel C's input is protected by a fuse, mounted in the input connector, and also by a signal-limiting circuit. Next is an automatic level control circuit which reduces the range of the signal level applied to the amplifier.

5.3.3.1.3 After amplification, the signal is prescaled by 64 before being passed via a buffer and a signal gate to the measurement block.

5.3.3.1.4 The amplitude of the signal at the amplifier output is monitored by a detector and a comparator. The comparator output controls the low-signal latch. If the detector output is below the threshold, the latch is set and the channel output is inhibited by the signal gate. When the detector output goes above the threshold, the low-signal latch is armed and opens the signal gate on the next signal edge from the prescaler. This enables the instrument to make measurements on signal bursts.

5.3.3.1.5 The detector output is also applied to the continuous signal latch. This latch is reset at the beginning of each gate period and is set if the detector output falls below the threshold level. The microprocessor system samples the latch output throughout the gate period. If the measured signal falls below the threshold level during this period, the measured result is set to zero.

5.3.3.1.6 If channel C is not selected, the low-signal latch is held in reset by a control signal from the microprocessor and the output to the measurement block is inhibited. The same control signal is used to enable channel A so that the two channels cannot be enabled at the same time.



Figure 5.8 - Simplified Block Diagram for Channel C (1996)

5.3.3.2 Circuit Description

5.3.3.2.1 Refer to Section 7 for the complete channel C schematics. The signal to be measured is applied via SK13 (INPUT C). The circuit is protected by a fuse mounted within SK13. The signal amplitude is limited by the diode clamp comprised of D8, D9, D10 and D11.

5.3.3.2.2 A degree of automatic gain control is achieved by means of an attenuator formed by R6 and the impedance of the PIN diodes D2 and D7. The peak-to-peak detector D1, D3, R7 and C48 produces a negative voltage proportional to the signal amplitude. A direct current proportional to this voltage flows through the PIN diodes via L1. The impedance of the diodes decreases if the current increases so that changes in signal amplitude are offset by changes in attenuation.

5.3.3.2.3 The signal passes through four amplifier stages incorporating Q1, Q2, Q3 and Q4. The amplified signal is fed to the counter IC3 via the shaping circuit formed by R37, C46 and R36.

5.3.3.2.4 The signal frequency is prescaled by 64 in IC3 and buffered in IC2a. Provided that channel C is selected and the amplitude of the signal is adequate, the output at IC2a-2 passes to the measurement logic via the gate IC2b and SK7 pin 5.

5-16

-33

5.3.3.2.5 The signal at the output of Q4 is fed to the low-signal detector D5 and C23. The comparator IC1b compares the detector output with a threshold voltage set by R27. The comparator output is at a logic 1 if the detector output is below the threshold (the amplitude of channel C's signal is too low for accurate counting).

5.3.3.2.6 The logic level at the comparator output is inverted in IC1-A and is fed via SK7 pin 14 to the D1 input of U59A-7 on the motherboard. U59A-6 is clocked by the output of IC2a via SK7 pin 8. If the signal from Q4 is below the threshold, U59A-3 goes to a logic 1. This logic level is fed back via SK7 pin 7 to disable the gate IC2-B and inhibit the output to the measurement block.

5.3.3.2.7 The GATE signal enters the system at SK7 pin 17 and is inverted in IC1-C. The resulting signal and the output of the comparator IC1-B are fed to IC4-A. If both inputs are at a logic 1, indicating that the channel C level is too low while the gate is open, the continuous signal latch IC4-C and IC4-D is set. The latch output is fed to the microprocessor via SK7 pin 11 and prevents the result of any measurement made during that gate period from being displayed.

5.3.3.2.8 The STSL signal at SK7 pin 16 is at a logic 1 when channel C is selected. When channel C is not selected, SK7 pin 16 is at a logic 0. This level is inverted and buffered in IC4-B and IC1-D, and then is fed to U59A-4 (see channel C schematic) via SK7 pin 13. U59A-4 is held reset, inhibiting the channel C signal at IC2-B via SK7 pin 7.

5.3.4 Measurement Logic Block

5.3.4.1 Functional Description

5.3.4.1.1 Refer to Figure 5.1 and 5.9 when reading this description of the measurement logic block.

5.3.4.1.2 The start and stop signals after signal conditioning are applied first to the divider/multiplexer and auto-trigger circuitry (see figure). The multiplexer selects either the start divide-by-2 or the start/stop signals.

5.3.4.1.3 The synchronization circuit is designed to delay the start and stop signals' clocking edge from reaching the MCC2 chip (U6) before the start enable (STEN) and stop enable (SPEN) control signals. After synchronization, the start and stop signals are applied to ECL LSI device U6 along with the reference signal and start and stop enable control signals.

5.3.4.1.3.1 The start enable and stop enable signals define the gate time. The start enable control signal is generated by the CPU or external Input A, B or D; the stop enable control signal follows the start enable signal by a time determined by the gate circuitry.

5.3.4.1.3.2 The reference signal is provided by either a precision 10 MHz oscillator or an external reference signal of 1, 5, or 10 MHz at 500 mVrms to 5 Vrms.

5.3.4.1.4 The ECL LSI device executes a partial reading conversion and passes the information to CMOS LSI device U11. Additional information from the ECL LSI device is directed to the precision TEC assembly U10 which performs a precision timing-error-correction operation. The TEC assembly then passes the information from timing error correction to the CMOS LSI device.

5.3.4.1.4.1 This latter device (U11) performs the remaining reading conversion and also presents the results on the data lines when interrogated by the CPU. The CPU then executes the appropriate function-dependent calculations, displaying the measurement results on the instrument's front-panel display.

5.3.4.2 Divider/Multiplexer Circuit Description

5.3.4.2.1 Refer to Figures 5.5 and 5.9 for the following circuit description.

5.3.4.2.2 The four differential output signals from U4 are directed to U7 and U6. One of these, the START+ signal from U4A-1, also passes to the clock input of U8A. U8A (a D-type flip-flop) functions by dividing this clock-input START+ signal by two.

5.3.4.2.3 Q and \overline{Q} are the two outputs of U8A comprising the complementary outputs of the divided START+ signal. Q and \overline{Q} are then routed to U7, a two quad-channel multiplexer.

5.3.4.2.4 U7 selects either the complementary input of the start and stop signals from U4A and B, or the Q and \overline{Q} signals from U8A for presence at its outputs. Selection is effected via the 200 MHz ECL control line.

5.3.4.2.5 The $\overline{200 \text{ MHz}}$ control signal goes to U8A and U7. U8A will only divide the START+ signal at its clock input when both the $\overline{200 \text{ MHz}}$ and Q1 signals at U8A are at an ECL low. This condition permits the START+ signal at U8A's clock input to be divided and routed through U7 to its complementary outputs.

5.3.4.2.6 However, when the $\overline{200 \text{ MHz}}$ signal at U7 and U8A is at an ECL high, the divide path is disabled. Then the complementary outputs from U4A and B are selected to pass through U7 to its complementary outputs.

5.3.4.3 Synchronization Circuit Description

5.3.4.3.1 Refer to Figures 5.5 and 5.9, and especially 5.10 for the following circuit description. This description is confined to the START+ SYNC circuit as the STOP+ SYNC circuit is essentially the same.

5.3.4.3.2 The START+ input signal is connected to U4A, which is an exclusive-or gate with complementary output. U4A selects the slope of the START+ signal at U4A-7 by setting U4A-9 at an ECL logic level.

5.3.4.3.3 Slope selection is effected by the TTL control signal STSL. When this control line goes low at U3A, the latter converts the TTL signal to an ECL low. U3A's ECL level drives U4A-9 to a corresponding low ECL level. This selects the positive slope of the START+ signal to be at U4A's output.

5.3.4.3.4 When control line STSL is high, the negative slope of the START+ signal is selected to be at U4A's output.

5.3.4.3.5 The complementary outputs of U4A are connected to the latch enable lines of U7A. These latch enable lines (U7A-5 and 6) enable or disable the STEN signal to pass through U7A to Q2 and Q4. See Figure 5.10.

5.3.4.3.6 Q2 and Q4 take the complementary ECL outputs from U7A and convert the ECL level to a TTL level at the collector side of Q2. This signal is named DSTEN.



JT.

IRO

PU BUS

E IST

-19



5

5.3.4.4 Measurement Circuit Description

5.3.4.4.1 Refer to Figure 5.9 for the following description of the measurement circuit.

5.3.4.4.2 The measurement circuit consists essentially of the three chips, U6, U10, and U11. U6 is the chip where the input signals from channels A, B and C enter for measurement after signal conditioning. U11 is a CMOS chip and the heart of the measurement circuit. This IC receives all control functions for signal measurement from the microprocessor and, also under microprocessor control, enables a reading to be taken.

5.3.4.4.3 A reading takes place when the microprocessor sets up the function control lines Q0 through Q4 of U11. These control lines are connected from U11 to U6 to direct the input signal(s) through U6's internal logic.

5.3.4.4.4 When the microprocessor is ready, it orders U11 to set the STEN line high. However, this control line cannot go high yet as it has to wait to be clocked high by the 10 MHz timing signal from U6. When the STEN line does go high, it is routed to the synchronization circuit where it is converted to the DSTEN signal. It is the DSTEN signal which goes to U6, enabling a measurement to begin on the first clocking edge of the input signal to U6.

5.3.4.4.5 When U6's internal logic sees the clocking edge of the input signal(s), the ST TEC line from U6 to U10 goes low and so does the \overline{GATE} line to U6. From 100 to 200 nanoseconds later the REF signal will clock the ST TEC line high.

5.3.4.4.6 Once the measurement begins, count lines A, B and C from U6 to U11 start to toggle. These three lines carry the least significant bits of a counter register that is 26 bits in length. The 23 most significant bits are stored in U11. At the end of the measurement, the DSPEN line at U6 goes high. This enables U6's internal logic to stop the measurement on the next clocking edge of the input signal at U6.

5.3.4.4.7 When U6's internal logic sees the input signal(s) next clocking edge, the SP TEC line from U6 to U10 will go low and the \overline{GATE} line high. From 100 to 200 nano-seconds later, the REF signal will clock the SP TEC line high.

5.3.4.4.8 The ST TEC and SP TEC signals from U6 to U10 are both ECL low-going pulses. Each lasts from 100 to 200 nanoseconds. This pulse width represents the time difference (an error factor) between the clocking edge of the input signal and the 10 MHz reference signal. Refer to Figure 5.11.

5.3.4.4.9 U10 uses the ST TEC and SP TEC pulses in a dual-slope integration scheme. Using a constant current source, both pulses rapidly charge a capacitor. When the pulses end, the capacitor starts a scaled discharge at about 1/400th of the charge rate. This proportionally expands the TEC error pulse by a factor of 400. This integrated waveshape is then squared and used to gate the 10 MHz reference signal (the ST TEC OUT and SP TEC OUT signals) into U11's TEC register counters. Refer again to Figure 5.11.

5.3.4.4.10 At the end of a measurement, the CPU commands U11 to set the MLRST line low. This line resets all logic and register counters in U6 and U11, preparing for the next measurement.



Figure 5.11 - Simplified Diagram of the TEC Interpolator

5.3.5 Display/Keyboard Block

5.3.5.1 Functional Description

5.3.5.1.1 Refer to Figure 5.12. The front panel contains the display and keyboard circuitry. It has all the operator pushbutton controls for all counter functions, and displays measurement readings and diagnostic data such as errors and failure codes.

5.3.5.1.2 The front panel provides eleven 7-segment LEDs, 53 red LEDs, and two 4digit trigger-level displays for channels A and B. Ten of the 7-segment LEDs are used for the mantissa. The eleventh 7-segment LED is the measurement reading exponent.

5.3.5.1.3 The keyboard has 40 momentary-contact pushbutton switches. It is continuously monitored via a 7 x 6 line matrix. ROW1 through ROW6 are strobed by a 3-to-8 line decoder/multiplexer. COL1 through COL7 are scanned and read from the data bus via a buffer.

5.3.5.2 Circuit Description

5.3.5.2.1 Refer to Figure 5.12. The display board receives its instructions from the microprocessor through chips U3, U5, U6, U7 and U8. U3, U5 and U6 control display drivers U1, U2 and U4 as well as ten miscellaneous function/indicator LEDs. The microprocessor interfaces with the keyboard via chips U7 and U8.

5.3.5.2.2 Display drivers U1, U2 and U4 are Intersil (ICM7218) 8-digit LED devices. This device contains an 8 x 8 static memory array providing storage for the displayed information of the 7-segment decoders, all the multiplex scan circuitry, and high-power digit and segment drivers. The display driver has two control lines (WRITE and MODE) that define the chip select. The chip select either reads four bits of control information (DE, DF, DG or DH) or eight bits of display input data (DA through DH). The MODE control line defines the selection, with a high loading the control word on the write pulse, or a low loading the input data on the write pulse.

5.3.5.2.3 Any data present (BD0 through BD7) at the input of U3, U5 and U6 is latched out on the rising clock edge of lines CSLCHF, CSLCHG and CSLCHH. U5 handles the control lines (MODE, \overline{WRUI} , $\overline{WRU2}$ and $\overline{WRU4}$) and U3 handles the data lines (DA through DH) for the display drivers. Drivers U1 and U2 show the mantissa readings on the 7-segment display DS1 through DS11, and driver U4 shows channel A/B trigger levels on display DS12 and DS13.

5.3.5.2.4 The microprocessor refreshes the counter's measurement readings (mantissa) about every millisecond. Every time the display is updated by the microprocessor, the microprocessor must pass the mode data along with eight consecutive bytes of data for each of the three display drivers.

5.3.5.2.5 Mode data is passed to U1, U2 or U4 when the MODE control line from U5 is high and the Write line ($\overline{WRU1}$, $\overline{WRU2}$ or $\overline{WRU4}$) goes low. Lines DE, DF, DG and DH contain the control word that will be loaded into the display drivers.

5.3.5.2.6 Display data is passed when the MODE control line is low and the appropriate Write line goes low. Lines DA through DH now carry the display data for the mantissa and function/indicator LEDs. All display data directed to U1, U2 and U4 is coded in hexadecimal.

5.3.5.2.7 The function/indicator LEDs are controlled by U6, a part of U5, and the last five digit lines of U2 (L1 through L5).

5.3.5.2.8 The keyboard is scanned about every ten milliseconds. Scanning is effected by sequencing through BA1, BA2 and BA3; bring line $\overline{\text{CSBUFC}}$ low; and then reading buffer chip U7. It takes the microprocessor eight passes to read all 40 keys. For example, in order for the microprocessor to read ROW4 and COL6, lines BA1 and BA3 will be set high and line BA2 will be set low. The microprocessor next would bring line $\overline{\text{CSBUFC}}$ low, enabling U8 to bring the ROW4 line low. If the key across ROW4 and COL6 is depressed, COL6 will be low and the microprocessor will read via buffer chip U7 the value BF in hexadecimal. If that key is not depressed, the microprocessor will read an FF instead.



5.3.6 Microprocessor Block

5.3.6.1 Functional Description

5.3.6.1.1 Refer to Figure 5.1. The overall operation of the 1995/1996 is controlled by the microprocessor which resides in the computer section on the motherboard. The microprocessor itself is a Motorola 68000 device. It receives instructions from the keyboard or the GPIB, then sends instructions to and receives data from other functional blocks within the counter.

5.3.6.1.2 The microprocessor continuously scans the counter's keyboard for any change and then updates the front-panel display annunciators and key indicators.

5.3.6.1.3 The microprocessor block contains eight major divisions. Refer to Figure 5.13. These divisions include the following:

- a. Upper and lower RAM (U7 and U8)
- b. Upper and lower ROM (U17 and U18)
- c. Non-volatile memory
- d. Microprocessor control logic
- e. Reset logic
- f. Interrupt logic
- g. Address and data buffer
- h. Input/Output decoders

5.3.6.1.4 The microprocessor interfaces to these eight divisions via a 16-bit data bus and a 24-bit address bus. All input/output functions are effected via an 8-bit data bus and a 4-bit address bus. The address bus interfaces with the measurement block, GPIB block, display block, and hardware control circuitry.

5.3.6.1.5 The microprocessor has 16k bytes of RAM and 128k bytes of ROM available for memory.

5.3.6.2 Circuit Description

5.3.6.2.1 Microprocessor Control Circuitry

5.3.6.2.1.1 The clock (hybrid IC) U16 provides an 8 MHz clock to the microprocessor U6. The control circuitry of U6 consists of inverter U5, NAND gate U4, and OR gates U24 and U25. These devices develop all the control signals listed in Table 5.1 for the microprocessor, permitting it to interface with peripheral devices within and without the kernel.

-C

di

ŝ

5.3.6.2.2 Reset Circuitry

5.3.6.2.2.1 The reset circuitry consists of the power-down and power-up circuits. The power-down circuit brings the output of U1C (RESET) low when U1C-11 reaches approximately 4.7 volts. This prevents the microprocessor from accidentally writing to non-volatile memory. The power-up circuit holds the output of U1B (RESET) low until U1C-11's voltage is greater than 1.2 volts. Q1 is the turnoff which permits C2 to begin charging. When C2 reaches a charge that is greater than 1.2 volts, the output of U1B will go high, enabling the microprocessor and other peripherals to return from their reset state.

5.3.6.2.3 ROM

5.3.6.2.3.1 U17 and U18 are EPROMs containing the resident operating-system. This information is accessed by the microprocessor through a 16-bit data bus and a 24-bit address bus. However, only 14 of the 24 address lines are used (A1 through A15). The microprocessor divides the data bus into upper and lower data lines. U17 is connected to the upper 8 bits (D8 through D15), while U18 is connected to the lower 8 bits (D0 through D7). To enable a data output (read) cycle, both UDE, LDE and address line A17 are pulled low. Instruction bytes are then put onto the data bus.

5.3.6.2.4 RAM

5

5.3.6.2.4.1 U7 and U8 are static RAM devices that provide 8k x 16 bits of temporary storage. This information is also accessed by the microprocessor through a 16-bit data bus and a 24-bit address bus. However, only 12 of the 24 address lines are used (A1 through A13). U7 is connected to the upper 8 bits (D8 through D15), while U8 is connected to the lower 8 bits (D0 through D7). To enable a data input (write) cycle, the RAMENA, LWE and UDE lines are pulled low. To enable a data output (read) cycle, the LWE line remains high, while the RAMENA and UDE lines are pulled low.

5.3.6.2.5 Non-Volatile Memory

5.3.6.2.5.1 U2 provides 2k x 8 bytes of non-volatile memory storage for calibration constants and machine setups. U2 is connected to the lower half of the data bus (D0 through D7) and A1 through A11 of the address bus. To enable a data input (write) cycle, chip select line CSNONVOL, LDE and the output of U3A are pulled low. To enable a data output (read) cycle, the output of U3A remains high while the CSNONVOL and LDE lines are pulled low. This read/write cycle of non-vol memory involves only the lower 1k of U2's memory. The write cycle of the microprocessor is unable to access the upper 1k of U2's memory because U3A, U3B and the calibration switch on the front panel inhibit this write cycle. This ensures protection to the calibration constants which are stored in the upper half of U2's address space.

5.3.6.2.6 Input/Output Decoder Circuit

5.3.6.2.6.1 The input/output decoders consist of the three 3-to-8 multiplexers U9, U15 and U22. These three chips provide the chip select lines and clock signal for the peripheral devices. Refer to Table 5.1 for a definition of the chip select clock names.

5.3.6.2.7 Interrupt Circuit

-

5.3.6.2.7.1 This circuit consists of one chip, U12, which is an 8-to-3 line priority encoder. This IC handles the interrupt lines from the measurement block ($\overline{\text{MCCIRQ}}$), GPIB block, timer and gating block ($\overline{\text{RTIRQ}}$), and optional interrupts ($\overline{\text{OPTIRQ}}$). These interrupt lines are prioritized, then a 3-line code is sent to the microprocessor.

5.3.6.2.8 Address and Data Buffer

5.3.6.2.8.1 U26 is a bidirectional buffer that buffers data lines D0 through D7 from the microprocessor to the measurement block, display block, GPIB block, and hardware control circuitry. This buffer chip is only enabled when reading and writing from peripheral devices outside the kernel. U27 buffers address lines A1 through A4.



Figure 5.13 - Simplified Schematic for the Microprocessor Block

5.3.7 Power Supply Block

5.3.7.1 The 1995/1996 uses a linear power supply providing the following voltages (±5%) at the indicated current capacities:

- a. +5V at 750 mA surge, 350 mA nominal (using ovenized oscillator Option 04E)
- b. +5V at 3.2A (TTL)
- c. -5.2V at 2.8A (ECL)
- d. +15V at 250 mA (Linear)
- e. -15V at 100 mA (Linear)

5.3.7.2 -- Line voltage enters the power transformer's primary winding when rearpanel connector S200 is closed. The line voltage selector card is oriented by the user to properly configure the primary winding to match the applied line voltage (see Subsection 2.7.2 in this manual for details).

5.3.7.3 The power transformer is a step-down device with three center-tapped secondary windings. Power transformer output voltages are full-wave, rectified by bridges CR8, CR200, and diodes CR10, CR11, before being capacitor filtered.

5.3.7.4 When switch S1 is closed, the positive and negative 15V supplies come up. The +15V supply enables the +5V TTL supply via Q7. The computer resets and, upon a successful completion of a status check, turns on the -5.2V supply via Q5, Q8 and Q9. When switch S1 is opened, all power supplies shut down except the oven oscillator supply. Q4 turns on and lights the front-panel Standby LED.

5.3.7.5 The +5V TTL and -5.2V ECL power supplies are overvoltage/current protected by thyristors Q10 and Q11. The FANRUN line remains at approximately .7V when the fan is operating. If no current flows through the fan, U1-2 goes low forcing BD5 low when U13 is addressed by the computer. The computer then turns off the -5.2V supply, thereby reducing internal heat dissipation to a safe level.

5.3.8 External Arming/Gating Block

5.3.8.1 Functional Description

5.3.8.1.1 The 1995/1996 provides special circuitry permitting control of the measurement gate start and stop time by external means. Measurement gate control in normal operation is a function of the selected measurement mode and input channel(s). External arming and gating is provided by channels A, B, and rear-input D. Thus, a variety of arming and gating signals can be used.

5.3.8.1.2 When in one of the external arming/gating modes, the microprocessor illuminates the EXT LED on the front panel, indicating that the counter is set up for receiving an external arming/gating signal via channel A, B or D.

á.

5.3.8.1.3 The external gating signal defines the beginning (Start) and end (Stop) of the measurement. In using the external gating signal, one of four slope combinations can be selected: positive-to-positive, positive-to-negative, negative-to-negative, and negative-to-positive.

5.3.8.1.4 The external arming signal defines the beginning (Start) of the measurement; the end (Stop) is defined by the internal gate-time setting. Positive and negative slope selections are possible in the external arming mode.

5.3.8.1.5 In addition, the synchronous window auto-trigger (SWAT) mode may be selected. SWAT, which uses the external arming/gating circuitry, permits the autotrigger to function only within a specified window. For example, the window can be set between possible ringing on both the rising and falling edges of the input measurement signal. Measurements are then taken only during this window, resulting in much more accurate readings. The only difference between the external gating mode and SWAT is that the gate signal is sent to the auto-trigger circuitry between measurements when in the SWAT mode.

5.3.8.2 Circuit Description

5.3.8.2.1 Refer to Figure 5.14. The arming and gating controls are set up via two latches, U29 and U31. U29 controls several control signal lines for the arming and gating circuitry which are SELSP, SELCHD, ARMSYNC, and SELARM. SELSP and SELCHD control the selection of channel A, B or D as the external arming or gating signal. SELARM enables the arming or gating signal to pass on to the auto-trigger circuitry or the measurement circuitry. ARMSYNC synchronizes the external arming or gating signal with the measurement circuitry. U31, ARMSTSL, and ARMSPSL controls the arming or gating slopes of the selected signal (Channel A, B, or D).

5.3.8.2.2 U40A serves as a 2-to-1 line signal selector/multiplier. It selects either the TTLSTOP (channel A/B input) or CHANLD (channel D input) signal. The TTLSTOP signal is selected to appear at the output of U40A when control signal SELSP is high and SELCHD is low from U29. The CHANLD signal is selected when the SELSP is low and SELCHD is high. Selected signal TTLSTOP or CHANLD is then passed from the input of U40A to the input of U32A and U32B for slope selection.

5.3.8.2.3 U32A and B is an exclusive-or gate with U32A selecting the start slope and U32B selecting the stop slope of the arming or gating signal. A logic high on the ARMSTSL or ARMSPSL line selects the positive slope for clocking U43A and B. A logic low on ARMSTSL or ARMSPSL selects the negative slope. With a selected arming mode, only the ARMSTSL is used to initialize a measurement.

5.3.8.2.4 U43A and B is a D-type, positive-edge trigger flip-flop. U43A's flip-flop circuit controls the rising edge of the ARM signal and U43B's flip-flop circuit controls the falling edge. With an arming mode, only the rising edge of the ARM signal is processed by the measurement block to start a given measurement. With a gating mode, both the rising and the falling edge of the ARM signal is processed by the measurement block to start a given measurement. With a gating mode, both the rising and the falling edge of the ARM signal is processed by the measurement block to both start and stop a measurement.

5.3.8.2.5 When the microprocessor brings the ARMSYNC signal high, U43A's Clear (CLR) line is released. With the CLR line high, the output of U32A (ARMSTART) clocks U43A's input, forcing U43A's Q output high and \overline{Q} output low. This low is passed to U37A-10, with U37A-9 low; the output of U37A will go from a high to a low. This low from U37A-8 is passed to U39-1 if U42B-4's SELARM is enabled (high). U39A inverts the ARM signal to ARM and passes it to the measurement block. The rising edge of the ARM signal arms U6 to start a measurement.

5.3.8.2.6 U43B is held disabled by U43A's Q output until U43A's ARMSTART signal clocks Q high. Once U43B is enabled, U43A's Q output is passed to U43B's D input. When the clock edge of the ARMSTOP signal clocks U43B, U43B's Q output will go high and the \overline{Q} output will go low. The Q output of U43B is then passed through U37A and U42B to the input of U39A. U39A inverts the high to a low and passes it to the measurement block causing the falling edge of the ARM signal to stop the measurement. U43B's Q output is fed back to U43A's Clear input resetting Q and \overline{Q} and disabling U43B.

5.3.8.2.7 At the end of the measurement, the microprocessor brings the ARMSYNC line low. This disables the arm and gate circuitry until the microprocessor brings the ARMSYNC line high again to start a new measurement.



Figure 5.14 - Simplified Diagram for the External Arming/Gating Block

5.3.9 Internal Gate Timer Block

5.3.9.1 Functional Description

5.3.9.1.1 Refer to Figure 5.15. The gate timer controls two functions: (1) realtime interrupts and (2) gate time. U28 is a programmable interval timer that has three independent 16-bit counters. One is used for real-time interrupts, and the other two are cascaded together as the gate timer.

5-30

INT

3ER

5.3.9.1.2 [•] The timer for real-time interrupts is programmed to interrupt the microprocessor every ten milliseconds. Programming for this counter is effected at power-up and is not changed.

5.3.9.1.3 The gate time is changed whenever the function, resolution, or a new gate time is programmed by the user. 1995/1996 gate times can be programmed as short as 200 nanoseconds or one cycle of the measurement signal to 100 seconds.

5.3.9.1.4 The gate timer block controls the end of a measurement. Depending on the counter's chosen measurement function, the counter will select the gate-ending signal which is either created by the timer chip U28 or the MCC1 chip in the measurement block.

5.3.9.2 Circuit Description

5.3.9.2.1 Refer to Figure 5.15. The end of a measurement can be controlled by either the SPOUT or \overrightarrow{GATE} END signals. SPOUT is generated by the MCC2 (U11) of the measurement block and is connected to U41-2. \overrightarrow{GATE} END is generated by the Intel timer chip U28 and is connected to U41-1. U41 functions as a 2-to-1 selector/multiplexer. The control signal MCC/ \overrightarrow{GEND} from U29-15 controls the selection of the SPOUT or \overrightarrow{GATE} END signals for application to the measurement block. When $\overrightarrow{MCC}/\overrightarrow{GEND}$ is high, the \overrightarrow{GATE} END control signal is passed through U41 and inverted by U39C. This output is called the SPMUX signal. When $\overrightarrow{MCC}/\overrightarrow{GEND}$ is low, SPOUT will be present at the output of U39C.

5.3.9.2.2 U38B is a D-type flip-flop which controls U28's counters 1 and 2 and their reset and counting function. U38A controls the GEND signal clock via the OUT1 or 2 signal of U28. At the end of each measurement, the MLRST line is brought low, resetting the two internal counters of U28. When the MLRST line goes high, the GATE signal will follow, clocking a high to U38B's Q output allowing U28's two internal counters to begin counting. Once the U38 counter has timed out, the selected OUT signal (1 or 2) will then clock the GEND line high at U38A's Q output.

5.3.9.2.3 Chip U28 is connected to the buffered data bus (BD0-BD7) from U26 of the CPU block. U28 uses two buffered address lines BA1 and BA2 from U27 of the CPU block to address the internal counter and control register. When the gate time is being programmed, the timer chip U28 will receive two to four bytes of data from the microprocessor, depending on the gate time being programmed. Each time a data byte is written into the timer chip, the CSTIMR line is brought low, BA1 and BA2 lines select the internal register, data is placed on the buffered data bus, and the <u>PWE</u> signal clocks the data into the U28 register.

5.3.9.2.4 U28's three counters (0, 1 and 2) have independent clock inputs. Counter 0's clock input (CLKO) is connected to the microprocessor's E clock which runs at 800 kHz. Counter 1's clock input (CLK1) is connected to the 10 MHz reference signal. Counter 2's clock input (CLK2) is connected to the counter 1's OUT1 signal.

5.3.9.2.5 When a new gate time is programmed into U28, the OUT1 and OUT2 signals of U28 are now selected by the microprocessor through U29's LTMS control signal. LTMS is connected to U40B for selecting either U28's OUT1 or OUT2 signal for U38A's clock input. U40B also inverts the OUT1 and OUT2 signal to give U38A a rising edge when U28's signal (OUT1 or OUT2) times out. This inversion is effected because U38 is a positive-edge triggered device and the OUT1 and 2 signals are high-to-low transitions when the programmed gate time has expired.

5.3.9.2.6 LTMS control lines select OUT1 or OUT2 from U28 to pass through U40B to the clock input of U38B. The LTMS control line is set high for programmed times less than 1 millisecond and low for 1 millisecond or greater times. The selected OUT signal passes through U40B to U38A's clock input when the gate counters of U28 time out. This rising edge to U38's clock input clocks the D input to Q output, forcing GEND high. This signals the end of a measurement.



Figure 5.15 - Simplified Schematic for the Internal Gate Timer

5.3.10 External Reference Multiplier Block

5.3.10.1 Functional Description

5.3.10.1.1 Refer to Figure 5.16 which shows a block diagram of the external reference multiplier. The input to the circuit is taken from the REF-IN connector on the instrument's rear panel, via a signal conditioning circuit.

5.3.10.1.2 The circuit contains a 10 MHz oscillator operating in a phase-locked loop. If an external reference signal of suitable amplitude is present at the REF-IN connector, the reference frequency is fed to the external reference detector. The detector output then alerts the CPU through the EXTDET signal that there is an external signal present. The VCO oscillator is then enabled and the INT/EXT logic connects the 10 MHz from the buffer and splitter to the output.

5.3.10.1.3 The pulse generator output is fed to the phase detector, and forms the reference signal for the phase-locked loop. The phase detector is of the sampling type, allowing the oscillator to be phase-locked to a reference signal of 10 MHz or any submultiple of 10 MHz.

5.3.10.1.4- If no external reference signal of suitable amplitude is present at the REF-IN connector, the reference detector output does not trigger the switching signal generator. The oscillator is disabled and the INT/EXT logic connects the internal reference to the measurement logic.



Figure 5.16 - Simplified Diagram for the External Frequency Multiplier Block

5.3.10.2 Circuit Description

ł

873

5.3.10.2.1 Input Circuit and Pulse Generator

5.3.10.2.1.1 Two antiphase waveforms derived from the external reference signal enter the system at J208 connector. The waveform from J208 is converted to TTL levels by U66 and squared in U65D before being applied to the pulse generator, U65B and U65C. The operation of this circuit is shown in Figure 5.17.



Figure 5.17 - Input Circuit and Pulse Generator

5.3.10.2.1.2 The negative-going pulses at U65-C are used to switch Q12 which drives the transmission-line type transformer T1. The transformer acts as a phase splitter. Thus, for the duration of each pulse from U65C-8, the sampling bridge of the phase detector is held forward-biased, with the CR12/CR13 and CR18/19 junctions symmetrical around 0V.

5.3.10.2.2 Phase-Locked Loop

5.3.10.2.2.1 Refer to Figure 5.17 and 5.18. The loop oscillator's active element is U65C. The oscillator frequency is controlled by the crystal Y1 and the varactor diode CR21. The trimming capacitor C142 can be adjusted to compensate for a range of crystal and varactor tolerances.

5.3.10.2.2.2 The oscillator output drives a unity-gain cascade buffer, U64A/D. The buffered signal from the collector of U64A forms the RF input to the phase detector.

5.3.10.2.2.3 When the sampling bridge of the phase detector is forward-biased by the pulses from T1, the CR18/CR19 junction adopts the same potential as the CR12/CR13 junction. At other times, the junctions are isolated from each other by the high impedance of the non-conducting diodes. The bridge output is therefore a series of samples of the loop oscillator waveform, taken at the frequency of the external frequency standard.

5.3.10.2.2.4 The phase detector output depends upon the relative frequency of the loop oscillator and the frequency standard, and upon the phase of the loop oscillator waveform at the instant of sampling. If the standard frequency is 10 MHz, every cycle of the loop oscillator output is sampled, but if it is a submultiple of 10 MHz, only every second, fourth, fifth, or tenth cycle will be sampled. In all cases, however, provided the standard frequency is an exact submultiple of the loop oscillator frequency, the samples will be of constant amplitude. If the standard frequency is not an exact submultiple of the loop oscillator frequency, the output pulses will be amplitude modulated.

5.3.10.2.2.5 The amplitude of each phase detector output pulse depends upon the instantaneous value of the loop oscillator waveform at the instant of sampling. The pulses are integrated in C144 to form the input to the loop amplifier U63. When the loop is in-lock, the voltage across C144 maintains the voltage at U63-6, and therefore across the varactor, at the level needed to maintain the loop oscillator at the lock frequency.





5.3.10.2.3 External Reference Detector and INT/EXT Switching

35

5.3.10.2.3.1 The output from U65D-11 is fed to a detector formed by C147, CR14, and R61/83. Refer to Figure 5.19. If no external reference signal is present at the REF-IN connector, U66-7 will go high and U65D-11 is at a logic 0. The detector output, and therefore the base of Q13, is at +5V and Q13 is switched off. A logic 0 level is applied to U30-2. When the CPU sees the EXTDET signal low at U30-2, it will, in turn, set U31-6 low (INT/EXT). This is applied to U65A-1, 2 giving a logic 1 at U65A-3. See Figure 5.18.

5.3.10.2.3.2 The zener diode CR22 converts the logic levels from TTL to the level required to switch on U64B. With U64B switched on, the voltage across R92 holds the emitter of U64C positive with respect to its base, disabling the oscillator. With the INT/EXT low at U56A-7, this will deselect the external reference by placing an ECL high at U60B-5 and force any ECL at U60C-10 low. This will now select the internal reference from U60C-14 for the measurement logic. This disables U60B and enables U60C.

5.3.10.2.3.3 When an external reference signal is present at the J208 connector, the output from U65D-11 is a TTL square wave at the external reference frequency. The detector output holds the base of Q13 negative, so that Q13 conducts. Q13's collector is at a logic 1 and its voltage (EXTDET) high. The CPU will detect this and set the INT/EXT signal high. Under these conditions, U64B is cut off and the loop oscillator is enabled.





5.3.11 Channel D Block

5.3.11.1 Refer to Figure 5.20. Channel D conditioning circuitry provides input signal limiting/buffering with threshold selection of 0V or 1.25V for AC or TTL channel D input compatibility. Resistors R63 and R99 form a 4:5 DC divider with C163 allowing fast edges to pass through to U62. CR24 and CR25 act as clamps, limiting signal swing from -2.5V to +2.3V.

5.3.11.2 The signal then is fed to voltage comparator U62. The output of U62 will change states when the input crosses the reference voltage on pin 3 of U62. The reference voltage can assume one of two possible levels, 0V or 1.25V. When a TTL logic 0 is applied to the base of Q16, Q16 turns on.
5.3.11.3 Resistors R67 and R100 form a 1:4 voltage divider. The voltage divider then applies a 1.25V reference signal to U62 via resistor R101. When a logic 1 is applied to Q16, Q16 turns off. The reference voltage becomes 0V. Resistor R102 provides positive feedback creating a small amount of hysteresis.



Figure 5.20 - Simplified Block Diagram for Channel D

5.3.12 GPIB Block

7

5.3.12.1 Functional Description

5.3.12.1.1 Refer to Figure 5.21. The GPIB block for the 1995/1996 consists of only three chips. These include the general interface bus controller (Texas Instruments TMS9914A) and two bus transceivers (75160 and 75161). These provide the necessary interface between the IEEE-bus and the GPIB controller.

5.3.12.1.2 U61 (TMS9914A) is used when it is necessary for an intelligent instrument to communicate with an IEEE-488 General Purpose Interface Bus (GPIB). It performs the interface function between the microprocessor and the bus, relieving the microprocessor of the task of maintaining IEEE protocol. By utilizing the interrupt capabilities of the bus controller U61, the bus does not have to be continually polled, and rapid responses to changes in the interface configuration can be achieved.

5.3.12.1.3 U61 provides an interface between the microprocessor and the GPIB as specified in the IEEE-488 Standard. This device is controlled and configured through 8-bit memory-mapped registers and enables all aspects of the Standard to be implemented, including talker, listener and controller.

5.3.12.1.4 Refer as required to Figure 5.21 which provides a block diagram showing the interfacing of the microprocessor and the GPIB block.

5.3.12.2 Circuit Description

5.3.12.2.1 The input/output pins (DI01 through DI08) of U61 are connected to the IEEE-488 bus via bus transceivers U67 and U68. The direction of data flow is controlled by the TE and CONT output signals generated by U61.

5.3.12.2.2 Communication between the microprocessor and U61 is performed via memory-mapped registers. There are 13 registers within U61, six of which are read registers and seven are write registers. These registers are used to both pass control data to and get status information from the microprocessor.

5.3.12.2.3 The least significant address (BA1, BA2 and BA3) lines from the address buffer-U27 are connected to the register select lines RS0, RS1 and RS2. These latter lines determine the particular register selected. When U61's $\overline{\text{CE}}$ input is pulled low by the $\overline{\text{CSGPIB}}$ control line, any one of the eight consecutive addresses is selected. Reading and writing to these locations transfers information between U61 and the microprocessor.

5.3.12.2.4 U67 is a 20-pin device used to buffer the IEEE-488 data lines (DI01 through DI08) in all applications. The direction of the buffers is controlled by the Talk-Enable (TE) output of U61. This active high signal becomes true whenever U61 is in TACS (addressed to talk) or SPAS (serial polled) mode.

5.3.12.2.5 U68 is a 20-pin device used to buffer the IEEE-488 measurement lines. It may be used for talker or listener status. The direction of the handshake-line buffers NRFD, NDAC and DAV are again controlled by the TE signal from U61. However, the SRQ, ATN, REN and IFC buffers are controlled by the DC input of U68. U68 connects with the Controller Active (CONT) output of U61. The CONT output always remains high because U61 is not being used as a controller device. U68 also includes the logic necessary to control the direction of the EOI buffer. This is dependent on the TE signal when ATN is false (high) and on the DC signal when ATN is true (low).



Figure 5.21 - Simplified Diagram for the GPIB Block

5-38

8

SECTION 6

6.1 INTRODUCTION

6.1.1 The performance tests in this section are used for (1) receiving inspection/acceptance, (2) periodic determination of the need for recalibration, (3) upon failure of a routine specification check, and (4) after repair of unit. Verify the basic operation of the counter before starting these tests by completing the rapid functional check found in Subsection 2.9.

6.1.2 Satisfactory completion of these performance tests will confirm the 1995/1996's operation by measurement function. Instrument covers need not be removed for any test. Complete the performance tests in the order given.

6.1.3 The following conditions must be maintained during these tests:

- a. The counter must be operated from an AC supply
- b. The line voltage must be within \pm 10% of the indicated value of the line voltage selector
- c. The ambient temperature must be $23^{\circ}C \pm 2^{\circ}C$
- d. The power supply to the internal frequency standard must remain uninterrupted. (This does not apply if the counter is locked to an external frequency standard.)

6.1.4 Warm up the counter for one hour (switched to standby if necessary) before beginning these tests.

6.2 REQUIRED TEST EQUIPMENT

6.2.1 Table 6.1 lists the necessary test equipment for these performance tests. Equipment having operating characteristics equivalent to or better than those listed may be substituted. The procedures described in this section are general in nature and based on the use of the test equipment recommended. Some modification of the procedures may be required if substituted equipment is used.

	Item	Minimum Use Specifications	Quantity	Recommended Equipment
1.	Signal Generator	10 kHz to 1.3 GHz amplitude 5 mV rms to 1V rms into 50 ohms. 1 kHz AF out	1	Racal-Dana Model 9087
2.	Audio Generator	10 Hz to 10 kHz; amplitude of 25 mV rms into 50 ohms	1	Racal-Dana Model 845
3.	AC Voltmeter (low frequency)	DC to 10 kHz; .1% resolution, and ± 2.5% accuracy	1	Racal-Dana Model 5002
4.	Pulse Generator	1 Hz to 5 MHz, external lock and trigger cap- ability; ± 2 ns jitter	1	Racal-Dana Model 1500
5.	AC Voltmeter (high frequency)	10 kHz to 2 GHz; .1% resolution,and ± 2.6% accuracy to 500 MHz & ± 5% accuracy to 1.3 GHz	1	Racal-Dana Model 9303
6.	BNC T-Connector	50 Ohms	1	
7.	Connector Lead	50-ohm coaxial cable with BNC connectors, \approx 4 ft. long	5	
8.	Coaxial Load	BNC connector, 50 ohms, 2W BNC ± 1%	1	
9.	N-type to BNC adapter/connector	50 ohm	1	

Table 6.1 - Required Test Equipment

6.3 PERFORMANCE TEST PROCEDURES

6.3.1 Power-on/self-test and home state conditions are described in Subsections 3.2.2 and 3.2.3, respectively. Refer to this information as necessary.

6.3.2 Set up the 1995/1996 and test equipment as shown in the following figures provided for each test procedure. Set the control and inputs as noted in each table and monitor the counter's readout for the indicated values.

Table	5.2	-Self	Test
-------	-----	-------	------

Applied	Min. Input	Tolerance	Counter	Special
Frequency	Signal Level		Resolution	Notes
Internal 5 MHz	Internal		10 ms gate (default)	

PROCEDURE

- 1. Power up the 1995/6.
- 2. Press the "CHECK" button for 3 seconds until all LEDs light.
- 3. After the release of "CHECK" button, the unit will be in self-test and the word "test" will appear on the display
- 4. This test takes a maximum of 75 seconds and any existing error conditions will be displayed momentarily.
- 5. When the self-test is completed, the unit returns to "CHECK" mode with 5 MHz on the display.



Table 6.3 - Input A Sensitivity Performance Test, I



3



Table 6.9 – Time Interval A→B Performance Test

PROCEDURE

- 8. Disconnect the signal generator and connect the pulse generator DELAY OUT to input A of the 1995/6. Set the pulse generator to a delay of 0.1 microsec., width 999.9999 msec., INT trigger.
- 9. Set the 1995/6 inputs A and B trigger levels to 1.30V.
- 10. Set inputs A and B to Slope \int .
- 11. Set the 1995/6 DELAY to 1 msec and enable the DELAY.
- 12. Verify that the measurement is within the tolerance specified above.



Table 6.10 - Total A by B Performance Test



Table 6.11 - Ratio A/B Performance Test



Table 6.12 - Ratio C/B Performance Test



Table 6.13 - Rise Time A Performance Test

ST.



Table 6.14 - Fall Time A Performance Test



Table 6.15 - Positive Pulse Width Performance Test

Special Applied Performance Notes Frequency : Standard Tolerance ± 3 ns 100 MHz/5 ns Test Setup EXT INPUT A RF STD OUT SIGNAL 1995/1996 IN GENERATOR (500 mV rms) EXT STD_ (SINEWAVE) OUT PROCEDURE Power up the 1995/6. 1. Set the 1995/6 as follows: NEG WIDTH A 2. Input A 50 ohms input impedance Connect the 1996 to the signal generator as shown above. 3. Apply the input shown in the table above and verify that the measurement taken is 4. within the specified tolerance. Negative Pulse Width Waveform -10 ns -— 5 ns — 0V

Table 6.16 - Negative Pulse Width Performance Test



Ĵ

6

Applied :	Performance Standard	Tolerance	Special Notes	
Frequency	Standard	Toterance	Notes	
10 MHz	50%	± 4%		
	Test Setu	1p		
SIGNAL EXT GENERATOF STD (SINEWAVE) OUT	RF OUT R (500 mV rms)	► INPUT A	EXT STD /1996 IN	
		· · · · · · · · · · · · · · · · · · ·		
PROCEDURE				
1. Power up the 1995/6.				
2. Set the 1995/6 as follow		nms input impedance		
3. Connect the 1996 to th	. Connect the 1996 to the signal generator as shown above.			
4. Apply the input shown within the specified to		e and verify that the	e measurement taken is	

Table 6.18 - Duty Cycle A Performance Test

And the second s

and the second sec

, i

*

Table 6.19 - Slew Rate A Performance Test



21

6.4 CALIBRATION

<u>ê</u>:

6.4.1 This procedure provides calibration information for Racal-Dana's Universal Systems Counters Models 1995/1996.

6.5 REQUIRED EQUIPMENT FOR CALIBRATION

- a. Digital voltmeter with at least a 1 mV accuracy in the 10V range. Use a Racal-Dana Model 5004 or its equivalent
- b. GPIB controller. Use a Hewlett-Packard Model 9826 or its equivalent
- DC source with a single-pole output filter set for a 3-dB cutoff frequency of
 1.6 Hz (1 KΩresistor and 100 µF capacitor)

6.6 CALIBRATION PROCEDURE

- a. Turn unit-under-test (UUT) on. Allow 15 minutes for thermal stabilization of the counter
- b. Send the following string to the counter:

"CAL" (er lf)

The counter now enters the calibration routine.

NOTE:

If at any point during the calibration procedure an error is generated (e.g., syntax or calibration), the entire calibration procedure must be repeated.

c. Send the following string to the counter:

"CLHI" <er lf >

- d. Connect the voltmeter to the Start DAC (START-CAL LEVEL) output on the rear panel of the UUT and record this voltage (Vstart-high)
- e. Connect the voltmeter to the Stop DAC (STOP-CAL LEVEL) output on the rear panel of the UUT and record this voltage (Vstop-high)
- f. Send the following string to the counter:

"CLLO" (er lf)

- g. Record the voltage reading of the meter at the Stop DAC (STOP-CAL LEVEL) output of the UUT (Vstop-low)
- h. Connect the voltmeter to the Start DAC (START-CAL LEVEL) output of the UUT and record this voltage (Vstart-low)

Send the following string to the counter:

"CLTH <space > Vstart-high" <er lf > "CLPH <space > Vstop-high" <er lf > "CLTL <space > Vstart-low" <er lf > "CLPL <space > Vstop-low" <er lf >

where Vstart-high, Vstop-high, Vstart-low, and Vstop-low are the previously recorded values. At this point "CAL" is shown on the main display. The following example shows the command strings to be sent with a Model HP85B controller in performing a 1995/1996 calibration procedure:

Output703;"CAL"

i.

141

Output703;"CLHI" (Record Vstart-high and Vstop-high) Output703;"CLLO" (Record Vstart-low and Vstop-low) Output703;"CLTH <space> 5.2664" (5.2664 is Vstart-high) Output703;"CLPH <space> 5.2884" (5.2884 is Vstop-high) Output703;"CLTL <space> -5.2756" (-5.2756 is Vstart-low) Output703;"CLPL <space> -5.2661" (-5.2661 is Vstop-low)

NOTE:

Header separators, typically commas or semicolons, are controller-dependent.

j. About 5 minutes later, when calibration is completed, "CAL donE" is displayed on the front panel. Values can now be stored to non-vol memory. Depress the calibration switch (through the front-panel opening to the right of the POWER button), while sending the following string to the counter:

"CLST" $\langle cr | f \rangle$

- k. Keep calibration switch depressed until display shows "don E" indicating successful non-vol memory store
- 1. A <space><cr If>GPIB output is given and the calibration switch can now be released

VERIFICATION PROCEDURE

- a. Connect the DC source to Inputs A and B of the UUT. Adjust the DC voltage to 4.50V using the voltmeter
- b. Set up the counter for time interval A to B, Channels A and B DC coupled
- c. Press the RESET key on the front panel, then the AUTO-TRIG keys for both Inputs A and B
- d. Verify that the trigger LEVEL A and B displays show trigger levels between 4.45 and 4.55 volts
- e. Adjust the DC source to -4.50 V using the voltmeter
- f. Verify that the trigger LEVEL A and B displays show trigger levels between -4.45 and -4.55 volts

6.8 INTERNAL REFERENCE ADJUSTMENT

6.8.1 Required Equipment

6.7

23

- a. 1 MHz frequency standard. Use Racal-Dana Model 9475 or its equivalent
- b. Oscilloscope. 350 MHz, B/W, 4-channel
- 6.8.2 There are two internal reference oscillators available for the 1995/1996.

6-.

6.8.3 The calibration procedure for the standard oscillator is a single variable capacitor adjustment, accessible at OSC ADJ on the rear panel. The Option 04E has two adjustments (COARSE and FINE), accessible at the rear panel.

6.8.4 Reference Oscillator Frequency Check

Ž

a. Select the following control settings: (home state at power-up)

	FUNCTION GATE TIME	FREQ A 1second
	INPUT A SLOPE	
*	COUPLING TRIGGER LEVEL	DC AUTO

- b. Connect the 1 MHz frequency standard to Input A
- c. The difference between the internal reference oscillator and the 1 MHz frequency standard can be determined by the following equation:

Internal oscillator frequency = (2E6-display) x 10

d. Some examples of various counter readings and the frequency difference that is indicated are shown below:

Counter Display	Internal Reference Oscillator
999.9950 E3	10,000.05000 kHz
1.0000000 E6	10,000.00000 kHz
1.0000025 E6	9,999.97500 kHz

6.8.5 Adjustment Procedure

a. Connect the 1 MHz frequency standard to the vertical input of the oscilloscope and connect the OUT REF signal from the rear panel of the counter to the external trigger of the oscilloscope (see wiring diagram below)



Figure 6.1 - Internal Reference Adjustment Procedure

SECTION 7

h

DRAWINGS

		Figure/Page No.
404335	Counter Assembly (1995)	
404336	Counter Assembly (1996)	
404332	Chassis Assembly	
401730	PCB Assv., 10 MHz Oscillator	
431730	Schematic. 10 MHz Oscillator	
404389	PCB Assy., Channel C (1996)	
432152	Schematic, Channel C (1996)	
	Component Location. Motherboard	
401725	PCB Assy., Motherboard	······································
431725	Schematic, Motherboard	
401726	PCB Assy. Signal Conditioner	
431726	Schematic, Signal Conditioner	
401728	PCB Assy., AMCC2 Synch	
431728	Schematic, AMCC2 Synch	
401727	PCB Assy., Display	
431727	Schematic, Display	
404331	Assy., Rear Panel	
404378	Assy, Rear Input. Option 01	
401752	PCB Assy., Option 01	
404384	Assy., Option 04E	
404386	Oscillator (Option 04E)	
401822	PCB Assy., Doubler	
431822	Schematic, Doubler	
404387	Assy., 220/240V Operation (Option 71)	7-40
454847	Dimensional Outline	





, ,



· ·







7





?-9

"





1

States and the second s







œ




ω



. . .

None of the second

Provinces

2000

00000

20

7-1

Service of













7-2:









 $\mathbf{7}$

 $7 - 2^{1}$





Standard Street

2

Contraction of the second s

 $7 \cdot$



المحميل





di.



-• .

5**4**4

به مست



-35

7



















Component Layout, Doubler (4

N

101 8:



Circuit Diagram, Doubler (431822)









)



ب سیست ...

· · · ·

· · ·
SECTION 8

8.1 This section contains lists of replaceable parts arranged in the order of the following subassemblies:

404335	Counter Assy, 1995
404336	Counter Assy, 1996
404332	Chassis Assy
401730	10 MHz Oscillator
404389	Channel C, 1996
401725	Motherboard
101.1=*	Mother board
401726	Signal Conditioner
401728	AMCC2 Synch
401727	Display
404331	Rear Panel
	8-36
401378	Option 01, Rear Input
401752	PCB Rear Input8-36
404384	Opt 04E, Oscillator
	8-37
404386	Oscillator Assy
401822	Doubler
404387	Opt 71, 220/240V Operation8-38

8.2 Manufacturers are identified by FSC numbers listed in table 8.1, "List of Suppliers". The code numbers are from the Federal Supply Code for Manufacturers Cataloging Handbooks H4-1, H4-2, and their supplements.

÷.
Supp
õ
ist
لس
~
Table

FSC Name 00779 Amp. Amp. 00853 Sang P1ck 01295 Texa 01114 Ferr 02114 Ferr 02735 RCA-	Name Amp. Inc. Amp. Inc. Harrisburg, PA Sangamo Electric Co. Pickens, SC Texas Instruments, Inc. Dallas, TX Dallas, TX Dallas, TX Saugerties, NY Saugerties, NY		FSC
Amp San Pick Fer Sau Som	PA ment NY NY	13	
	tric ment NY NY	<u> </u>	12969
	nent. VY ate	1	13103
	are are	<u> </u>	14433
	ate	1.	14908
	nerville, av	4	14949
04713 Mot Sea	Motorola, Inc. Semi-Conductor Division Phoenix, AZ	12	15636
05245 Cor Ch	Corcom, Inc. Chicago, IL	<u>a</u> _L	17856
05397 Uni Mat C16	Union Carbide Corp. Material Systems Division Cleveland, OH	<u> </u>	18324 18565
05972 Loc Hay	Loctite Corp. Hartford, CT	17	19505
06540 Amat New	Amatom Electronic Hardware New Rochelle, NY	14	1964
06776 Ro	Robinson Nugent, Inc. New Albany, IN		19736
07263 Fa	Fairchild Semi-Conductor Division Mountain View, CA		10.084
09023 Co	Cornell-Oubilier Electronics Sanford, NC	<u>~ [</u>	2131
11236 CT	CTS of Berne, Inc. Berne, IN	<u>N 19</u>	51/9
11532 Te No	Teledyne Northridge, CA	<u> </u>	2211

s	~
SC	Name
6963	Unitrode Corp. Watertown, MÅ
3103	Thermalloy, Inc. Dallas, TX
4433	llf Semiconductors West Palm Beach, fL
4908	Electronic Instrument & Specialty Corp. Stoneham, MA
4949	Trompeter Electronics Chatsworth, CA
5636	Elec-Trol, Inc. Saugus, CA
7856	Siliconix, Inc. Santa Clara, CA
8324	Signetics Corp. Sunnyvale, CA
8565	Chromerics, Inc. Woburn, Mé
9505	Applied Engineering Products New Maven, CT
9647	Caddock Riverside, CA
9738	Avdel-Chobert Teleboro, NJ
10,186	Bossard Brookfield, Cl
21317	Electronic Applications Co. So. El Monte, CA
21793	Racal-Dana Instruments Inc. Irvine, CA
22119	Ferranti Électric Plainview, NY

	• • • • •
FSC	Nane
24355	Analog Devices ; Norwood, MA
25088	Siemens Corp. Components Group Iselin, NJ
27014	Mational Semi-Conductor Corp. Santa Clara, CA
27264	Molex Products Co. Downers Grove, IL
11112	Varo Electran Devices, Inc. Garland, TX
28520	Heyco Kenilworth, NJ
29005	Storm Products Los Angeles, CA
31918	ITT Schadow, Inc. Eden Prarie, MN
32293	Intersil, Inc. Cupertino, CA
32559	Bivar, Inc. Santa Ana, CA
32997	Bourns Trimpot Products Division Riverside, CA
34553	Amperex/Mepco-Electra (Component Division) Mauppange, NY
34785	Dek-Inc. St. Charles, IL
46384	Penn Engineering & Mfg. Corp. Doylestown, PA
50434	Hewlett-Packard Co. HPA Division Palo Alto, CA
50579	Litronix, Inc. Cupertino, CA

FSC	Name
\$2072	Circuit Assembly Corp. Costa Mesa, CA
52531	Hitachi Magnetics Corp. Edmore, Ml
52648	Plessey Memories Santa Ana, CA
53421	Tyton Corp. Milwaukee, WI
54473	Matsushita Electric Co. Secaucus, NJ
55167	Corona Magnetics Corona, Cà
55322	Samtec, Inc. New Albany, IN
55411	California Crystal Inc. Anaheim, CA
56235	State of the Art Inc. State College, MA
56289	Sprague Electric Co. Pacific Division Los Angeles, CA
57856	Kel-Am Inc. Eldon, MC
59311	Communication Instruments El Segundo. CA
61394	Seen Technolugy San Juse, CA
65940	Rahın Corp. Irvine, CA
20602	Beldon Corp. Chicago, ll
71590	Centralab Electronics

8-2

Sector and the sector

e. R

FL RACAL-DAMA DESCRIPTION 1G. P/M DESCRIPTION 404293 COVER ASSY., 10 MIZ, 401730 DEB ASSY., 10 MIZ, 10 DEB ASSY., 10 MIZ, 40132 401730 PCB ASSY., 10 MIZ, 404332 DEB ASSY., 10 MIZ, 10 DEB ASSY 404332 CHASSIS ASSY DEB ASSY., 10 MIZ, 454319 454344 PANEL, SIDE COVER (454393 PANEL, TOP COVER (454393 454352 PANEL, TOP COVER (454393 PANEL, TOP COVER (45470 454353 PANEL, TOP COVER (45470 DEPAER, REAR FOOT (45470 454768 BUMPER, REAR FOOT (454770 DEPAER, REAR FOOT (454770 454770 OVERLAY, FRONT PANEL 454770 DEVELAY, FRONT PANEL 454770 610777 CABLE TIE 610277 DEVELAY, REAR PANEL 610279 DITON PLUG, PLAST I 801709 610777 CABLE, POWER, FLAT, #4, N 610265 DITON PLUG, PLAST A 611027 DITON PLUG, PLAST A 611026 DITON PLUG, PLAST A 611026 DITON PLUG, PLAST A 611026 DITON PLUG, PLAST A 611027 DITON PLUG, PLAST A 7 6110265 SCREW, PPH, 6-32 SCREW, PPH, 5EMS AS 7 DITON PLUG, INT, 112-28 (6 7 DITON PLUG, INT, 112-28 (5 7 6110277 SCREW, PPH, 5EMS AS 7			α
404293 401730 401730 404332 404332 454319 454352 454352 454393 454368 454368 454393 454393 454393 454352 454393 454393 454393 454359 610777 610777 610231 610255 610255 610273 610255 610273 610273 610255 920888		FSC	H+6. P/N *
401730 404332 454319 454352 454352 454352 454352 454352 454352 454769 454769 45470 610777 610777 610777 610777 610777 610777 610777 610279 611026 6110255 6110275 611027 6110275 6110275 6110275 6110275 6110255 920888		21743	404293
404332 454319 454319 454319 454319 454393 454393 45470 45470 45470 610777 610731 610231 610232 610255 611026 611025 611025 920883	LLATOR	21793	01710
454319 454319 454344 454352 454393 454769 454769 454770 610777 610777 610777 610231 610231 610231 610255 611026 611026 611025 611025 611025 611025 611025 920888		21793	404332
454352 454352 454352 454769 454769 454769 454769 454769 454769 454769 61077 61077 610231 610239 610255 611026 611026 611025 611025 611025 611025 611025 611025 611025		21793	404319
454352 454393 454393 454769 454770 454770 454770 61077 61077 610231 610231 61025 61025 61025 611026 611026 611025 611025 611025 611025 920888	(0,0)	51/33	154 344
454393 454769 454769 454769 454770 610777 610777 610777 610231 610231 610231 610235 611026 611026 611026 611025 611025 611025 611025 920888		21793	454352
454768 454769 454770 454770 61077 61077 610231 610239 610252 611026 611026 611025 611025 611025 611025 611025 920888		21793	454393
454779 454770 610777 610731 610231 610231 610379 610379 610373 611026 611026 611026 611025 611025 611025 611027 920888	0.0)	51793	454765
454770 610777 610777 610231 610231 610379 610379 615073 615073 615073 611026 611026 611027 611027 611027 920888		21793	454769
610777 600620 610231 610239 615252 615073 615073 611026 611025 611025 611025 611025 920888		21793	454770
600620 610231 610231 610379 610379 61252 61252 611026 611026 611025 611025 611025 920888		53421	TIBR
610231 610379 610379 615073 615073 61025 611025 611027 611027 61255 920888		70903	KH5-7041
610379 616252 615073 615073 610925 611026 611026 611025 616255 920888	REQ'D)	28520	1-500
616252 615073 61925 611026 611027 611027 616255 920888	(4 REQ'D)	95987	N#4-2312
615073 610925 611026 611027 61225 61225 920888	2 REQ'D)	21793	616252
610925 611026 611027 616255 920888	.312 (4 REQ'D)		
611026 611027 616255 920888	(4 REQ'D)	78139	
611027 616255 920888	(0,	67790	1-329631-2
616255 920888	(6 REQ'D)	00779	1-329632-2
920888	6-32 X .312 (7 REQ'D)	78189	
		51793	920838
25 980599 MANUAL, INSTRUCTION	oo waxaa ah waxaa ah waxaa ah waxaa ah waxaa ah waxaa markada dha waxaa maxaa dha waxaa waxaa waxaa waxaa waxaa	51793	980599

31,

ť

 Nane	Military Specification	Nytronics, Inc. Darlington, SC	Herman H. Smith, Inc. Brocklyn, NY	Seastrom Mfg. Co. Glendale, CA	Litton Precision Products Van Nuys, CA	Augut, Inc. Attleboro, MA	Dale Electronics, Inc. Columbus, WE	Vitramon, Inc. Bridgeport, CT	Weckesser Co., Inc. Chicago, IL	Sealectro Corp. Mamaroneck, NY	RPM Enterprises Santa Ana, CA	Res-Net Corp. Whippany, NJ	Universal Components Co. Marquardt Products Los Angeles, CA
FSC	81349	83125	83330	86928	88245	91506	91637	95275	95987	16286	1 310M	NOTE 2	NUTE 3

FSC	N ante
11707	Coto-Coil Co., Inc. Providence, Ri
71785	TRW Electronic Components Cinch Division Elk Grove, IL
72136	Electro motive Mfg. Co., Inc. Willimantic, CT
72982	Erie Technological Products, Inc. Erie, PA
73138	Beckman Instruments, Inc. Fullerton, CA
75915	Littelfuse, Inc. Des Plaínes, IL
76493	J. W. Miller Co. Compton, CA
78189	Illinois Tool Works, Inc. Shakeproof Division Elgin, IL
79963	Zierick Mfg. Corp. New Rochelle, NY
15008	Mepco-Électra Morristown, NJ
80131	Electronics Industries Associates Washington, DC

.

3-3

J

J

]

00£1.1996	DESCRIPTION	COVER ASSY., BOTTOM
404336-COUNTER ASSY., MODEL 1996	RACAL -DAVA P/N	404293
404336-C0	REF DESIG.	1

Figure 7-3 B	FSC P/N	21793 404293	0R 21793 401730	21793 404332	21793 404319	21793 454344	21793 454352	21793 454393	21793 454768	21793 454769	21793 454770	53421 1188	70903 KHS-7041	ים) 28520 צי-500	REQ'D) 95987 NW4-2812	0.0) 21743 616252	REQ'D)	REQ'D) 78189	00779 1-329631-2	EQ'D) 00779 1-329532-2	2 X .312 (7 REQ [°] D) 78189	21793 920848	21793 980599	21793 404389	21793 404305
£1. 1996	DESCRIPTION	COVER ASSY, BOTTOM	PCB ASSY., 10 MHZ, 05CILLATOR	CHASSIS ASSY	FOOT REAR (2 REQ ⁺ D)	PANEL, SIDE COVER (2 REQ'D)	PANEL, TOP COVER	HANDLE ASSY (2 REQ'D)	BUMPER, REAR FOOT (2 REQ'D)	OVERLAY, FRONT PANEL	OVERLAY, REAR PANEL	CABLE TIE	CABLE, POWER AC LINE	BUTTON PLUG, PLASTIC (4 REQ'D)	WASHER, FLAT, #4, NYLON (4 REQ'D)	SCREW, PPH, SEMS ASSY (2 REQ'D)	SCREW, PPH, 8-32 X .312 (4	SCREW, PPH, 6-32 X 1.00 (4 REQ'D)	NUT, HEX, 112-28 (6 REQ'D)	WASHER, LCOK, INT, 112 (6 REQ'D)	SCREW, PPH, SEMS ASSY., 6-32	LABEL, IDENTIFICATION	MANUAL, INSTRUCTION	PCB ASSY., CHANNEL C	CABLE ASSY., 2 COND.
404336-COUNTER ASSY., MODEL 1996	RACAL-DANA (404293 (401730	404332	454319	454344	454352	454393	454768	454769	454770	610777	600620	610231	610379	616252	615073	610925	611026	611027	616255	920888	980599	404389	404385
404336-COU	REF DESIG.		2	~	4	6	7	6	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27

404336-CD	NUNTER ASSY., M	404336-COUNTER ASSY., MODEL 1996 (CONT.D)	Figure 7-3	8
REF DESIG.	RACAL -DANA P/N	DESCRIPTION	FSC	м.б., Р/н
28	454868	BRACKET, SUPPORT, CH. C (2 REQ'D)	21793	454808
30	601235	CONNECTOR, BNC, PNL, MTG (JIO3)	21793	601235
32	610127	WASHER, SHOULDER, 44, NYLON (2 REQ'D)	86928	5607-1Ü
33	610198	WASHER, FLAT, #4, NYLON (2 REQ'D)	86928	5610-10-31
35	611066	SCREW, METRIC, M3X6 (2 REQ'D)		
38	617127	WASHER, LOCK, #4, LIGHT SERIES (2 REQ'D)		-

REF DES1G.	RACAL -DANA P/N	DESCRIPTION	FSC	њб. Р/И
P14	611056	CONNECTOR, CABLE, 5 PIN	00779	530554-4
11	921013	OSCILLATOR, 10 MHZ	21793	921013
	411730	PCB, 10 MIZ OSCILLATOR (UNLOADED)	21793	411730
4	524211	WIRE, TEFLON, STRANDED, 24 GA, MRN/RED		
5	524333	WIRE, TEFLON, STRANDED, 24 GA, URG		
6	524555	WIRE, TEFLON, STRANDED, 24 GA, GRN	1	1
8	610160	STANDOFF, 4-40, THRU SWAGE (2 REQ'D)	83330	4103
10	610777	CABLE 71E	53421	tŝlя
12	611052	KEY, POLARIZING, PLUG	67700	57077-1
13	611053	TERMINAL, CRIMP (4 REQ'D)	67700	530553-2

Figure 7-4 D	FSC P/N 1	21793 401725	21793 401726	21793 401727	52072 CA-14-200-DL	21793 404330	21793 404331	21793 454372	21793 454390	21793 454763	21793 454764	21793 454736	21793 454818	21793 454819	21793 500231-011	21793 404385	52072 CA-019402 - 284 - 11 - 010	0) 78189	78553 C40588-020-1	REQ'D) 78189	(9 REQ'D) 78189	REQ'D) 78139	
	DESCRIPTION	PCB ASSY., MOTHERBOARD	PCB ASSY., SIGNAL COND.	PCB ASSY., DISPLAY KEYBOARD	FASTEMER, LOCK, 14-PIN DIP (2 REQ'D)	ASSY., TRANSFORMER	ASSY., REAR PANEL	PUSH ROD	BLOCK MOUNTING (8 REQ'D)	PANEL, FRONT	PANEL, SIDE, RIGHT	PLATE, SUPPORT, BOTTOM	PANEL, SIDE, LEFT	SHIELD, SIG. COND., BIM	TUBING, TYGON, 1.0 LG	CABLE ASSY., 2 COND.	CABLE ASSY., 14. TWIST PR	SCREW, PPH, TAPTITE, 6-32 X .500 (6 REQ'D)	CLAMP, CLUTCH-TYPE	SCREW, PPH, SEMS ASSY., 4-40 X .312 (11	SCREW, PPH, SEMS ASSY., 6-32 X .312 (9 P	SCREW, PPH, SEMS ASSY., 8-32 X .312 (4 9	
ASSY., CHASSIS	RACAL-DANA P/N	401725	401726	401727	192552	404330	404331	454372	454390	454763	454764	454763	454818	454819	500213-011	404385	601225	606019	611075	616252	616255	616259	
404332 - 1	REF DESTG.	-	2	3	6	5	6	8	10	12	13	14	18	19	21	23	24	26	30	37	38	40	

٠

ZH3
1.3
ASSY.,
្នុ
CHANNEL
404389.

Figure 7-8

~

REF. DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	MFG. P/N
5	R-21-1801	CAP, CHIP, 10 NF, 50V, 20X	95275	V.J1206Y103MXA
8	R-21-1801	CAP, CHIP, 10 NF, 50V, 20%	95275	V.J1206Y103HXA
3	R-21-1801	CAP, CHIP, 10 NF, 50V, 20%	95275	V J1 206 Y1 03 MXA
2	R-21-1801	CAP, CHIP, 10 NF, 50V, 20%	95275	VJ1206Y103MXA
8	R-21-1801	CAP, CHIP, 10 NF, 50V, 20%	95275	V J1 206 Y103MXA
8	R-21-1801	CAP, CHIP, 10 NF, 50V, 20%	95275	VJ1206Y103HXA
c	R-21-1781	CAP, CHIP, 3.3 PF, 50V, 1.25 PF	95275	VJ1206A3R3CXA
8	R-21-1601	CAP, CHIP, 10 NF, 50V, 20%	95275	VJ1206Y103HXA
65	R-21-1801	CAP, CHIP, 10 NF, 50V, 20X	95275	V J1 206 Y103MXA
C10	R-21-1801	CAP, CHIP, 10 NF, 50V, 20X	35275	V JI 206 Y 103MXA
C11	R-21-1781	CAP, CHIP, 3.3 PF, 50V, 1.25 PF	95275	VJ1206A3R3CXA
C12	R-21-1801	CAP, CHIP, 10 NF, 50V, 20%	95275	V.J1206Y103MXA
63	R-21-1801	CAP, CHIP, 10 NF, 50V, 20%	95275	VJ1206Y103MXA
C14	R-21-1781	CAP, CHIP, 3.3 PF, 50V, 1.25 PF	95275	VJI 206A3R3CXA
c15	R-21-1801	CAP, CHIP, 10 NF, 50V, 20%	95275	VJ1206Y1U3MXA
C16	R-21-0795	CAP.ALUM. ELEC., 47 UF. 25V 4KG, -10 +50%	54473	E CEATHX2R2E
c17	R-21-1801	CAP, CHIP, 10 NF, 50V, 20%	95275	V.J1206Y103MXA
C18	R-21-1801	CAP, CHIP, 10 NF, 50V, 20%	95275	V.J1206Y103MXA
C19	8-21-1783	CAP, CHIP, 4.7 PF, 50V, 1.25 PF	95275	VJ1206A4R7CXA
C21	R-21-1801	CAP, CHIP, 10 NF, 50V, 20%	95275	VJ1206Y103MXA
C22	R-21-1781	CAP, CHIP, 3.3 PF, 50V, 1.25 PF	95275	VJ1206A3R3CXA
C23	8-21-1799	CAP, CHIP, 12 PF, 50V, 5%	95275	VJ1206A391JXA
C24	R-21-1801	CAP, CHIP, 10 NF, 50V, 20%	95275	VJI206Y103MXA

(CONT'D)
CHZ
1.3
ASSY.,
- <u>-</u> -
CHANNEL
404389

7 -8
igure
k .tu

0
CONT'D
3
~
Έ
m
-

				2
REF. DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	₩6. P/N
C25	R-21-1601	CAP. CHIP. 10 NF. 50V. 20%	95275	V.J1206Y103MXA
C26	R-21-1800	CAP, CHIP, 1 NF, 50V, 20%	95275	V.J1206Y102MXA
C27	R-21-0795	CAP, ALUM. ELEC., 47 UF	54473	ECEATHK2R2t
C28	R-21-1801	CAP, CHIP, 10 NF, SOV, 20%	95275	v.J1206Y103MXA
C29	R-21-1801	CAP, CHIP, 10 NF, 50V, 20%	95275	VJ1206Y103MXA
C30	R-21-1801	CAP, CHIP, 10 NF, 50V, 20X	95275	MXME017001LV
15	R-21-1801	CAP. CHIP, 10 NF, 50V, 20%	95275	VJ1206Y103MXA
C32 +	R-21-1801	CAP, CHIP, IO NF, 50V, 20%	95275	VJ1206Y103MXA
C33	R-21-1784	CAP, CHIP, 5.6 PF, 50V, 1.25 PF	95275	VJ1206A5R6CXA
C34	R-21-1785	CAP, CHIP, 6.8 PF, 50V, ±.25 PF	95275	VJ120646RBCXA
C35	R-21-1785	CAP. CHIP. 6.8 PF. 50V, 1.25 PF	95275	V.J1206A6K8CXA
C36	R-21-1785	CAP, CHIP, 6.8 PF, 50V, 1.25 PF	95275	V.J1206A6R8CXA
C37	R-20-1795	CAP. CHIP. 47 PF. 50V. 5%	95275	VJ1206A470JXA
C38	R-21-1801	CAP, CHIP, 10 NF, 50V, 20%	95275	VJ1206Y103MXA
623	R-21-1801	CAP, CHIP, 10 NF, 50V, 20%	95275	VJ1206Y103MXA
C40	8-21-1781	CAP, CHIP, 3.3 PF, 50V, ±.25 PF	95275	VJ1206A3R3CXA
C41	R-21-1781	CAP, CHIP, 3.3 PF, 50V, 1.25 PF	95275	VJ1206A3R3CXA
C42	R-21-1784	CAP. CHIP, 5.6 PF. 50V, 1.25 PF	95275	VJ12064586CX#
C43	R-21-1801	CAP, CHIP, 10 MF, 50V, 20%	9527b	V.J.F.004 FU3MAA
C44	R-21-0795	CAP, ALUM. ELEC., 47 UF	54473	E CEA1HK2R2E
C45	R-21-0704	CAP, ALUM. ELEC., 47 UF	18324	122+53479
C46	8-21-1782	CAP. CH1P. 3.9 PF. 50V. 1.25 PF	95275	V.J1206A3R9CXA
C47	R-21-1601	CAP, CHIP, 10 NF, 50V, 20%	95275	VJ1205Y103MKA
C/18	R-21-1801	CAP. CHIP. 10 NF. 50V. 20%	95275	228101490216A

÷

SY., 1.3 GHZ (CONI'D)	r Igure	۹- / e.	414.389,	UNANNEL -L- ASS	444389, CHANNEL "L" ASST., 1.3 W/L (LUN: U)	5.0		
DE SCRIPTION	FSC	H-G. P/N	REF. DESIG.	RACAL -DANA P/N	RESCRIPTION	FSC	Нб. Р/Ж	
CAP, CHIP, 3.3 PF, 50V, 1.25 PF	95275	VJI206A3R3CXA	10	R-22-6123	TRANSISTOR	34553	BFR90	
CAP, CHIP, 3.3 PF, 50V, 1.25 PF	95275	VJ1206A3R3CXA	02	R-22-6123	TRANSISTOR	34553	afRyù	
CAP, CHIP, 15 PF, 50V, 5%	95275	VJ1206A15UJXA	ťð	8-22-6123	TRANSISTOR	34553	BFR90	
CAP. CHIP, 15 PF. 50V. 5X	95275	VJ1206A150JXA	장	R-22-6155	TRANSISTOR	50434	HXTR3101	1
CAP, CERAM, .1 UF, 20%, LP	72982	8131LP-100-651-104M	R3	R-20-5768	RES, CHIP, 10K, 1/8W, 5X	65940	MCR18-10K-5PCT	
0100E, SILICO	50434	5082-2835	R4	8-20-5768	RES, CHIP, 10K, 1/8W, 5%	65940	MCR18-10K-5PCT	1
0100E, 51L1C0	50434	5082-3379	R5	R-20-5841	RES, CHIP, 150 0HM, 1W	56235	2021CP x151J	
0100€, 511100	50434	5082-2835	R6	R-20-5837	RES, CHIP, 39 OHM, 14	56235	2021CPX390J	
01006, 51L1C0	50434	5082-2835	R7	R-20-5787	RES, CHIP, 330 0HM. 1/8W, 5X, 200V 65940	65940	MCR18-3J0-5PC1	
0100E, S1LICO	50434	5082-2835	RB	R-20-5783	RES, CHIP, 150 OHH, 1/8W, 5X, 200V	200V 65940	MCR18-150-52CT	
D100E, S1L1C0	50434	5082-3379	R9	R-20-5787	RES, CHIP, 330 OHM, 1/8W, 5X, 200Y 65940	65940	MCR18-330-5PCT	
DIODE, HOT CARRIER, MATCHED PAIR	21793	210017	RIO	R-20-5764	RES, CHIP, 100 OHM, 1/84, 5%	65940	MCR18-100-5PC1	
DIODE HOT CARRIER, MATCHED PAIR	21793	210017	RII	R-20-5787	RES, CHIP, 330 OHN, 1/84, 5X, 200V 65940	65940	MCR18-330-5PCT	
DIODE. ZENER	22119	B2X79C9V1	R12	R-20-5771	RES, CHIP, 10 OHM, 1/8W, 5X, 200V	65940	MCR18-10-5PCT	
DIODE 75 NF 2	22119	8/X79(9V)	R13	R-20-5776	RES, CHIP, 33 OHM, 1/8W, 5%, 200V	65940	MCR18-33-5PCT	
	14433	1 NA1 49	R14	R-20-5787	RES, CHIP. 330 0HM, 1/84, 51, 2004 65940	65940	MCR18-330-5201	
IC DISD COMPARATOR	27014	N915EM 1	R15	R-20-5786	RES, CHIP. 270 0HM, 1/8W, 5X, 200V 65940	65940	MCK18-270-5PCI	
IC. TRIPLE LINE RECEIVER	04713	MCI0116P	RIG	R-20-5788	RES, CHIP, 340 DHM, 1/84, 5%, 200V 65940	65940	MCR18-390-SPCT	
IC 1 1 GH+ PRFSCALER PLFSSFY	52648	SP4730	R18	R-20-5771	RES, CHIP, 10 0HM, 1/84, 5%, 200V	65940	MCR18-10-5PCT	
	01206	741 500	819	R-20-5776	RES, CHIP, 33 OHM, 1/8W, 5%, 200V	65940	MCR18-33-5?CT	
GATES	66210	746.000	R20	8-20-5787	RES. CHIP, 330 0HM, 1/8W, 5X, 200V 65940	65940	HCR18+330+5PC3	
COIL ASSY	21/93	R-17-3240	R21	R-20-5784	RES, CHIP, 180 0HM, 1/8W, 5X, 200V 65940	65940	MCR18-180-5PC1	
			R22	R-20-5784	RES, CHIP. 180 0HM, 1/84, 52, 2004 65940	65940	HCR18-150-5PCT	2
			R23	R-20-5788	RES, CHIP, 390 OHM, 1/84, 5%, 2004 65940	65940	MCR18+390-5PCT	ş (
		:,	R24	R-20-5771	RES, CHIP, 10 OHM, 1/84, 54, 2004 65940	65940	HCR18-10-5PCT	s 1

R-22-1058

53

210012 210017

ස 8

210089

230547 230787 R-22-4694

230193

R-17-3240

Ξ

R-22-1814 R-22-1814 R-22-1029

010 110 012 1<u>0</u> 1C2 13 1C4

لاعتمانا

5

12

SP

22

а,

87

83j

50

33

-7

a

100133 210089 8-22-1058

പ്പ

210089

6 ន ප

210089

R-21-1789

C52 653

8-21-1789

C51

404389, CHANNEL *C* ASSY., 1.3 GHZ (CONT*D)

RACAL-DANA P/N

REF. DESIG.

8-21-1781

R-21-1781

C49 C50

8.

.....

(CONT 'D)
2143
1.3
ASSY.,
Ļ
CHANNEL
404389,

Figure 7-8

* 000 101				
REF. DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	жб. Р/ж
R25	8-20-5776	RES, CHIP, 33 OHM, 1/84, 5%, 200V	65940	MCR18-33-5PCT
826	R-20-5787	KES, CHIP, 330 OHM, 1/84, 5%, 200V	65940	MCR18+330-5PCT
827	R-20-7049	POT, 20K	73138	72XLR20K
R 28	R-20-5783	RES, CHIP, 390 OHM, 1/84, 5X, 200V	06540	MCR18-390-5PCT
R29	R-20-5813	RES, CHIP, 100K, 1/8W, 5X, 200V	06540	MCR18-100K-5PCT
R30	R-20-5771	RES, CHIP, 10 OHM, 1/84, 5X, 200V	06540	MCR18-10-5PCT
R31	R-20-5774	RES, CHIP, 22 OHM, 1/84, 5%, 200V	06540	MCR18-22-5PCT
R32	R-20-5785	RES, CHIP, 220 OHM, 1/84, 5X, 200V	06540	HCR18-220-5PCT
833	R-20-5794	RES, CHIP, 1.5K, 1/8W, 5%, 200V	06540	MCR18-1.5K-5PCT
R34	R-20-5794	RES, CHIP, 1.5K, 1/8W, 5%, 200V	06540	MCR18-1.5K-5PCT
R35	R-20-5810	RES, CHIP, 56K, 1/8W, 5%, 200V	06540	MCR18-56K-5PCT
R36	R-20-5771	RES, CHIP, 10 OHM, 1/8W, 5%, 200V	06540	MCR18-10-5PCT
837	R-20-5779	RES. CHIP. 56 OHM. 1/BW, 5%. 200V	06540	MCR18-56-5PCT
R38	R-20-5810	RES, CHIP, 56K, 1/84, 5%, 200V	06540	MCR18-56K-5PCT
R39	R-20-5770	RES, CHIP, IM, 1/8W, 5%, 200V	06540	MCR18-1M-5PCT
R41	R-20-5799	RES, CHIP, 4.7K, 1/8H, 5%, 200V	06540	MCR18-4.7K-5PCT
R42	R-20-5799	RES, CHIP, 4.7K, 1/84, 5X, 200V	06540	MCR18-4.7K-5PCT
R44	R-20-5792	RES, CHIP, 1K, 1/84, 5X, 200V	06540	MCR18-1K-5PCT
R45	R-20-5783	RES, CHIP, 150 0HM, 1/8W, 5%, 200V	06540	MCR18-150-5PCT
R46	R-20-5775	RES, CHIP, 27 OHN, 1/84, 5X, 200V	06540	MCR18-27-5PCT
R47	R-20-5775	RES, CHIP, 27 OHM, 1/84, 5%, 200V	06540	MCR18-27-5PCT
R48	R-20-5775	RES, CHIP, 27 OHM, 1/84, 5%, 200V	06540	MCR18-27~5PCT
R49	8-20-5775	RES, CHIP, 27 OHM, 1/8W, 5%, 200V	06540	MCR18-27-5PCI
R50	8-20-5765	RES, CHIP, 470 0HM, 1/84, 54, 200V 06540	06540	MCR18-470-5PCT

	_
	a
	-
	1
	L NO
• -	-
	~
	-
	-
	CH7
	- 22
	-

	ASSA
	~
	4
	ē.
	- 7
	-
	100
	- 5
	100
	٠.

177 ļ

. 77

5

N.

2

389,	CHANNEL -U- AND	404389, CHANNEL "C" ASSY. 1.3 GHZ (CUMI'U)		
REF. DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	MFG. F/N
R52	R-20-5801	RES, CHIP', 6.8k, 1/8W, 5%, 200V	06540	MCR18-6.8K-5PCT
R53	R-20-5797	RES, CHIP, 3.3K, 1/84, 5%, 200V	06540	MCRI8-3.3K+5PCF
R54	R-20-5792	RES, CHIP, 1K, 1/8W, 5X, 200V	06540	MCR18-1K ~5PCT
R55	R-20-5792	RES, CHIP, 1K, 1/8W, 5%, 200V	65940	MCR18-1K-5PCT
RS6	R-20-5790	RES, CHIP, 680 OHM, 1/8W, 5X, 200V	65940	MCR18-680-5*C1
R57	R-20-5766	RES, CHIP, 2.7K, 1/BW, 5X	65940	MCR18-2.7K-5PC1
858	R-20-5797	RES, CHIP, 3.3K, 1/84, 5%, 200V	65940	MCR18-3.3K-5PCT
R59	R-20-5792	RES. CHIP. 1K. 1/8W. 5%. 200V	65940	MCR18-1K-5PCT
R60	R-20-5792	RES, CHIP, IK, 1/84, 5%, 2004	65940	MCR18-1K-SPCT
R61	R-20-5792	RES, CHIP, IK, 1/84, 5x, 200V	65940	MCR18-1K-5PCT
R62	R-20-5792	RES. CHIP. 1K, 1/84, 5X, 200V	65940	HCR18-1K-5PCT
R66	R-20-5783	RES, CHIP, 150 OHM, 1/8W, 5%	65940	MCR18-150-5PCT
R68	R-20-5770	RES. CHIP. IM. 1/84. 5%	65940	HERIB-IM-SPET
R69	R-20-5770	RES, CHIP, IM, 1/8W, 5X	65940	MCR18-1M-5PCT
870	R-20-5771	RES, CHIP, 10 OHM, 1/84, 5%, 200V	65940	MCR18-10-5PCT
R71	R-20-5771	RES, CHIP, 10 OHM, 1/8W, 5X, 200V	65940	MCR18-10-5PCT
SK7	R-23-5173	CONNECTOR, 30 WAY	21793	R-23-5173
3	601257	CABLE ASSEMBLY	19505	80-1151-1425
4	601256	CONNECTOR .	19505	2009-7511-000
9	R-13-2103	SCREEN (2 REQ'D)	21793	R-13-2103
7	R-13-2104	COVER (2 REQ'D)	21793	R-13-2104
8	R-14-4000	SPACER (2 REQ'D)	21793	R-14-4000
10	8-18-1142	P.C. BOARD (UNLOADED)	21793	R-13-1142
156	617042	NUT, HEX, M3 (2 REQ'D)	10.185	D1N934-%
158	R-24-2801	WASHER, CRINKLE, M3 (2 REQ'D)	21793	R-24-2801
166	500022	WIRE, BARE COPPER/TIN, 22GA	21793	500022

8--8

· -

REF DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	₩6. ₽/א
c20	100062	CAP, CERAM, .01 MED, 100V, 10%	72982	6121-120-****** 1038
C21	100062	CAP, CERAM, .01 MFD, 100V, 10X	12982	61.21 - 1:000
022	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	а121-100-Арали 103ы
623	100062	CAP, CERAM, .01 MED, 100V, 10X	72982	3171-100-45-00-
C24	100062	CAP, CERAM, .01 MFD, 100V, 10X	, /arc/	atti dan weet
C25	100062	CAP, CERAM, .01 MF0, 100V, 10%	72982	18121-100-16540
C26	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-x540- 103K
C27	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121+100-¥5+0+ 1038
C28	100062	CAP, CERAM, .01 MFD, 100V, 10%	12962	3121 - 1024 - 15 mil
C29	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-10/0-454-0-
8	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-4570- 1036
C31	100062	CAP, CERAM, .01 MF.D, 1004, 10%	28627	3121-1005-0- 1038
C32	100062	CAP, CERAM, .01 MFD, 100V, 10%	12982	5121-100-6574+
C33	100062	CAP, CERAM, .01 MED. 100V, 10%	. 72962	3121-10052- 103K
C34	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-104-4540-

K -	с №6. Р/М	80031 41GS155A025K1A	05397 1354G106M035AS	72982 8121-10045R0- 103K	05397 T354G106M035AS	05397 1354G106M0J5AS	05397 I 355F685M035A5	72982 8121-10045R0- 103K	72982 8121-100%580- 103K	72982 8121-100W5R0- 103K	72982 8121-10045R0- 103K	05397 T354G106M035A5	72982 8121-10045R0- 013K	05397 T355F685M035A5	72982 8121-100-W5KO- 103K	72982 8121-100-W5R0- 103K	72982 8121-100-4580- 103K	72982 8121-100-45R0- 103K	72982 8121-100-W5H0- 103K
Figure 7-12	FSC	80	05	12	05	\$0	50	12	22			30		•					
ROARD	DESCRIPTION	CAP, TANTA, 1.5 MFD, 25V, 10%	CAP., TANTA, 10 MED. 35V, 20X	CAP, CERAM, .01 MFD, 100V, 10%	CAP. TANTA, 10 MEO, 35V, 20X	CAP, TANTA, 10 MF0, 35V, 20X	CAP, TANIA, 6.8 MED, 354, 20%	CAP, CERAM, .01 MFD, 100V, 10%	CAP, CERAM, .01 MFD, 100V, 10%	CAP, CERAM, .01 MFD, 100V, 10%	CAP, CERAM, .01 HED, 100V, 10%	CAP, TANTA, 10 MFD, 35V, 20%	CAP, CERAM, .01 MFD, 100V, 10X	CAP, TANTA, 6.8 MFD, 35V, 20%	CAP, CERAM, .01 NFD, 100V, 10X	CAP, CERAM, .01 MFD, 100V, 10X	CAP, CERAM, .01 MFD, 100V, 10X	CAP, CERAM, .01 MED, 100V, 10%	CAP', CERAM, .01 MED, 100V, 10%
401725 - PCB ASSY., MOTHERBOARD	RACAL-DAMA D	110215 0	110151 0	100062 0	110151 0	110151 0	110126	100062	100062	100062	100062	110151	100062	110126	100062	100062	100062	100062	100062
401725 - 1	REF DESIG,	C2	5	C4	C5	C6	<i>c</i> 7	C8	ల	C10	c11	C12	c13	C14	C15	C16	c17	C18	C19

<u>____</u>

-9

-15

> või 🎙

8

72932

CAP, CERAM, .01 MF 0, 100V, 10%

100062

· · ·

44 T

REF DESIG.	RACAL -DANA P/N	DESCRIPTION	FSC	₩6. P/N
C54	100062	CAP, CERAM, .01 MFD, 100V, 10X	12982	8121-1990-¥Sech- 103k
C55	100062	CAP, CERAM, .01 MFD, 1004, 10%	12982	8121-100-#580- 1034
C56	110151	CAP, TANIA, 10 HED, 35V. 20%	05397	13546106M03544
C57	110151	CAP, TANTA, 10 ME 0, 35V, 20%	05397	T35461()6M)35~-
C58	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-10058-3- 1038
C59	100062	CAP, CERAM, .01 MFD, 1004, 10%	72982	8121-100-¥580- 103k
C60	100062	CAP, CERAM, .01 MFD, 100V, 10X	12982	8121-100-*5×0-
C61	290001	CAP, CERAM, .01 MFD, 100V, 10%	72962	8121-1005°
C62	110151	CAP, TANTA, 10 MFD, 35V, 20%	05397	13546106M0544
C63	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121 -100¥5⊼0~ 103K
C64	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100×550- 103X
C65	110126	CAP, TANTA, 6.8 MED, 35V. 20%	79120	T355F685M035//p
C66	100133	CAP, CERAM, .1 MED, LOW PROFILE, 20%	72982	8131LP-100M
C67	100133	CAP, CERAM, .1 MED, LOW PROFILE, 20%	72982	813102-100- 651-1048
C68	110126	CAP. TANTA. 6.8 MFD. 35V. 20X	05397	T3557-685M355m3
690	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-1004580. 1036
C70	100062	CAP, CERAM, .01 MED, 100V, 10X	72962	8121-100-540- 103K
cu	100062	CAP, CERAM, .01 MED, 100V, 10%	72932	8121-100¥5ž0- 103k

Y	MFG. P/N	8121-100~W5R0- 103K	8121-100-4580- 103K	8121-100-4580- 103K	8121-100-45R0- 103K	T3546106M035AS	T3546106M035AS	8121-100-м5к0- 103К	8121-100-W5R0- 103K	8121-100-¥580- 103K	T354G106H035AS	8121-100-W5R0- 103K	8121-100-W5K0- 103K	8121-100-W5R0- 103K	8121-100-W5R0- 103K	8121-100-W5R0- 103K	8121-100-м5R0- 103K	8121-100-W5R0- 103K	T354G106M035A5
	FSC	72982	12982	72982	72982	05397	05397	72982	72982	72982	05397	72982	72982	12982	72982	12982	72982	12982	05397
- PCB ASSY., MOTHERBOARD (COMT'D) Figure 7-12	DESCRIPTION	CAP, CERAM, .01 MED, 100V, 10X	CAP, CERAM, .01 HED, 100V, 10X	CAP, CERAM, .01 MFD, 100V, 10X	CAP, CERAM, .01 MED, 100V, 10X	CAP, TANTA, 10 MFD, 35V, 20%	CAP, TANTA, 10 HFD, 35V, 20X	CAP, CERAM, .01 MFD, 100V, 10X	CAP, CERAM, .01 MFD, 100V, 10X	CAP, CERAM, .01 MFD, 100V, 10%	CAP, TANTA, 10 MFD. 35V. 20%	CAP, CERAM, .01 MFD, 100V, 10%	CAP, CERAM, .01 MF0, 100V, 10%	CAP, CERAM, .01 MFD, 100V, 10X	CAP. CERAM01 MED. 100V. 10%	CAP. TANTA, 10 MED, 35V, 20X			
ce assy., moth	RACAL-DANA P/N	100062	100062	100062	100062	110151	110151	100062	100062	100062	110151	100062	100062	100062	100062	100062	100062	100062	110151
401725 - F	REF DESIG.	C36	C37	C38	660	C40	C41	C42	C43	C44	C45	C46	C47	C48	C49	c50	C51	C52	C53

and the second s } ٣Ĵ]

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

¥

Figure 7-12

401725 - PCB ASSY., HOTHERBUARD (CONT'D)

.

Figure 7-12 K

••

REF DESIG.	RACAL -DANA P/N	DESCRIPTION	FSC	ны. Р/М
C89	110218	CAP, TANTA, 47 MFD, 20V, 20%	56289	1990476 (0020 EE2
60	110218	CAP, TANTA, 47 MED, 20V, 20X	56289	1990476 (0020 EE2
C91	100062	CAP, CERAM, .01 MED, 100V, 10%	72932	8121-100-*580. 103K
C92	110217	CAP, AE, 1000 MFD, 35V, RADIAL	80031	3475x61022035 885
63	110217	CAP, AE, 1000 MFD, 35V, RADIAL	80031	3475KGL02M035 M85
C94	110214	CAP, AE, 10000 MFD, 16V	00853	360-103-P-16- J04
C95	110214	CAP, AE, 10000 MFD, 16V	00853	380-101-2-15- J04
C96	100062	CAP, CERAM, .01 MFD, 100V, 10X	12992	81.1 -1 -0
C97	100062	CAP, CERAM, .01 MFD, 100V, 10%	12982	3121-1005-00- 103K
C38	100062	CAP. CERAM, OI MFU, 100V, 10%	12982	103x 103x
C99	110151	CAP, TANTA, 10 MFD, 35V, 20%	05397	(354GL06M)35-2
C100	100062	CAP, CERAM, .01 MF0, 100V, 10%	72982	8121-100-4580- 103k
C101	100062	CAP, CERAM, .OI MED, 100V, 10X	72982	8121-100-x5R0 103K
C102	100062	CAP, CERAM, OI MED, 100V, 10X	12982	8121-1034 1034
C103	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-+580 103A
C104	110151	CAP, TANTA, 10 MFD, 35V, 20%	05397	13546106M035Ab
C105	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	3121-100-4580-

REF DES1G.	RACAL -DANA P/N	DE SCRIPTION	FSC	MEG. P/X
C72	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-10045R0- 103K
C73	100062	CAP. CERAH01 MFD. 100V. 10%	12982	8121-100%5R0- 103K
C74	100062	CAP., CERAM01 HFD, 100V, 10%	72982	8121-100W5R0- 103K
C75	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100W5RU- 103K
C76 .	100062	CAP, CERAN, .01 MFD, 100V, 10%	72982	8121-100W5R0- 103K
C77	100133	CAP, CERAM, .1 MED, LOW PROFILE, 20%	72982	8131LP-100- 651-104M
C78	100133	CAP, CERAM, .1 NFD, LOW PROFILE, 20%	72982	8131LP-100- 651-104M
C79	110126	CAP, TANIA, 6.8 MED, 354, 20%	05397	L355F685M035A5
C80	100133	CAP, CERAM, .1 HED, LUK PROFILE, 20%	72902	8131LP-100- 651-104M
C81	100062	CAP, CERAM, .01 MFD, 100V, 10X	12982	8121-100-W5R0- 103K
C82	110126	CAP, TANTA, 6.8 MFD, 35V, 20%	05397	T355F685M035AS
(83	100133	CAP, CERAM, .1 MED, LOW PROFILE, 20%	72982	8131LP-100- 651-104M
C84	100062	CAP, CERAM, .01 HED. 1004, 10%	72982	8121-100-45R0- 103K
C85	100062	CAP, CERAH, .01 MFD, 1004, 10X	12982	8121-100-4510- 103K
C86	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5RU- 103K
C87	110126	CAP, TANTA, 6.8 MFD, 35V, 20%	05397	T355F685M035M5
C88	110126	CAP, TANTA, 6,8 MFD, 35V, 20%	05397	L 355F685M035AS

.

-11

))) 8

÷

•••

·····

a sharan garan a

100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100

-

and a straight of the second

ANAN MANA			₩.e.
P/N		FSC	N/d
100062	CAP, CLRAH, .01 M B, 100V, 10X	216.77	10.00 10.00
100062	CAP, CERAM, .01 MED, 100V, 10%	72982	8121-100-45×0- 103×
100062	CAP, CERAM, .01 MFD, 100V, 10X	12982	A1.71+1001-15060 1036
100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121+100-45%0- 103k
110151	CAP. TANTA, 10 MFD, 35V, 20X	05397	135461015003555
100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-100-#5°0- 103k
100062	CAP, CCRAM, .01 MFD, 100V, 10X	7.vu??	ater the week
100062	CAP, CERAM, .01 MED, 100V, 10%	72982	3121-100-75%. 103K
100062	CAP. CERAM01 MED. 10.V. 102	72982	8121-100-45 ⁸⁶¹¹ 103K
100062	CAP, CERAM, .01 MED, 100V, 10%	72982	8121-100-#5RU- 103K
100062	CAP, CERAM, .01 MED. 100V, 10X	72982	8121-100-#540- 103K
100062	CAP, CERAM, .01 MED, 100V, 10X	72982	8121-100-*5×0- 103K
100062	CAP, CERAM, .01 MED, 100V, 10%	12982	<u>3121-1(</u> я)-ж5Кол 103к
100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-4580- 103k
100062	CAP, CERAM, .01 MED, 100V, 10%	12982	8121-100-¥580- 103K
100062	CAP, CERAM, .01 MED, 100V, 10X	28627	8121-100-4500 103X

401725 - 1	PCB ASSY., NOTH	- PCB ASSY., NOTHERBOARD (CONT'D) Figuri	Figure 7-12 K	-
REF DES1G.	RACAL -DAVA	DESCRIPTION	FSC	HG. P/N
C106	100062		·····	81.21 +100 -₩5100 - 103K
C107	110151	CAP, TANTA, 10 MED, 35V, 20X	05397	13546106M035A5
C108	100062	CAP, CERAH, .01 MFD, 100V, 10%	12902	8121-100-¥5R0- 103K
C109	100062	CAP, CERAM, .OI MFD, 100V, 10%	72982	8121-100-W5R0- 103K
C110	110151	CAP, TANTA, 10 MED. 35V, 20%	05397	T354GL06M035AS
CILI	110151	CAP, TANTA, 10 MFD, 35V. 20%	05397	T354G106M035AS
C112	100062	CAP. CERAM01 MFD. 100V. 10%	72982	8121-100-W5R0- 103K
C113	100062	CAP, CERAM, .01 MED, 100V, 10X	72982	8121-100-4580- 103K
C114	100062	CAP, CERAM, .01 MED, 100V, 10%	72982	8121-100-W5R0- 103K
C115	100062	CAP, CERAM, .01 MEO, 100V, 10%	72982	8121-100-W5R0- 103K
C116	100062	CAP, CERAM, .01 MED, 100V, 10%	72982	8121-100-W5R0- 103K
C117	110151	CAP, TANTA, 10 MFD, 35V, 20%	05397	T3546106M035AS
C118	100062	CAP, CERAM, .01 HED, 100V, 10%	12982	8121-100-W5R0- 103K
C119	110219	CAP, AE, 3300 MFD, 16V, 20X	80031	3476K0, 332M016
c120	100062	CAP, CERAH, .01 MED, 100V, 10%	72982	8121-100-4580- 103K
C121	100062	CAP, CERAM, .01 MEB, 100V, 10%	72982	8121-100-W5R0- 103K
C122	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121+100-W5R0- 103K
C123	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K
				or another many a sub-

÷

8-12

.

\mathbb{R}^{1}		

401725 - PCB ASSY., MDTHERBOARD (CONT'D)

 \mathbf{x}

Figure 7-12

401/25 - PCB ASSY., MUTHERBOARD (CONT'D)

×

ligure 7-12

8121-100-W5RU-103K 8121-100-инси-103К 8121-100-₩5KU-103K 8121-100-W5RU-103K 8121-100-W5R0-103K 8121-100-4580-103K 8121-100-W5KU-103K 8121-100-W5KU-103K 8121-100-W5R0-103K 8121-100-н5к0-103К 8121-100-₩5KU-103K SC0M10-221J SC0M10-221J 10-15-110 GKU25000 00222 ₩6. Р/Ж 72982 56289 72982 72136 72136 72982 72982 72982 72982 71590 72982 72982 /2982 72982 72982 56289 72982 FSC 250V 101 CAP, CERAM, 100 PFD, 1000V, 10% CAP, TRINNER, CERAM, 5-25 PFD. CAP, CERAM, .0022 MFD, 1000V, CAP, MICA, 220 PFD, 500V, 5% CAP, MICA, 220 PFD, 500V, 5% CAP, CERAM, .01 MFD, 100V, 10% CAP, CERAM, .01 MF0, 100V, 10X CAP, CERAM, .01 MFD, 100V, 10X CAP, CERAN, .01 MFD, 100V, 10% CAP, CERAM, .01 ME0, 100V, 10% CAP, CERAM, .01 MFD, 100V, 10X CAP, CERAM, .01 MF0, 100V, 10% CAP, CERAM, .01 MFD, 100V, 10% CAP , CERAM, .01 MFD, 100V , 10X CAP, CERAM, .01 MFD, 100V, 10% CAP, CERAM, .01 MFD, 100V, 10X CAP, CERAM, .01 MFD, 100V, 10X DESCRIPTION RACAL-DANA P/N 100062 100062 100106 100062 130094 100062 100062 100062 100062 100062 100062 100062 100062 130094 100062 130171 100065 C154 C152 C153 C156 C151 C155 C148 C149 C150 REF DESIG. C143 C146 C147 C142 C144 C145 C140 CJ41

1038-1001-1216 1211-100-1280 8121-100-¥5RU-103K 8121-100-w5R0-103K 8121-100-¥240-103K 8121-100-¥540-103K 8121-100-#580-103k 8121-100-¥550-1038 C02381026501M a121-100-x580-103X 81,71 - 1082 - 1060 1036 T354G106M035~5 8121-100-¥540 103K 8121-100-7580-103X 0023410245018 0234102515078 135461069035--1354 010659135-C320C820-11-05-₩€6. ₽/K 05397 56289 72932 56289 56289 05397 12,982 72982 72982 72982 72982 72982 72982 195397 72982 72982 05397 72982 FSC 20% CAP, CERAM, 500 PFD, 1000V, 20% CAP, CERAM, 500 PFD, 100.4, 20% CAP, CERAM, .01 MFD, 100V, 10% CAP, CERAM, .01 MFD, 100V, 10% CAP, CERAM, .01 MF0, 100V, 10X CAP, CERAH, .01 MFD, 100V, 10X CAP, CERAM, .01 MFD, 100V, 10% CAP, CERAM, .01 MFD, 100V, 10% CAP, CERAM, .01 MFD, 100V, 10% CAP, CERAH, .01 MED, 100V, 10X CAP, CERAM, .01 MED, 100V, 10% CAP, CERAM, .01 MFD, 100V, 10% CAP, CERAM, .01 MFD, 100V, 10% CAP, CERAM, .001 MFD, 1000V, CAP, TANIA, 10 MED, 35V, 20% CAP, CERAM, 82 PFD, 100V, 5% 20% 201 CAP, TANTA, 10 MFU, 35V, CAP, TANTA, 10 MFD, 35V. DESCRIPTION RACAL -DANA P/N 100116 100062 100062 100062 100062 100142 110151 100062 100062 100062 100062 100062 100116 100071 110151 100062 100062 110151 $\left| \lambda \right| = \left| \lambda \right|$ REF DESIG. C165 C168 C170 C172 C173 C174 C162 C163 C164 C166 C167 C169 C171 C158 C160 C161 C159 C157

.,

¢
٠
t
,
÷

401725 - PCB ASSY., HOTHERBOARD (CONT'D)

Figure 7-12 / K

REF DESIG.	RACALDANA P/N	DESCRIPTION	FSC	M-G. P/N
c175	100062	CAP, CERAM, OL MFD, 100V, 10%	72982	8121-100-W5R0- 103K
C176	100124	CAP, CERAM, 330 PFD, 1KV, 20X	56289	CU238102E331M
C177	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	а121-100-м5ж0- 103к
C178	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-₩5KU- 103K
c179	100062	CAP, CERAN, .01 MFD, 100V, 10%	72982	8121-100-₩58U- 103K
C180	100062	CAP, CERAM, .01 MFD, 100V, 10X	12982	8121-100-45K0- 103K
C181	100062	CAP, CERAM, .01 NFD, 100V, 10%	7:2982	8121-100-W5K0- 103K
CK1	230551	IC, VOLTAGE REFERENCE	24355	ли5а9 Јн
CR2	211043	DIODE, SILICO	66710	1N91615
CR3	220095	DIODE, ZENER, DUAL, 18V	SEE NOTE 1 TABLE 7.1	PMS03CC1005P
CR4	220100	DIODE ARRAY, 11 ZENERS, SIP, 6.2V	SEE NOIE 1 TABLE 7.1	UM512CC10USP
CR5	210004	01006, 51.100	81349	1N4004
CR6	210004	D100E, S1L1CO	81349	114004
CR7	211083	D100E, S1L1CO	81349	1N9168
CR3	230594	IC. FULL WAVE RECT. URIDGE	27177	VH148
CR9	210004	0100€, 514.100	41349	1N4004
CRIO	210004	01006, 311,100	81349	1N4004
CR11	210004	01006, 514.600	81349	1N4004
CR12	211083	01006, 511, 100	81349	1N9160
CR13	211083	0100€, 51L1C0	81349	110168

401725 - PCB ASSY., MOTHERBOARD (CONTID)

٠

Figure 7-12

×

REF DESTG.	RACAL -DANA P/N	DESCRIPTION	FSC	М ⁻ 6. Р/ж
CR14	211083	0100E , S1C 1CO	81349	149166
CR15	211083	01006, 511,100	81349	N9165
CR16	211083	0100£, 51110	81349	Ny lós
CR17	211083	01006, 511,100	81349	1:491éu
CR18	211083	01006, 511.100	81349	149160
CR19	211083	01006, 511,100	81349	LAULÓS
CR20	210004	01006, 511,100	61349	143003
CR21	210102	DIODE, VARACTOR, SILICO	04713	MV 1632
CR 22	220099	DIODE, ZENER, 4.7V	04713	1459928
CR23	211083	01006, 511.100	81349	Ingloc
CR24	220012	DIODE, SILICO, ZENER	81349	114538
CR25	220012	DIODE, SILICO, ZENER	61349	I NUS CH
CR26	220101	010DE, ZENER, 3.3V. 5x	04/13	1 Mb distants
F1	620930	FUSE, NORMAL BLG, 6A, 250V	75915	312006
F2	\$20930	FUSE, NORMAL BLO, 6A, 250V	75915	312006
Ir	601192	CONNECTOR, PCB, 34P	52072	CA-034-236-33
72	600798	CONNECTOR, PLUG, 3P	27264	09-15-5031
5	601221	CONNECTOR, EDGE, RECEPT., 20P	71735	50-205N-4
6ſ	601214	CONNECTOR, EDGE, RECEPT., 72P	57836	RCR30-6142-15
010	601221	CONNECTOR, EDGE, RECEPT., 20P	71/55	50-2054-4
IIr	601217	CONNECTOR, PWR, PLUG, 15P	00779	9-350267-1
312	601217	CONNECTOR, PWR, PLUG, 15P	00779	9-350267-1
£1ſ	601218	CONNECTOR, PWR, PLUG, 6P	00779	9-350258.1

}.	
yan uuruu uuru garaataa uuruu	
Construction of the second	
A loss of the second	

]]

J

·15

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

Figure 7-12

×

-

-

REF DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	MFG. P/N
J14	601208-012	CONNECTOR, PCB, PLUG, 5P	21793	601208-012
J15	601208-013	CONNECTOR, PCB, PLUG, 30P	21793	601208-013
J16	600947	SOCKET, IC, 20P	52072	CA-205-150-6C
117	920734	SOCKET, IC, 14P	00779	583527-1
318	601208-010	CONNECTOR, PCB, PLUG, 2P	21793	601208-010
- 119	601208-010	CONNECTOR, PCB, PLUG, 2P	21793	601208-010
J20	601208-011	CONNECTOR, PCB, PLUG, 4P	21793	601208-011
J21	600947	SOCKET, IC, 20P	52072	CA-205+150-6C
J203	601231	CONNECTOR, BNC, PC MOUNT	00779	227161-2
J204	601231	CONNECTOR, BNC, PC MOUNT	00779	227161-2
J205	601253	CONNECTOR, GP18, 24P	00779	553811-3
J206	601231	CONNECTOR, BNC, PC MOUNT	00779	227161-2
J207	162109	CONNECTOR, BNC. PC MOUNT	67700	227161-2
J208	601231	CONNECTOR, BNC, PC MOUNT	00779	227161-2
J209	601231	CONNECTOR, BNC, PC MOUNT	67700	227161-2
L1	310051	СНОКЕ, КF, 1.00 VH, 10%	76493	9230-20
1.2	310051	CHOKE, RF, 1.00 VH, 10%	76493	9230-20
13	310051	CHOKE, RF. 1.00 VH, 10%	76493	9230-20
01	200295	TRANS, N-CHAN, MOS FET	17856	VNIOKM
42	200299	TRANS, PNP	04713	2N3906
03	200298	TRANS, NPN	04713	2N3904

401725 - PCB ASSY., MOTHERBOARD (CONT'D) Figure 7-12

* ***

·...

×

	A ALA ALA ALA ALA ALA ALA ALA ALA ALA A		and an and an and an and an	
REF DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	H.G. P/8
64 1	200068	TRANS, PNP	80131	244250
Q5	200068	TRANS, PNP	80131	244250
&	200298	TRANS, NPN	04713	+
47	200252	TRANS, J-FET	27014	4174
60	200296	TRANS, P-CHAN, J-FET	17856	1177
60	200298	TRANS, NPN	04713	ZN3904
Q10	200278	TRANS, PWR, SCR	04713	246504
Q1 I	200278	TRANS, PWR, SCR	04713	2N6504
Q12	200258	TRANS	07263	े देस4248
Q13	200258	TRANS	07263	214248
Q14	200298	TRANS, NPN	04713	283304
Q15	200298	TRANS, NPN	04713	2N3904
q16	200068	TRANS, PNP	80131	214250
RI	000104	RES, CARBON, 100K, 5%, 1/4W	81349	RC076r104U
R2	000103	RES, CARBON, 10X, 5%, 1/4W	81349	\$607641033
R3	000112	RES, CARBON, 1.1K, 5%, 1/4W	81349	RC07GF112.2
R4	000104	RES, CARBON, 100K, 5%, 1/44	81349	, RC07-0-104-0
RS	000105	RES. CARBON, 1M, 5%, 1/4W	61349	RCU7GE1050
R6	000474	RES, CARBON, 470K, 5%, 1/4W	81349	RC076r474J
R7	000225	RES, CARBON, 2.2M, 5%, 1/4W	81349	RC07 Gr 225.2
R3	012004	RES. METAL, 4.12K, 1%, 1/84	81349	8455521217
89	000472	RES, CARBON, 4.7K, 5%, 1/4W	81349	R0026117.00
RIO	101000	RES. CARBON, 100 0114, 52, 1/4W	81344	8.007.07101.5
R11	010392	RES, METAL, 20K, .1%, 1/84	81349	สามาระหรุ

14 - 14 AM

8-16

D (CONT'D)	
MOTHERBOARD (CONT'D)	
PCB ASSY	
1	
401725	

.

REF DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	MFG. P/N
R12	000512	RES, CARBON, 5.1K, 5X, 1/4W	81349	RC07GF 512J
R13	000101	RES, CARBON, 100 DIM, 5X, 1/44	81349	R(0/G 1013
R14	010392	RES, HETAL, 20K, .1%, 1/8W	81349	RN55C2002U
R15	000512	RES. CARBON, 5.1K, 5%, 1/4W	81349	RC07GF512J
R16	010086	RES. METAL. 9.53K, 1/X, 1/4H	81349	RN6009531F
817	010385	RES, METAL, 19.1K, 1X, 1/4W	81349	RN6001912F
818	000221	RES, CARBON, 220 OHM, 5X, 1/4W	81349	RC076F221J
R19	010086	RES, METAL, 9.53K, 1%, 1/4W	81349	RN6009531F
R20	010385	RES, METAL, 19.1K, 1X, 1/4W	81349	RN6001912F
R21	000222	RES. CARBON. 2.2K, 5%, 1/4W	81349	RC07GF222J
R22	000622	RES, CARBON, 6.2K, 5%, 1/4W	81349	RC07GF622J
R23	000331	RES, CARBON, 330 OHM, 5%, 1/4W	81349	RC07GF 331J
R24	000472	RES, CARBON, 4.7K, 5%, 1/4W	81349	RC07GF472J
R25	000101	RES. CARBON, 100 OHM, 5%, 1/4W	81349	RC07GF 101J
R26	000470	RES, CARBON, 47 OHH, 5%, 1/4W	81349	RC07GF470J
R27	000331	RES, CARBON, 330 OHM, 5%, 1/4W	81349	RC07GF 331J
R28	000102	RES, CARBON, 1K, 5X, 1/4W	81349	RC07GF102J
R29	000103	RES, CARBON, 10K, 5%, 1/4W	81349	RC076F103J
R30	000432	RES, CARBON, 4.3K, 5%, 1/4W	81349	RC07GF432J
R31	000103	RES, CARBON, 10K, 5%, 1/4W	81349	RC07GF 103J
R32	000472	RES, CARBON, 4.7K, 5%, 1/4W	81349	RC07GF472J
R33	000472	RES, CARBON, 4.7K, 5%, 1/4W	81349	RC07GF472J
R34	000472	RES, CARBON, 4.7K, 5%, 1/4W	81349	RC07GF472J
R35	000104	RES, CARBON, 100K, 5%, 1/4W	81349	RC07GF104J

6.75

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

~

z

Figure 7-12

۰. צ Figure 7-12

REF DES16.	RACAL -DANA P/N	JESCRIPTION	FSC	HEG. P/N
R36	000472	RES, CARBON, 4.7K, 5%, 1/4W	81349	RC070F472J
R37	000102	RES. CARDON, 1K. 5X, 1/4W	41 M -	80.0764 [11.75
R38	000333	RES, CARBON, 33K, 5K, 1/4W	81349	ACOUNT JUNC
R39	000470	RES. CARBON. 47 OHM, 5%. 1/4W	61349	800/01470.
R40	000101	RES, CARBON, 100 OHM, 5%, 1/4W	81349	RC07GF101U
R4 I	010123	RES, METAL, 23.7K, 1%, 1/84	81349	RN55023179
R42	010125	RES, METAL, 16.2K, 1%, 1/44	61349	RR60015.21
R43	000470	RES, CARBON, 47 0HH, 5%, 1/4W	91349	kura tau
R44	001881	RES, CARBON, 10 0HM, 5%, 14	81349	RC326F1001
R45	001881	RES, CARBON, 10 UIM, 5%, 14	61343	80261161
R46	000681	RES, CARBON, 680 UNM, 5%, 1/4W	81349	R0170F601.
R47	000432	RES, CARBON, 4.3K, 5%, 1/4W	81349	80076437.0
R48	010631	RES, METAL, 10.2K, 1%, 1/84	81349	RN55C10227
R49	000681	RES. CARBON, 680 0HM, 5%, 1/44	81349	
RSO	000432	RES, CARBON, 4.3K, 5%, 1/4W	64618	R007 F13.
R51	010631	RES. METAL, 10.2K, 1%, 1/8H	611349	Sheet Dur
R54	000681	RES, CARBON, 680 OHM, 5%, 1/4W	81349	RC0702-631-1
R55	000681	RES, CARBON, 680 CHM, 51, 1/4W	81349	RÚU/ 24 66 1 J
RS6	000510	RES, CARBUN, 51 DHM, 5%, 1/44	81349	[RC075551_u
R57	101000	RES, CARBON, 100 UHM, 5%, 1/4W	81349	<pre>k00.6f1010</pre>
858	000472	RES, CARBON, 4.7K, 5%, 1/44	81349	RC0765172U
R59	000221	RES CARBON 220 OHM 5% 1/4W	81349	1 800265255

~*	
1	

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

Figure 7-12

 \asymp

REF DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	MFG. P/N
R60	000221	RES, CARBON, 220 OHM, 5%, 1/4W	81349	RC076F221J
R61	000103	RES, CARBON, 10K, 5%, 1/4W	81349	RC07GF103J
R62	000102	RES, CARBON, 1K, 5%, 1/4W	81349	RC07GF102J
R63	000822	RES, CARBON, 8.2K, 5%, 1/4M	81349	RC07GF822J
R64	907100	RES, CARBON, 510 OHM, 5%, 1/2W	81349	RC20GF511J.
R65	000103	RES, CARBON, IOK, 5%, 1/4W	81349	RC07GF103J
R66	000472	RES, CARBON, 4.7K, 5%, 1/4W	81349	RC07GF472J
R67	000102	RES, CARBON, 1K, 5X, 1/4W	81349	RC07GF102J
R58	101000	RES, CARBON, 100 OHM, 5%, 1/4W	81349	RC076F101J
R69	000510	RES, CARBON, 51 OHM, 5%, 1/4W	81349	RC07GF510J
R70	000510	RES, CARBON, 51 OHM, 5%, 1/4W	81349	RC07GF510J
871	000132	RES, CARBON, 1.3K, 5%, 1/4W	81349	RC07GF132J
R72	000132	RES, CARBON, 1.3K, 5%, 1/4W	81349	RC076F132J
R74	000471	RES, CARBON, 470 OHM, 5%, 1/4W	81349	RC07GF471J
875	000103	RES, CARBON, 10K, 5%, 1/4W	81349	RC07GF103J
R76	000474	RES, CARBOM, 470K, 5%, 1/4W	81349	RC07GF474J
877	000104	RES, CARBON, 100K, 5%, 1/4W	81349	RC07GF104J
R78	000123	RES. CARBON, 12K, 5%, 1/4W	81349	RC07GF123J
R79	000221	RES, CARBON, 220 OHM, 5%, 1/4W	81349	RC07GF221J
RBO	000221	RES, CARBON, 220 OHM, 5%, 1/4W	81349	RC07GF221J
R81	000331	RES, CARBON, 330 OHM, 5%, 1/4W	81349	RC07GF331J
R82	000561	RES, CARBON, 560 OHM, 5%, 1/4W	81349	RC076F561J
R83	000512	RES, CARBON, 5.1K, 5%, 1/4W	81349	RC-86F512J

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

 \propto Figure 7-12

Section 2

(many

(Second

Summer of

(Single)

3

Sec. 1

REF	RACAL -DANA P/N	DESCRIPTION	FSC	P/N
			0110	arnzafsán:
K64	nocnnn			
RBS	174000	RES, CARBON, 470 0HM, 5%, 1/4W	81349	R07G271U
886	000624	RES, CARBON, 620K, 5%, 1/4W	61149	8 CU 7 GF 6, 23 F
R87	000101	RES, CARBON, 100 0HM, 5%, 1/4W	81349	R(076F101.5
R88	000301	RES. CARBON, 300 OHM, 5%, 1/4W	81349	RU076F301.1
R89	101000	RES, CARBON, 100 OHM, 5%, 1/4W	81349	RC076F101.0
R90	000153	RES, CARBON, 15K, 5%, 1/4W	81349	RC07GF153U
R91	000560	RES, CARBON, 56 0HM, 5%, 1/44	81349	R00702560.0
R92	000182	RES. CARBON, 1.8K. 5%, 1/4W	81349	RC076F162J
R93	000221	RES, CARBON, 220 OHM, 5%, 1/4W	81349	RC076F221U
R94	000182	RES, CARBON, 1.8K, 5%, 1/4W	81349	RC07GF132J
R95	000432	RES, CARBON, 4.3K, 5%, 1/4W	81349	RC07674320
R96	000511	RES, CARBON, 510 OHM, 5%, 1/4W	81349	RC076F511J
R97	000103	RES, CARBON, 10K. 5%, 1/4W	81349	RC076F103J
R98	000471	RES, CARBON, 470 OHM, 52, 1/4W	81349	RC076F4715
R99	000202	RES, CARBON, 2K, 5%, 1/4W	81349	RC07GF 202U
R100	000302	RES, CARBON, 3K, 5%, 1/4W	81349	RC076F 302J
R101	216000	RES, CARBON, 9.1K, 5%, 1/4W	81349	RC07GF9123
R102	000104	RES, CARBON, 100K, 5%, 1/4W	81344	scorefus.
R103	000103	RES, CARBON, 10K, 5%, 1/4W	81343	ACUTUF LULU
sı	600975	SWITCH, PUSHBUTTON	71590	SPEC-2012.5
ш	300104	TRANSFORMER, PULSE	55167	ĽM(945
د : 10 ع	230547	IC, QUAD COMPARATER	\$10/2	LA CH I

8-	1	8	

• ••	
22	

~ ·····

74
7-12
Figure

401725 - PCB ASSY., HOTHERBOARD (COMT'D)

~

REF DESIG.	RACAL - DANA P/N	DESCRIPTION	ŕsc	HFG. P/R
u2	230746	1C, HEMORY, NON-VOL, 2K X 8	61394	55164-300
CN EN	167062	IC, DIGITAL, MAND, DUAL QUAD INPUT	07263	74F 20P C
04	61/002	IC, FAST MAND	07263	74F00
SU	230705	IC, D[G TAL	04713	74F04
16	230744	IC. MICRO, 68000, 8 MHZ	04713	MC68000P3
<i>2</i> 0	230740	IC, HEMORY, RAM, 8K, 150 NS	52531	HM6264P-15
UB	230740	IC, HEMORY, RAM, BK, 150 NS	52531	HM6264P-15
60	230368	IC, DEMULTIPLEXER	27014	74L5138
010	230741	IC, INTERFACE, DAC, 12 BIT	24355	AU7545KN
1 In	230743	IC, LINEAR, DUAL OP AND	27014	LF412CN
u12	230742	IC, DIGITAL, PRIORITY ENCODER	04713	SN7545KN
013	230637	IC, DIGITAL	18324	N74L5244
U14	230752	IC, LINEAR, OP AMP	24355	ALX0PU/CM
016	921005	05C, CLOCK, 8 MHZ, 0.1X	04713	RASC0-3
<i>2</i> IN	230813	IC, MEMORY, 64K X B	21793	230813
810	230812	IC. MEMORY, 64K X 8	21793	230812
019	230/41	IC, INTERFACE, DAC, 12 BII	24,355	A0/545KN
U20	230745	IC, LINEAR, VOLTAGE REF, 5V	04713	MC140-1V5
U22	230368	IC, DEMULTIPLEXER	27014	74L5138
U23	230752	IC, LINEAR, OP AMP	24355	ALXJP07CN
U24	230711	IC, DIGITAL	07263	74F 32
U25	230760	IC, DIGITAL	27014	MM7410C37
U26	230422	IC. OCTAL	34335	AM83046
u27	230330	IC, TRI-STATE BUFFEN	01295	146367

۰.

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

يد Figure 7-12

۰,

REF DESIG.	RACAL -DANA P/N	DESCRIPTION	FSC	M G. P/K
U28	230704	IC, DIGITAL TIMER	27014	6254
U29	230386	IC. G-BIT REGISTER	27013	74.523
U30	230637	1C, D1611AL	183/4	8/4F
TEN	230386	IC, 8-BIT REGISTER	27014	241.273
U32	230414	IC. QUAD EXCLUSIVE OR GATE	27014	741356
033	230315	IC, MULTIPLEXER	01295	SN74051534
U34	230386	IC, 8-BIT REGISTER	27014	7465273
U35	200294	TRANS, PMP, QUAD 40V	04713	- 58°12/30.00
U36	200294	TRANS, PNP, QUAD 40V	01/10	Mr (1, 1, 1, 1, 1)
U37	230711	1C, QUAD 2-INPUT OR GATE	04713	24245 C
860	230194	IC, 14 DIP, DUAL D FLIP-FLOP	01/95	
600	230234	IC, IA DIP, HEX INVERTER	10,10	a definicação A servicio
040	230196	IC. 14 DIP. AND-OR-INV GAFES	96210	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1
141	230507	IC, DIGITAL	27014	
U42	230305	IC, QUAD, 2-INPUT AND CATES	1 235	20216 X 12
(14.)	230194	1C, 14 DIP, UKIAL B FLIP-FLOW	564 (D)	- 567-02-126
1144	230346	IC, 8-BUT RLGISH R		
U45	200294	IRANS, PNP, QUAD 4UY	04/13	The state and states a
U46	230747	IC, LINEAR, VOLTAGE REG.	12969	т. UC36348
U4.7	230747	IC, LINEAR, VOLTAGE REG.	12964	10C 343434
U48	230373	IC. VOLTAGE REGULATOR	04213	731501
149	230378	IC. 3-IERM NEG. REGULATOR	27014	791501
uso	230442	IC, QUAD MITL TO MECL IRANSL.	04713	NCIVI23
161	2 2044 3	IC DUAD MCCL TO MITH TRANSL.	04713	MC101.25

Construction of

and the second s

y y Arrandski, Server and State

· · · · · · · · ·

A management of the second

× · · · · · ·

ា

-19

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

× Figure 7-12

.

REF DESIG.	RACAL -DANA	DESCRIPTION	FSC	дс. Р/К
U52	230750	IC, DIGITAL, ECL	04713	MC10216P
U53	230443	IC. QUAD MECL TO MITL FRANSL.	04713	MC10125
<u>U54</u>	230751	1C, 0161TAL, ECL	04713	MC10130P
U55	230733	IC, DIGITAL, ECL FLIP-FLOP	04713	MC10231
U56	230442	IC, QUAD MITL TO MECL TRANSL.	04713	MC10124
U5 <i>7</i>	230205	IC, QUAD 2, INPUT NOR GATE	04713	MC10102P
U58	230205	IC, QUAD 2, INPUT NOR GATE	04713	MC10102P
U59	230733	IC, DIGITAL, ECL FLIP-FLOP	04713	MC10231
09N	230205	IC, QUAD 2, INPUT NOR GATE	61740	MC10102P
n61	230793	IC, DIGITAL, GP18	01295	TMS9914ANL
U62	230445	IC, 686 VOLTAGE COMPARATOR	34335	AM686CN-1
U63	230748	IC. LINEAR, OP AMP	01295	TL081 C
U64	230792	IC, LINEAR, TRANS ARRAY	02735	CA3046
U65	230509	IC, DIGITAL	27014	74LS132N
U66	230757	IC, LINEAR, 710 COMPARATOR	27014	MC1710CH
U67	230459	IC. OCTAL GPIB TRANS	01295	SN75160
U68	230472	1C, OCTAL GPIB TRANS	01295	SN75161
Ŧ	601195	PLUG, JUMPER, 0.1 CTR, LOW PROFILE	00779	531220-2
H2	601195	PLUG, JUMPER, 0.1 CTR, LOW PROFILE	00779	531220-2
W3	601195	PLUG, JUMPER, 0.1 CTR, LOW PROFILE	6779	531220-2
PM	601195	PLUG, JUMPER, 0.1 CTR, LOW PROFILE	00779	531220-2
99	601195	PLUG, JUMPER, 0.1 CTR, LOW PROFILE	00779	531220-2
¥7	601195	PLUG, JUMPER, 0.1 CTR, LOW PROFILE	67700	531220-2
84	601195	PLUG, JUMPER, 0.1 CTR, LOW PROFILE	61100	531220-2

•

401725 - PCB ASSY., MOTHERBOARD (CONT'D)

≁. × Figure 7-12

REF DESIG.	RACAL -DANA P/N	DESCRIPTION	FSC	MFG. P/N
64	601195	PLUG, JUMPER, 0.1 CTR, LOW PROFILE	60779	5322000
M11	601195	PLUG, JUWER, D.I CTR, LOW PROFILE	00/79	531/20-2
412	601195	PLUG, JUMPER, 0.1 CTR, LOW PROFILE	00779	531220-2
١٨	921004	OSC, 10 MHZ, CRYSTAL	55411	NCT3/3
12	080005	RES HETHURK, CERNET, 10K, 6P5R, 2%	1:236	258-53, 41, 2 049
22	080032	RES NETWORK, CERMET, 4.7K, 10P9R	11236	750-140-44.74
23	080015	RES NETWORK, 10K, 5K	91637	C\$2+106+01103.
24	080023	RES NETHORK, 4.7K, 8P9R, 2%	11236	750-81-44.74 UHM
25	080067	RES NETWORK, 2.2K, 8 RES	11236	: 763+3-2.2%
26	080035	RES NETWORK, 6K, 1.5W, 14P13R, 2%	11236	760-1-R64 Urth
17	080067	RES NETWORK, 2.2K, 8 RES	11236	: 761+3+2.0%
28	080002	RES METHORK, 500 DHM, BP7R, 2%	11236	750-81-8620 0104
52	080080	RES METWORK, 160 OHM, 8P7R	11236	750-31-R150 UHM
210	060081	RES NETWORK, 270 OHM, 8P7R	11236	750-61-427.0 888
211	080002	RES METWURK, 500 DHM, 8P7R, 2%	11236	750 +a1 +4500 UHH
212	080002	RES NETWORK, 500 0HM, 8P7R, 2%	11236	750-31-85.00 UNN
213	080002	RES NETHORK, 500 OHM, 8P7R, 2%	11236	: 750-81-+520 UHM
214	080002	RES NETWORK, 500 0HM, 8P7R, 2%	11236	750-81-8520 088

8-20

(CONT'D)
MO THERBOARD
PCB ASSY.,
PC8
401725

× figure 7-12

REF DESIG.	RACAL-DANA P/N	DESCRIPTION	۲. א	MFG. P/N
215	080068	RES NETWORK, CERMET, 470 OIM, 3 RES	11236	/50-63-84/0 0HM
216	080002	RES NETWORK, 500 OHM, 8P7R, 2X	11236	750-81-8500 0HM
217	080005	RES NETWORK, ICK, 6P5R, 2X	11236	750-61-R1UK 0HM
215	50002	TUBING, SHRINK, .153 ID		
216	600786	POST TERMINN. TPL-TP17, TP19-TP27, E1-E12, E25-E27, W6-W11 (2 EA) (53 REQ'D)	60779	1-87022-0
218	411725	PCB, MOTHERBOARD (UNLOADED)	21793	411725
220	600947	SOCKET, 1C, 20P (Z REQ'D)	52072	CA-205-TSD-BC
225	611059	CONNECTOR, DIP, LOW PROFILE, 40P	91506	240-AG390
229	601199	SOCKET, 64P, LOW PROFILE	06776	1CA-649~S-IG
248	630010	KIT, NOURE, STANDOFF, STUD MT	00779	552633-3
251	601230	HEATSINK, TO-220	13103	62328-MT
255	610001	STANDOFF, 6-32 X 3/8, CAD PLATED BRASS (5 REQ'D)	88245	1530-8-3/8
257	610905	BRACKET, ANGLE, 8-32 TAPPED	79963	34S
258	610949	RIVET, .2050 X .276L	14738	1601-5307
260	611065	SPACER, 14-PIN DIP	32559	814-100
261	615043	SCREW, PPH, 4-40 X .312		

·····

~ 0

Service Services

Second and the second

...ŝ

57 - S. C. S

.

401725 - PCB ASSY., HOTHERBOARD (CONT'D)

 \geq Figure 7-12

~

RFF	RACAL -DANA			MFG.
NCS IG.	N/d	DE SCR P1 DN	F 5C	н/н
262	616252	SCREW, PPH, SEMS ASSY, 4-40 X .312 (2 REG'D)	781333	
264	617004	NUT, HEX, 4-40		
265	617077	WASHER, INT. LOCK, #4	ava totama	
268	920624	SOCKET, IC, 24P (2 REQ'D)	71785	133-29-07-00
272	920735	SOCKET, IC, 16P (2 REQ'D)	71785	133-51-04-000
274	920891	SOCKET, 28P, SOLDER TAIL (4 REQ'D)	52072 -	52072 - CA-235-15D
278	920971	FUSEHOLDER, PC MOUNT (4 REQ'D)	75915	122088

······ No. of Concession, Name (included) and the second se -

103A

72982

18121-100-4530-1034

72982

0.0150356011557

05397

DM56-2100 0M5E+22UD

72136

72136

03150390013503 3121-100-X58c--

05397 72982 | 6121-100-5505 |1036

75982

8121-100-7580-103x

72982

8121-100-4540--103K

72982

8121-100-x59...

72982

25U2ADR5U3VPU2 FU0

80031

CAP, TRIMMER, .5-3 PFD, 300V

130170

C19

8121-100--58... 103n

23627

: 8121-100-4570. 1036

72982

8121-100-x580-103K

72982

18121-200-*544-103X

12982

, a das la faces

56289

567119

Z50CAVR54/G424 C.930010075.7

50031

FSC

يد س MFG. P/N

Figure 7-25

بدا Figure 7-25

(CONT O)
CONDITIONED
CICUAL

GARE CONDITIONER (CONT'D)	Figure 7-25		401726 -	PCB ASSY., SIG	401/26 - PCB ASSY., SIGWAL CONDITIONER (CONT'D) Figure 7-25	-25	
 A state of the sta	FSC	MFG. P/N	REF DES1G.	RACAL-DANA P/A	DESCRIPTION	FSC	нб. Р/Н
UESURIFILUM CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-100-W5RU- 103X	C56	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	3121-100-*540- 103K
CAP, CERAMOI MFD. 1004. 10X	72982	8121-100-1518 103K	c57	100062	CAP, CERAM, .01 MED, 100V, 10X	28627	AL21 - 1081- #5800 - 10.38
CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-100-W5R0- 103K	C58	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	3121-100-****** 103x
CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K	C59	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-100-*540- 103k
CAP CERAM OI MED. 100V. 10%	72982	8121-100-W5R0-	C60	110126	CAP, TANTA, 6.8 MED, 35V, 20%	05.397	T355Foe5Mu154u
		103K	C61	100062	CAP, CERAM, .01 MED. 100V. 102	72982	8121-100-9546-1 1034
CAP, CERAM, .01 MFD, 100V, 102	72982	8121-100-W5R0- 103K	C62	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	aiz1+100+51
CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K	C63	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-1540-1001
CAP, CERMM, .01 HFD, 100V, 10%	12982	8121-100-M5RU- 103K	C64	100062	CAP, CERAM, .01 MFD, 1004, 10X	72982	3121-300-45×00
CAP, CERAM, .01 MFD, 100V, 10%	12982	8121-100-W5R0- 103K	C65	100062	CAP, CERAM, .01 MED, 100V, 10%	72982	8121-100-*5×0- *00-
CAP, CERAH, .01 MFD, 100V, 10%	72982	8121-100~W5R0- 103K		110101	CAN TANTA & 9 MED 35V 202	05397	1355163540340.00
	72982	H121-100-W5R0-	600	071011		16357	13556665559715.0.2
CAP, CERAM, . UI MEU, IUUV, IUX	300.37	lojk	C67	110126	TANIA, 5.8		
CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K	C68	100062	CAP, CERAM, .01 MFD, 100V, 10%	28627	103K
CAP, CERAM, .01 MFD, 10UV, 10%	12982	8121-100-W5R0- 103K	690	100062	CAP, CERAM, .01 MFD, 1004, 10%	72982	6221 - 1.00 - 5-50 - 1 1034
	12982	8121-100-45R0-	C70	110126	CAP, TANTA, 6.8 MFD, 35V, 20%	05397	1355Fu85Mu35-5
LAP, LEKHM, . UL MEU, LUUY, LUA		103K	C71	100062	CAP, CERAM, .01 MED, 100V, 10%	12982	103K - 100 - #580 -
CAP, CERAM, .01 MFD, 100V, 10%	7867/	-0364-001-1218	C72	100062	CAP, CERAM, .01 MFD, 100V, 10%	72482	8121-100-+5+0-
CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-V5RU- 103K	C/3	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-2580- 1038

PCB ASSY., SI RACAL-DANA P/N 100062	SIGNAL CONDITIONER (CONT'D) T'UU DESCRIPTION CAP, CERAN, .01 MFD, 100V, 10X	1 gure / - 63	с. P/N 8121-100-WS 103K
i	CAP, CERAM, .01 MFD, 1009, 10X	72982	8121-100-W5 103X
1	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-100-W5 103X
1	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-45 103K
1	CAP, CERAM, .01 HFD, 100V, 10%	72982	8121-100-W5 103K
1	CAP. CERAM01 MFD. 100V, 10%	72982	8121-100-W5 103K
1	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-45 103K
1	CAP, CERAM, .01 MFD, 100V, 10%	12982	8121-100-W
i	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W
1	CAP, CERAH, .01 MFD, 100V, 10%	72982	8121-100-W
1	CAP, CERAM, .01 MFD, 100V, 10X	72982	ы121-100-и 103К
	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W 103K
1	CAP, CERAM, .01 MFD, 100V, 10%	12982	8121-100-W
1	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W
	CAP, CERAM01 MFD, 100V, 10%	12982	8121-100-W 103K
1	CAP, CERAN, .OI MED, 100V, 10%	72982	8121-100-W 103K

7

Contractions.

1000 COLUMN

Statistics of the

Surger (Marile)

State and state

and the second second

Ĵ

(d, 1
(сон)
ONER
I
CONDIT
IGNAL
S
ASSY.,
P.G.

E failte 7.25			401726 -	PCB ASSY., SIG	401726 - PCB ASSY., SIGWAL CONDITIONER (CONT'D) Figure 7-25	-25	Ē
tek (cont. u)	2	M ⁶ G.	REF DESIG.	RACAL-DANA P/N	DESCRIPTION	۴SC	НЕG. Р/И
DESCRIPTION CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K	163	100062	CAP, CERAM, .01 MFD, 1004, 10%	72982	8121-100-4540- 103k
CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-45R0- 103K	C92	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	3121-100-45 ² 01- 103k
CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K	633	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-100-1580 -
CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-100-W5R0- 103K	C94	100062	CAP, CERAM, .01 MFD, 100V, 10X	72962	8121-100-4920-1 1038
rae reeaw of MED 100V 10%	72982	8121-100-W5R0-	C95	110126	CAP. TANTA, 6.8 MFD, 35V, 20%	165397	T355F685M/Jto
M. CRAM, 101 1 51 101		103K	C96	100062	CAP, CERAM, .01 HED, 100V, 10%	72982	8121-100-4580- 103K
CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-1218 103K.	C97	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-¥5R0- 1038
CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-45K0- 103K	863	110126	CAP, TANTA, 6.8 MFD, 35V, 20%	05 397	1355fed5MU354.
CAP, CERAH, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K	C99	100052	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-¥540- 103K
CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K	c100	100062	CAP, CERAM, .01 MFD, 100V, 10X	72982	8121-100-4580- 103K
CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-4580- 103K	C101	100062	CAP., GERAH01 MFD., 100V., 10%	72982	5121-100-45k0- 103k
CAP , CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K	C102	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	6121-100-¥580- 103K
CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-₩5R0- 103K	C103	100062	CAP, CERAM, .01 MED, 100V, 10%	72982	8121-100-~590. 103x
CAP, CERAM, .01 MED, 100V, 10%	72982	8121-100-W5R0- 103K	CI 04	110126	CAP, TANTA, 6.8 MFD, 35V, 20%	05397	T355F685M035-v5
CAP, CERAM, .01 MED, 100V, 10%	72982	8121-100-W5R0- 103K	C105	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-4580- 1038
CAP, CERAM, .01 NED, 25V, 20%	12982	GR42-6X7R103 M50Y	C106	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-¥580-, 103k
CAP, CERAM, .01 MFD, 254, 20X	72982	GR42-6X7R103 M50Y	c107	100062	CAP. CERAM01 MFD. 100V. 10%	72982	3121-100-4540- 103A
CAP TANTA 6 8 NEO 15V 201	05397	T 355F685M035AS					

05397 13556685M035AS CAP. TANTA 6.8 MF0, 35V. 20% 401726 - PCB ASSY., SIGNAL C REF RACAL-DANA DESC DESIG. P/M DESC S S B B 3 3 3 3 5 130103 100062 130103 110126 100062 100062 100062 100062 100062 100062 100062 100062 100062 100062 100062 100062 100062 REF DESIG. C74 C85 C86 C87 C88 C89 80 C78 683 C84 C79 C80 81 83 C75 C76 15

23

An and a strain of the strain

Second and the second

The second second

e provinsioners,

· · · ·

401726	REF DESIG.	C125	C126	C127	C128	C129	C130	C131	ci th		C133	CI 34		671	C136		C137	C138	CI 39	C140	C141
~	HFG. P/N	13546106M035A5	8121-100-W5R0- 103K	8121-100-W5R0- 103K	8121-100-W5R0- 103K	8121-100-#5R0- 103K	8121-100-W5R0- 103K	T354G106M035AS	8121-100-W5R0- 103K	8121-100-W5R0-	101 100 1160	8121-100-พ5KU- 103K	8121-100-W5R0- 103K	8121-100-W5R0-	103K	1354G106M035AS	8121-100-9580- 103K	8121-100-W5R0-	103K	T354G106M0J5A5	3121-100-W5R0- 103K
-25 E	FSC P	1 165.30	72982 8	72982 8	72982 8	72982 8	72982 8	1 /6E50	72982 8	72982 8		12982	72982 8	72982 8	-	05397	72982	72982 8		05397	72382
Figure 7-25																					
- PCB ASSY., SIGWAL CONDITIONER (CONT'D)	DESCRIPTION	CAP, TANTA, 10 HED, 35V, 20%	CAP, CERAM, .01 HED, 100V, 10%	CAP, CERAM, .01 MFD, 100V, 10X	CAP, CERAH, .01 MFD, 100V, 10%	CAP. CERAM01 MFD. 100V. 10X	CAP, CERAN, .01 MED, 100V, 10%	CAP. IANTA, 10 MED. 35V. 20%	CAP, CERAM, .01 HED, 100V, 10%	CAP, CERAM, .01 MFD, 100V, 10%		CAP, CERAM, .01 MFD, 100V, 10X	CAP, CERAM, .01 MFO, 100V, 10%	CAP, CERAM, .01 MFD, 100V, 10%		CAP, TANTA, 10 MFD, 35V, 20%	CAP, CERAM, OI MFD, 100V, 10X	CAP, CERAM, .01 MFD, 100V, 10%		CAP, TANTA, 10 MED, 35V, 20%	CAP, CERAM, .01 MFD, 100V, 10%
PCB ASSY., SIE	RACAL-DANA P/N	110151	100062	100062	100062	100062	100062	110151	100062	100062		100062	100062	100062		110151	100062	100062		110151	100062
401726 - 1	REF DES16.	C108	C109	C110	C111	C112	C113	C114	C115	C116		c117	C118	C119		C120	C121	C122		C123	C124

401726 - P	CB ASSY., SIG	- PCB ASSY., SIGNAL CONDITIONER (CONT'D)	Figure 7-25	e.
REF DESIG.	RACAL-DANA P/N	DESCRIPTIÓN	FSC	НГG. Р/К
C125	100062	CAP, CERAM, JOI MED, 100V, 10%	72982	8121-100-4580- 1036
C126	100062	CAP, CERAM, .01 MFD, 100V, 10%	12982	8121-100-4560 103K
C127	100062	CAP, CERAM, .01 HED, 100V, 10%	12932	8121-100-4540 1038
c128	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-105-459.5-
C129	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	81/1 - Farra
c130	100062	CAP, CERAM, .OL MFD, 100V, 10%	72982	3121-100-4536- 1036
1613	100062	CAP, CERAM, .01 MED, 100V, 10X	12962	103A
c132 ·	100062	CAP, CERAM, .01 MED, 100V, 10%	72982	3121-100-X520- 103K
C133	100062	CAP, CERAM, JOI MED, 100V, 10%	72982	8121-100-+5×0- 103x
c134	100062	CAP, CERAM, .01 MFD, 100V, 10%	28627	8121-100-*5*0- 103K
c135	100062	CAP, CERAM, .01 MFD, 100V, 10%	12982	8121-100-+5%J 103K
C1 36	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-¥530- 103X
C137	100062	CAP, CERAM, .01 MF0, 1004, 10%	12992	8121-100-+540- 103k
c138	110126	CAP, TANTA, 6.8 MFD, 35V, 20%	05397	T355F685M35AS
CI 39	130088	CAP, MICA, 5 PFD, 100V	12136	DM5.005.0 - 00
C140	130088	CAP, MICA, 5 PFD, 100V	72136	0450050-110
C141	100062	CAP, CERAM, .01 MFU, 100V, 102	20677	5121-100-4550- 1038
	1			A A A A A A A A A A A A A A A A A A A

8-	24	

			ario 1	7 - 25	tu	401726 - 1	PCB ASSY., SIG	- PCB ASSY., SIGNAL CONDITIONER (CONT'D)	Figure 7-25	477
401/	726 - P(CB ASSY., SIG		-	MFG.	REF	RACAL - DANA P/H	DESCRIPTION	FSC	Н:G. Р/N
DES16.		N/4	DESCRIPTION	R S	N/A	. Fe	600823	SOCKET, DUAL IN-LINE, 40r	52072	
C142		100062	CAP, CERAM, .01 MFD, 100V, 10%	729627	1718 XE01	3 4	920734	SOCKET, 1C, 14P	00779	583527-1
112		100062	CAP. CERAM. , 01 MFD, 100V, 10%	72982	8121-100-W5R0-	3 17	601208-010	CONNECTOR, PCB PLUG, 2 PIN	21793	601208-010
5				CDOCT	ALT - LUL-VSRL-	ßľ	601208-010	CONNECTOR, PCB PLUG, 2 PIN	21793	041708-010
C144		100062	CAP. CERAM 01 MFB. 100V, 10%	706.71	103K	1010	601234	CONNECTOR, BNC, PCB MOUNI	64712	001234
C145	_	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5RU- 103K	J102	601234	CONNECTOR, BNC, PCB MOUNT	21793	601234
C146		100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-W5R0- 103K	۲۲ لا	310164	RELAY, REED, 1A, 200V	71707	2900-007
				12082	-111 p-101.	K2	310164	RELAY, REED, 1A, 200V	11707	2400-067
C147		100133	CAP, CERAM, . 1 MFD, LOW PROFILE, 20%	1001	651-104M	2	310164	RELAY, REED, 1A, 200V	11707	2900-05/
C148		100147	CAP, CERAM, 120 PFD, 100V, 5X	05397	C315C121J1G5CA	K4	310164	RELAY, REED, IA, 200V	71707	2900-067
C149		100147	CAP, CERAM, 120 PFD, 100V, 5X	05397	C315C121J165CA	K5	310164	RELAY, REED, IA, 200V	11707	2900-067
		a na an		69670	EN 100	K6	310157	RELAY, CRYSTAL, CAN, 2P-2T	11532	172-12 (K-J)
CRI		210036	010DE	cn7/0	021011	K7	310157	RELAY, CRYSTAL, CAN, 2P-21	11532	172-12 . 4 . 4
CR2	12	211083	0100€, 511.100	81349	2016N1	¢3	10164	RELAY, REED, IA, 200V	71707	2900-007
CR3		211083	010DE, S1L1CO	81349	ROIGNI	2 2	310164	RELAY, REED, 1A, 200V	11707	2900-005
CR4	24	210036	0100£	0/203	10,000	013	310165	RELAY, REED, 2C	21317	M2USwart
CR5		210036	010DE	07263	FD 300	112	10154	RELAY REED. 1A. 200V	11707	/ 00-0052
CR6	\$6	211083	0100€, 514100	81349	1N9168		531010		14908	3420
3	2	211083	0100E, SILICO	61,149	1N916B	VIC			14-308	10.11
12	CR8	210036	01005	07263	FD 300	K13	coloic			
Č	CR9	210090	0100 E	50434	HP5082~2800	11	310092	CHOKE, RF, .1 UH	76493	55-0525
¢.	CR10	210090	0100 €	50434	11P5082-2800	12	310092	CHOKE, RF1 UH	76493	y230-94
3	CR11	210090	0100 €	50434	HP5082-2800	Г3	310056	CHOKE, RF 68 UH	76493	y230-16
12	CR12	210090	0100 E	50434	нР 5082-2800	L4	310056	CHOKE, RF, .68 UH	76493	9230-10
	1									

25

 $\left(\right)$

1

100000 N

100 m

Land Land

ర	Z	b.

{0.	
(CONT	
401726 - PCB ASSY., SIGNAL COMDITTONER (CONT'D)	
SIGNAL	
PCB ASSY.,	
401726 -	

310056 310056 300197 300197 200197 200197 200197 200290 200290 200290 200290 200290	DESCRIPTION	ß	MFG. P/N
310056 CHOKE, RF, .68 UH 200297 TRANSISTOR, NPN 200297 TRANSISTOR, NPN 200291 TRANSISTOR, NPN 200197 TRANSISTOR, NPN 200197 TRANSISTOR, NPN 200197 TRANSISTOR, NPN 200290 TRANSISTOR, NPN 200290 TRANSISTOR, NPN 200290 TRANSISTOR, NPN 200290	RF, .60 UN	76493	9230-16
310056 CHOKE, RF, .68 UH 310056 CHOKE, RF, .68 UH 310056 CHOKE, RF, .68 UH 1 310056 CHOKE, RF, .68 UH 2 310056 CHOKE, RF, .68 UH 2 310056 CHOKE, RF, .68 UH 2 310056 CHOKE, RF, .68 UH 3 310056 CHOKE, RF, .68 UH 4 310056 CHOKE, RF, .68 UH 5 310056 CHOKE, RF, .68 UH 6 310056 CHOKE, RF, .68 UH 7 310056 CHOKE, RF, .68 UH 8 200291	RF, .68 UH	76493	9230-16
310056 CHOKE, RF, .68 UH 310056 CHOKE, RF, .68 UH 1310056 CHOKE, RF, .68 UH 2 310056 CHOKE, RF, .68 UH 3 310056 CHOKE, RF, .68 UH 5 310056 CHOKE, RF, .68 UH 601213 CONHECTOR, RP, .68 UH 5 310056 CHOKE, RF, .68 UH 5 200291 TRANSISTOR, NPU 200197 TRANSISTOR, NPU 200197 TRANSISTOR, NPU 2001	RF, .68 UH	76493	9230-16
310056 CHOKE, RF, .68 UH 1 310056 CHOKE, RF, .68 UH 2 310056 CHOKE, RF, .68 UH 3 310056 CHOKE, RF, .68 UH 5 310056 CHOKE, RF, .68 UH 6 01213 CONHECTOR, EDGE, PLUG, 200297 TRANSISTOR, NPN 200291 TRANSISTOR, NPN 200291 TRANSISTOR, NPN 200291 TRANSISTOR, NPN 200197 TRANSISTOR, NPN 200197 TRANSISTOR, NPN 200197 TRANSISTOR, NPN 200290 TRANSISTOR, NPN	RF68 UH	76493	9230-16
D 310056 CHOKE, RF, .68 UH 2 310056 CHOKE, RF, .68 UH 3 310056 CHOKE, RF, .68 UH 3 310056 CHOKE, RF, .68 UH 3 310056 CHOKE, RF, .68 UH 4 310056 CHOKE, RF, .68 UH 5 310056 CHOKE, RF, .68 UH 6 210029 CHOKE, RF, .68 UH 2 310056 CHOKE, RF, .68 UH 2 200291 CHOKE, RF, .68 UH 2 200291 RANSISTOR, PHOS QUAD 2 200291 TRANSISTOR, NPN 2 200197 TRANSISTOR, NPN 2 200290 TRANSISTOR, NPN <	RF. ,68 UH	76493	9230-16
10056 CHOKE, RF, 68 UH 2 310056 CHOKE, RF, 68 UH 3 310056 CHOKE, RF, 68 UH 4 310056 CHOKE, RF, 68 UH 5 310056 CHOKE, RF, 60 UH 5 310056 CHOKE, RF, 60 UH 5 2100291 CHMECTOR, EDGE, PLUG, 200291 TRANSISTOR, NPN 200291 200291 TRANSISTOR, NPN 200291 200291 TRANSISTOR, NPN 200197 200197 TRANSISTOR, NPN 200197 200197 TRANSISTOR, NPN 200197 200290 TRANSISTOR, NPN 200290 200290 TRANSISTOR, NPN 200290 200290 TRANSISTOR, NPN 200290 200290 TRANSISTOR, NPN 200290 200290 TRANSISTOR, NPN 200290	RF, ,68 UH	76493	9230-16
2 310056 CHOKE, RF, .68 UH 3 310056 CHOKE, RF, .68 UH 4 310056 CHOKE, RF, .68 UH 5 310056 CHOKE, RF, .68 UH 6 310056 CHOKE, RF, .68 UH 7 310056 CHOKE, RF, .68 UH 6 3110056 CHOKE, RF, .68 UH 7 310056 CHOKE, RF, .68 UH 6 01213 CONHECTOR, EDGE, PLUG, 200297 TRANSISTOR, NPN 200291 TRANSISTOR, NPN 200291 TRANSISTOR, NPN 200291 TRANSISTOR, NPN 200197 TRANSISTOR, NPN 200290 TRANSISTOR, NPN	RF, .68 UH	76493	9230-16
310056 CHOKE, RF, .68 UH 1 310056 CHOKE, RF, .68 UH 5 310056 CHOKE, RF, .68 UH 5 310056 CHOKE, RF, .68 UH 6 200297 CHOKE, RF, .68 UH 7 200297 CHOKE, RF, .68 UH 200297 CHOKE, RF, .68 UH 200297 CHOKE, RF, .68 UH 200297 TRANSISTOR, NPN 200291 TRANSISTOR, NPN 200291 TRANSISTOR, NPN 200297 TRANSISTOR, NPN 200197 TRANSISTOR, NPN 200290 TRANSISTOR, NPN 200290 TRANSISTOR, NPN 200290 TRANSISTOR, NPN	RF, .68 UH	76493	9230-16
110056 CHOKE, RF, .68 UH 110056 CHOKE, RF, .68 UH 110056 CHOKE, RF, .68 UH 601213 CONNECTOR, EDGE, PLUG, 200297 TRANSISTOR, NPN 200291 TRANSISTOR, NPN 200197 TRANSISTOR, NPN 200290 TRANSISTOR, NPN 200290 TRANSISTOR, NPN 200290 TRANSISTOR, NPN	RF, .68 UH	76493	9230-16
5 310056 CINKE, RF, .68 UH 5 310056 CINKE, RF, .68 UH 601213 CONHECTOR, EDGE, PLUG, 200297 TRANSISTOR, NPN 200291 TRANSISTOR, NPN 200197 TRANSISTOR, NPN 200197 TRANSISTOR, NPN 200197 TRANSISTOR, NPN 200197 TRANSISTOR, NPN 200290 TRANSISTOR, NPN	RF, .68 UH	76493	9230-16
5 310056 CIDKE, RF, .68 UH 601213 CONHECTOR, EDGE, PLUG, 200297 TRANSISTOR, NPN 200291 TRANSISTOR, DMOS QUAD 200291 TRANSISTOR, DMOS QUAD 200291 TRANSISTOR, NPN 200291 TRANSISTOR, NPN 200197 TRANSISTOR, NPN 200290 TRANSISTOR, NPN 200290 TRANSISTOR, NPN	RF, .68 UH	76493	9230-16
601213 CONNECTOR, EDGE, PLUG, 200297 TRANSISTOR, NPN 200291 TRANSISTOR, DMOS QUAD 200291 TRANSISTOR, DMOS QUAD 200291 TRANSISTOR, DMOS QUAD 200291 TRANSISTOR, DMOS QUAD 200291 TRANSISTOR, NPN 200197 TRANSISTOR, NPN 200290 TRANSISTOR, NPN 200290 TRANSISTOR, NPN 200290 TRANSISTOR, NPN	RF, -68 UH	76493	9230-16
200297 IRANSISTOR. 200291 IRANSISTOR. 200291 IRANSISTOR. 200291 IRANSISTOR. 200197 IRANSISTOR. 200290 IRANSISTOR. 200290 IRANSISTOR.	72 PIN	57856	PR36-6101-15
200291 TRANSISTOR. 200291 FRANSISTOR. 200197 FRANSISTOR. 200299 FRANSISTOR. 200290 FRANSISTOR. 200290 FRANSISTOR.		04713	мрѕ-н10
200291 IRANSISTOR, 200197 TRANSISTOR, 200197 TRANSISTOR, 200197 TRANSISTOR, 200197 TRANSISTOR, 200099 TRANSISTOR, 200290 TRANSISTOR, 200290 TRANSISTOR, 200290 TRANSISTOR, 200290 TRANSISTOR,	ανήδ ερωα	17856	SD 5000N
200197 TRANSISTOR, 200197 TRANSISTOR, 200197 TRANSISTOR, 200099 TRANSISTOR, 200099 TRANSISTOR, 200290 TRANSISTOR, 200290 TRANSISTOR, 200290 TRANSISTOR, 200290 TRANSISTOR,	avup sona	17856	SD 5000N
200197 FRAMSISTOR, 200197 TRANSISTOR, 200099 TRANSISTOR, 2000290 TRANSISTOR, 200290 TRANSISTOR, 200290 TRANSISTOR,	NPN	04713	0111-244
200197 TRANSISTOR, 200099 IRANSISTOR, 200290 IRANSISTOR, 200290 IRANSISTOR,	NGN	04713	MP5-H10
200099 TRANSISTOR, 200290 TRANSISTOR, 200290 TRANSISTOR.	NGN	04713	01H-24H
200290 TRANSISTOR, 200290 TRANSISTOR,	dNa	81349	2N4258
200290 TRANSISTOR.	NGN	52648	SL 3127C
	NPN	52648	SL 3127C
Q10 200099 TRANSISTOR, PNP	TRANSISTOR, PNP	81349	2N4258

REF	RACAL-DAVA	DECOTOTION.		MFG. 0/L
011	2002.89	TRAMSISTOR, DUAL, PNP	04713	M() 5003. A
012	200289	TRANSISTOR, DUAL, PNP	£1780	MD 5608+A
Q13	200288	TRANSISTOR, FET, N-CHANNEL	17856	. J105-13
Q14	200288	TRANSISTOR, FET, N-CHANNEL	17856	, J105-13
Rl	010137	RES, METAL 100 OHM, 1%, 1/4W	81349	RN60010100F
82	010137	RES, METAL 100 OHH, 1%, 1/4H	81349	386001000F
R3	010137	RES. METAL 100 OHM. 1%, 1/4W	81349	RN6(X) UTIOF
R4	010137	RES, METAL 100 OHM, 1%, 1/4W	64:E 19	RUGED EVEN
ßS	012123	RES, CERMET, 51 0HM, 1%, 1/4W	19647	261 XM -
R6	000102	RES, CARBON, 1K, 5%, 1/4W	81349	ROUTET L
R.7	000102	RES, CARBON, 1K, 5%, 1/4W	81349	RC0/0F1-0
88	012123	RES. CERMET, SI OHM, IX, 1/4W	19647	146132
R9	000680	RES. CARBON, 68 OHM, 5%, 1/4W,	81349	RC076F630U
R10	000680	RES, CARBON, 68 OHM, 5%, 1/44.	81349	RC07GF 66(L)
R]]	010650	RES, METAL, 1M, 1X, 1/84	81349	- RM55£1004F
R12	010650	RES, METAL, JM, 1%, 1/BU	81349	. 84455E1(012F
R13	000510	RES. CARBON, 51 OHM. 5%, 1/4W	81349	RCUARSIAL
R14	000210	RES. CARBON. 51 01M. 5%, 1/44	31349	RCU76F51UU
R 15	000474	RES, CARBON, 470K, 5%, 1/4W	81349	RC076F4740
R16	010536	RES, METAL, 100K, 1%, 1/8W	31349	- RN5501003F
R17	010536	RES. METAL, 100K, 1%, 1/8W	81349	RN55C10U3F
R18	1 000474	RES, CARBON, 470K, 5%, 1/4W	81349	30.7854730
R19	012110	RES, CERMET, 1.96H, 1%, 1/4W	19647	MK 132

a di seri di seri di seri

and the second s

and a second second

aya a shi kasarata ku

Supervision of the

20

~

w

Figure 7-25

•	

Second Second

401726 -	PCB ASSY., SIG	- PCB ASSY., SIGMAL CONDITIONER (COMT'D) Figure 7-25	25 E	-
REF DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	MFG. P/N
R21	012111	RES, CERMET, 1.8M, 1X, 1/4W	19647	MK 132
R22	012110	RES. CERMET, 1.96M, 1%, 1/4W	19647	MK 132
R23	012109	RES, CERMET, 41.67K, 1%, 1/4W	19647	MK 132
R24	012108	RES, CERMET, 250K, 1%, 1/4W	19647	MK 132
R25	012108	RES, CERMET, 250K, 1%, 1/4H	19647	MK 132
R26	012109	RES, CERMET, 41.67K, 1X, 1/4W	19647	MK 132
R27	000300	RES, CARBON, 30 DHM, 5%, 1/4W	81349	RC076F 30UJ
R 28	000300	RES, CARBON, 30 DHM, 5%, 1/4W	81349	RC07GF 300J
R29	000470	RES, CARBON, 47 OHM, 5%, 1/44	80349	RC076F470J
R30	000470	RES, CARBON, 47 OHM, 5%, 1/4W	80349	RC076F470J
R31	000102	RES, CARBON, IK, 5%, 1/4W	81349	RC07GF102J
R32	012114	RES, METAL FILM, 316 OHM, 1X, 1/8W	81349	RN55C3160F
R33	012118	RES, METAL FILM, 1.5K, 1%, 1/8W	81349	RN55C1501F
R34	012118	RES, METAL FILM, 1.5K, 1%, 1/8W	81349	RN55C1501F
R.35	012114	RES, METAL FILM, 316 OHM, 1X, 1/84	81349	RN55C3160F
R36	012114	RES, METAL FILM, 316 OHM, 1X, 1/84	81349	RN55C3160F
R37	012118	RES, METAL FILM, 1.5K, 1X, 1/8W	81349	RN55C1501F
R 38	000105	RES, CARBON, IM, 5%, 1/4H	81349	RC07GF105J
R39	012118	RES, METAL FILM, 1.5K, 1%, 1/8H	81349	RN55C1501F
R40	012114	RES, METAL FILH, 316 OHM, 1%, 1/84	81349	RN55C3160F
R41	1 000102	RES, CARBON, 1X, 5%, 1/44	81349	RC076F1023
R42	000105	RES, CARBON, IM, 5%, 1/4W	81349	RC07GF105J
R43	101000	RES, CARBON, 100 OHM, 5%, 1/4W	81349	RC076F101J
R44	010628	RES, METAL, 3.01K, 1%, 1/8W	81349	RN55C3011F
		1 		·· · ·

401726 -	PCB ASSY., \$16	- PCB ASSY., SIGNAL CONDITIONER (CONT'D) Figure	7-25 E	1
REF DESIG.	RACAL-DANA P/N	DESCRIPTION	X	MFG. P/N
R45	010628	RES, METAL, 3.01K, 1X, 1/84	81349	RN55C 311 LF
R46	000101	RES, CARBON, 100 01M, 5%, 1/4W	81349	RC076F101J
847	012121	RES, CERMET, 82.5 0HM, 1%, 1/4H	19647	MK120
R48	000122	RES, CARBON, 1.2X, 5%, 1/4W	81349	RC076F122J
R49	012121	RES, CERMET, 82.5 OHM. 1X, 1/4W	19647	MK 120
R50	000102	RES, CARBON, 1K, 5%, 1/4W	61349	RC076F102J
R51	012084	RES, METAL FILM, 100 0HM, 1%, 1/8W	81349	RN55C10R0F
R52	010918	RES, METAL, 499 OHM, 1X, 1/8W	81349	RN55C4990F
R53	012121	RES, CERMET, 82.5 OHM, 1%, 1/4W	19647	МК120
R54	012121	RES, CERMET, 82.5 OHM, 1X, 1/4W	19647	MK 120
R 55	010918	RES, METAL, 499 OHM, 1%, 1/84	81349	RN55C499UF
R56	012084	RES, METAL FILM, 100 0HM, 1%, 1/84	81349	RN55C1UROF
R57	012084	RES, METAL FILM, 100 OHM, 1%, 1/84	61349	RN55CLURUF
R58	012084	RES, METAL FILM, 100 0HM, 1%, 1/8H	81349	RN55CLURUF
R59	012084	RES, METAL FILM, 100 OHM, 1%, 1/84	61349	RN55C10R0F
R60	012084	RES, METAL FILM, 100 OHM, 1%, 1/84	81349	RN55CJOROF
R61	012120	RES, CERMET, 1.5K, 1%, 1/4H	19647	MK120
R62	012122	RES, CERMET, 10 OHM, 1%, 1/44	SEE NOTE 2 TABLE 7.1	15-100
R63	012122	RES, CERMET, 10 0HM. 1%. 1/44	SEE NUTE 2 TABLE 7.1	1 CC-100
R64	012120	RES, CERMET, 1.5K, 1%, 1/4W	19647	MK 120
R65	012116	RES, METAL FILM, 475 0HM, 1%, 1/84	81349	RN55C4750F
R66	012124	RES, METAL FILM, 301 0HM, 1%, 1/8W	81349	RH53C3010F
R67	040310	POT, CERMET, TOP ADJ, 1K, 10%	32947	3250%-1-1.00
R63	012115	RES, NETAL FILM, 374 OIM, 1%, 1/84	81349	8465037405

REF DESTG.	RACAL-DANA P/N	DESCRIPTION	F SC	MFG. P/N
010	16/022	IC, DIGITAL	21/93	167012
111	230790	IC. DIGITAL	21793	230790
VR.I	220007	0100E, SILICO, ZENER	s1 449	<135 M
VR2	220007	DIODE, SILICO, ZENER	81349	11/51A
VR3	220007	0100E, SILICO, ZENER	81349	147514
VR4	220098	DIODE, ZENER, 3.94, 5%	04713	1859908
VR5	220098	DIODE, ZENER, 3.9V, 5%	04713	9 A 6 5 A 1
VR6	220098	DIODE, ZENER, 3.9V, 5X	1 (11)	IN59541
VR.7	220098	0100E, ZEMER, 3.9V, 5X	04713	1459734
VR8	220101	DIODE, ZENER, 3.3V, 5%	04713	11598c5
TM	601023	PLUG, JUMPER	16286	026-4802
21	080069	RES NETWORK, CERMET, 2.2K, 3R	11236	750-62-82.24
22	080068	RES NETWORK, CERMET, 470 DHM, 3R	11236	750-63-8470
23	080063	RES NETHORK, CERMET, 470 OHM, 3R	11236	750-63-8470
24	080069	RES NETWORK, CERMET, 2.2K, 3R	11236	750-63-82.2%
25	080064	RES NETHORK, CERMET, 330 OHM, 5R	11236	750-61-9330
26	080064	RES NETHORK, CERMET, 330 OHM, SR	11236	750-61-6330
27	080065	RES NETWORK, CERMET, 33 0HM, SR	11236	750-61-833
28	080040	RES NETWORK, CERMET, 22K, 8P4R, 2%, 1.1W	11236	750-33-8228.
62	60080	RES NETHORK, CERMET 100K, 6P3R, 2X, .9W	11236	750-63-81006
210	080064	RES NETWORK, CERMET, 330 DHM, 5R	11236	750-61-8330
Z12	080064	RES NETWORK, CERMET, 330 OHM, 5R	11236	750-61-R330
			the second	

REF DESIG.	RACAL-DAHA P/N	DESCRIPTION	FSC	MFG. P/N
R 69	012084	RES, METAL FILM, 100 0144, 1X, 1/84	64618	RN55C10R0F
R70	040310	POT, CERMET, TOP ADJ, 1K, 10%	32997	32664-1-102
R.71	040310	POT, CERMET, TOP ADJ, 1K, 10%	32997	3266W-1-102
R72	010925	RES, HETAL FILM, 1.33K, 1X, 1/8W	81349	RN55C1331F
R 73	010704	RES. METAL. 1K. 1X. 1/8W	81349	RN5501001F
R74	010704	RES, HETAL, 1K, 1X, 1/8W	81349	RN5501001F
R75	000161	RES, CARBON, 160 OHM. 5%, 1/4W	81349	RC07GF161J
R 76	000161	RES. CARBON, 160 OHM, 5X, 1/44	81349	RC076F161J
877	1/2000	RES. CARBON, 270 OHM. 5%, 1/4W	61349	RC076F271.J
R 78	000271	RES, CARBON, 270 OHM, 5%, 1/4W	81349	RC07GF 271J
R79	000103	RES. CARBON, 10K, 5%, 1/4H	81349	RCU7GF103J
R80	000680	RES, CARBON, 68 OHM, 5%, 1/44	81349	RC07GF 680J
R81	101000	RES, CARBON, 100 OHM, 5%, 1/44	81349	RC07GF101J
R82	001787	RES, CARBON, 20 OHM. 5%, 1/84	81349	RC056F200J
R83	001787	RES, CARBON, 20 0HM, 5%, 1/8W	81349	RC056F2003
R84	000101	RES, CARBON, 100 0HM, 5%, 1/4W	81349	RC076F101J
L1	230753	IC, DIGITAL, I & SENSITIVITY CONTROL	54473	3015C13
U2	230753	IC, DIGITAL, 1 & SENSITIVITY CONTROL	54473	3015613
U3	230754	IC, LINEAR	01295	VA78LIOACLP
04	230735	IC, COMPARATOR, DUAL ULTRA FAST	52648	5P9687DG
U5	230736	IC. INT., DUAL COMPARATOR	27014	LM2903N
U6	230750	IC, DIGITAL, ECL	04713	MC10216P
U7	230783	IC, ECL, HS QUAD 2-INPUT MUX	04713	MC10H158P
U8	230733	IC, DIGITAL, ECL FLIP-FLOP	04713	MC10231
110				

.

·

8-28

v -----

· -- ·

A to see we we will be

and a summary strange

(Constant)

3

-29

30

Figure 7-33

• •

401728 - PCB ASSY., AMCCZ SYNCH

56-59065/48 750-81-R500 240-AG-390 216~AG-390 5610-9-20 1-87022-0 95368-29-A0440-16 031-0100 302-200 KF2-256 453936 500022 401728 411726 242 -----1 MFG. P/N 1 w 02114 05972 78189 32559 91506 21793 06540 86928 91506 21793 00779 34785 21793 46384 11236 21793 -----FSC Figure 7-25 SCREW, PPH, SEMS ASSY., 4-40 X .312 (2 REQ'D) CONNECTOR, DIP, LOW PROFILE, 16P (2 REQ'0) POST, TERMINAL (TP5-12, W1 (2)) (10 REQ'0) SPACER, .2 CTR, .04 SHT, 2-LEAD (2 REQ'D) WASHER, LOCK, #2, LIGHT SERIES (4 REQ'0) WIRE, BARE COPPER, TRIMMED, SOLID, 22 GA 24 STANDOFF, SWAGE, 4-40 X .453 (2 REQ'D) RES NETWORK, CERMET, 500 OHM, 8P/R, SCREW, PPH, 2-56 X .438 (2 REQ'D) SCREW, PPH, 2-56 X .625 (4 REQ'D) WASHER, FLAT, #2, NYLON (2 REQ'D) CONNECTOR, DIP, LOW PROFILE, 40P PC BOARD, SIGNAL COND. (UNLOADED) BEADS, SHIELDING (8 REQ'D) NUT, PRESS, 2.56 (6 REQ'D) RETAINER, FOAM, ADHESIVE LOCTITE, 242, MED STR. 401726 - PCB ASSY., SIGNAL CONDITIONER (CONT'D) PCB ASSY., MCC2 SYNCH CLIP, FLAT, CABLE DESCRIPTION RACAL-DANA P/N 616252 617126 610612 611043 611060 615017 615019 611059 920563 610912 610227 611032 401728 411726 453936 600786 500022 080002 REF DESIG. 133 134 135 137 118 126 128 129 130 132 116 123 124 125 115 214 112 113

REF DESIG.	RACAL -DANA P/N	DESCRIPTION	FSC	MEG. P/N
C1	100062	CAP, CERAM, .01 MF0, 100V, 10%	12982	5121-100520 103K
62	100062	CAP, CERAM, .01 MFO, 1004, 10%	72982	3121-100-4550-
8	100062	CAP, CERAM, OI MED, 100V, 10%	72982	8121-100-25sev
C4	100062	CAP, CERAM, .01 MFD, 100V, 10%	12982	8121 - 100 5
<u>cs</u>	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-10054 1038
66	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-16 ⁸ 0 1038
C	100062	CAP, GERAM, .01 MFD, 1004, 10%	72982	8121-100-#5°. 1038
B	100062	CAP, CERAM, .01 MFD, ILOV, IOX	72982	5121-150571 103K
65	100062	CAP, CERAM, .01 NFD, 100V, 10%	72982	al 21 - 100 - *570-
C10	100062	CAP, CERAM, .01 MFD, 100V, 10%	72982	8121-100-14580-1 1038
51	100062	CAP, CERAM, .01 MF 0, 100V, 10%	72982	3121-100-4580 103K
C12	100062	CAP, CERAM, .01 HFD, 100V, 10X	12962	8121-100-4580 103k
c13	100062	CAP, CERAM, .01 MED, 100V, 10X	72982	8121-100-4520- 103K
5	200197	TRANSISTOR, NPM	04713	W5-H10
05	200197	TRANSISTOR, NPN	04713	MP S - H1 O
69	200197	TRANSISTOR, NPN	04713	MPS-HIU
64	200197	TRANSISTOR, NPN	04713	1475-rd C

920962

139

. .

Survey and the second

.

ananan ang

8-30

REF Desig.	RACAL-DANA P/N	DESCRIPTION	FSC	MFG. P/N
U1	230787	IC, DIGITAL, TRIPLE LINE REC'R	04713	MC 10116P
U2	230787	IC. DIGITAL, TRIPLE LINE REC'R	04713	MC10116P
U3	230442	IC, DIGITAL	04713	MC 10124
U4	230785	IC, DIGITAL, TRIPLE X OR GATE	04713	MC10H107
U5	230787	IC. DIGITAL, TRIPLE LINE REC'R	04713	MC10116P
U6	230789	IC. DIGITAL, ECL/TTL CHIP	66/12	230789
<i>נ</i> ח	230735	IC. COMPARATOR, DUAL ULTRA FAST	52648	SP96870G
12	080075	RES NETWORK, CERMET, 470 DIM, 7R	11236	750-81-R470
22	080073	RES NETWORK, CERMET, 470 OHM, SR	11236	750-61-8470
23	080073	RES NETWORK, CERMET, 470 0HM, 5R	11236	750-61-8470
24	080064	RES NETWORK, CERMET, 330 OHM, SR	11236	750-61-R330
25	£70080	RES NETWORK, CERMET, 470 0HM, 5R	11236	750-61-8470
26	080075	RES NETWORK, CERMET, 470 OHM, 7R	11236	750-81-8470
12	080064	RES NETWORK, CERMET, 330 OHM, 5R	11236	750-61-R330
Z8	080064	RES NETWORK, CERMET, 330 OHM, 5R	11236	750-61-8330
Z11	080004	RES NETWORK, CERNET, 4.7K, 6PSR, 2%	11236	750-61-R4.7K
Z12	080074	RES NETHORK, CERMET, 22K, 5R	11236	750-61-R22K
Z13	080004	RES NETWORK, CERNET, 4.7K, 6P5R, 2%	11236	150-61-84.7K
214	080004	RES NETWORK, CERMET, 4.7K, 6P5R, 2%	11236	750-61-R4.7K
Z15	080074	RES NETWORK, CERMET, 22K, 5R	11236	750-61-R22K
61	411728	PEB, AMCC2, SYMCH (UNLOADED)	21793	411728
20	601019	CONNECTOR, TERM. STRIP, 20P, (2 REQ'D)	55322	TS-120-G-A1

REF DESTG.	RACAL-DANA P/N	DESCRIPTION	FSC	MFG. P/N
21	611059	CONNECTOR, DIP, LOW PROFILE, 40P 915U6 240-A63381	91506	91506 240-A6 581
22	611060	CONNECTOR, DIP, LOW PROFILE, 16P (3 REQ'D)	91506	91506 210-AG3%

RACAL-DAVA	REF RACAL-DAVA		ECC	¥6.	REF DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	MFG. P/N
N/A			79447	-100111119	CR10	210108	DIODE, LIGHT EMITTING, RED	25088	1045122
100133		CAP, CERAM, .1 M U, LUW FROFILE, COM	1	651-104M	CR11	210106	DIODE, LIGHT EMITTING, RED	25088	LDH1112
1001 33	3	CAP, CERAM, .1 MED, LOW PROFILE, 20%	72982	8131LP-100- 651-104M	CR12	210106	DIODE, LIGHT EMITTING, RED	25088	1 LDH112
		CAO PEONA I MEN LOU PRIVELLE 201X	72982	8131LP-100-	CR13	210108	DIODE, LIGHT EMITTING, RED	25058	1 LDN5120
100133	 ν	CAT, CERNIT, 1. 11 21 104 100 1111 104		651-104M	CR14	210108	DIODE, LIGHT EMITTING, RED	25038	1018122
100133	- -	CAP, CERAM, .1 MFD, LOW PROFILE, 20%	72982	8131LP-100- 651-104M	CR15	210108	DIODE, LIGHT EMITTING, RED	25088	LDH51.1
201011		CAD TANTA 6 9 MED 35V 2015	05397	T355F685M035A5	CR16	210106	DIODE, LIGHT EMITTING, RED	25088	TTHUT -
871011	ρ,		72982	8131LP-100-	CR17	210106	DIODE, LIGHT EMITTING, RED	25088	· 104111.
1001	2			651-104M	CR18	210108	DIODE, LIGHT EMITTING, RED	25088	1045124
100133	13	CAP. CERAM1 MFD, LOW PROFILE, 20%	72982	8131LP-100- 651-104M	CR19	210106	DIODE, LIGHT EMITTING, RED	25088	11113 ·
	-	ran renam 1 MEN LOW PROFILE 20%	72982	8131LP-100-	CR20	210106	DIODE, LIGHT EMITTING, RED	25038	104112
	2			651-104M	CR21	210106	DIDDE, LIGHT EMITTING, RED	25088	LDH1112
100133	33	CAP, CERAH, .1 MED, LOW PROFILE, 20%	72982	8131LP~100- 651-104M	CR22	210106	DIDDE, LIGHT EMITTING, RED	25036	LPH112
	<u> </u>	con reash 1 MEN 1 NU PROFILE 201	72982	8131LP-100-	CR23	210108	DIODE, LIGHT EMITTING, RED	25088	10H9125
100133	ç	CAL, CENARI, .1 14 0, 104 - 20, 111 104		651-104M	CR24	210108	DIODE, LIGHT EMITTING, RED	25088	L0H5122
20106	, y	NINDE LENT EMITTING RED	25088	L0H1112	CR25	210108	DIODE, LIGHT EMITTING, RED	25088	LDM5122
001010 001017	9 ¥	DIONE LIGHT FMITTING, RED	25088	LDH1112	CR26	210108	DIODE, LIGHT EMITTING, RED	25088	. UDH5124
01010	20	DIODE LIGHTENER	25088	L DH5122	CR27	210108	DIODE, LIGHT EMITTING, RED	25088	1045122
210100	3	PLOOF LICHT CMITTING BED	25088	LDH1112	CR 28	210108	DIODE, LIGHT EMITTING, RED	25038	LD16127
		DIODE, LIGHT FAITTING, RED	25088	L041112	CR29	210106	DIODE, LIGHT EMITTING, RED	25088	LDH112
a01010	g 9	DIODE LIGHTENG, RED	25088	LDH5122	CR 30	1 210106	DIDDE, LIGHT EMITTING, RED	25088	LDH112
201010		DIONE LICKT EMITTING RED	25088	L0H1112	CR 31	210106	DIODE, LIGHT EMITTING, RED	25038	CINING)
210106	ро 90	DIODE I LEAT EMITTING. RED	25038	LDH1112	CR 32	210106	DIODE, LIGHT EMITTING, RED	25088	1941112
101012	3				-				

.

and a sub-

فمنتسخت

]]

1

(CONT'D)
DISPLAY KEYBOARD
DISPLAY
PCB ASSY
PCB
401727 -

ч.
7-36
Figure

REF DESIG.	RACAL-DANA P/N	DESCRIPTION	F SC	мf.G. Р/Х
0.55	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25088	01-76510
056	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25088	01-76510
057	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25088	
058	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25088	: DL-76510
059	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25068	0L+76510
0510	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25068	01-76510
0511	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25083	: DL - 76510
D\$12	210104	DISPLAY, 7 SEGMENT, 4 DIGIT	25088	0L3404
0513	210104	DISPLAY, 7 SEGMENT, 4 DIGIT	25068	0.34.54
۲J	601223	CARLE ASSY., 34 CONDUCTOR	52072	CA-03410850. 1267341052-5- 00-003
Rl	000561	RES, CARBON, 560 OHM, 5%, 1/44	81349	RCO76F501J
R.2	000561	RES. CARBON. 560 0HM. 5%, 1/4W	81349	RC07GF56LJ
R3	000103	RES. CARBON, 10K, 5%, 1/4W	81349	RC07GF103.2
R4	000103	RES, CARBON, 10K, 5%, 1/44	81349	RC076F1030
RS	000561	RES, CARBON, 560 0HM, 5%, 1/4W	81349	RC076F561.3
R6	000103	RES, CARBON, 10K, 5%, 1/4H	81349	80.070F103.0
R.7	000103	RES, CARBON, 10K, 5X, 1/44	: 81349	RC076F1033
S1	601211	SWITCH, PUSHBUTTON	51793	601211
S2	601211	SWITCH, PUSHBUTTON	21793	601211
53	601211	SWITCH, PUSHAUFTON	21/93	15.00
S4	601211	SWITCH, PUSHBUTTON	21793	601.11

401727 -		PCB ASSY., DISPLAY KEYBOARD (CONT'D) Figure 7-36	7-36	и,
REF DESIG.	RACAL -DANA P/N	DESCRIPTION	FSC	MFG. P/N
CR 34	210106	DIODE, LIGHT EMITING, RED	25088	LDH1112
CR 35	210106	DIODE, LIGHT EMITING, RED	25088	сон1112
CR 36	210108 -	DIODE, LIGHT EMITTING, RED	25088	LDH5122
CR 37	210108	DIODE, LIGHT EMITTING, RED	25088	LDH5122
СЯ 38	210108	DIODE, LIGHT EMITTING, RED	25088	LDH5122
CR39	210108	DIODE, LIGHT EMITTING, RED	25088	LDH5122
CR 40	210106	DIODE, LIGHT EMITTING, RED	25088	L0H1112
CR41	210108	DIODE, LIGHT EMITTING, RED	25088	LDH5122
CR42	210108	DIODE, LIGHT EMITTING, RED	25088	L0H5122
CR43	210106	DIODE, LIGHT EMITTING, RED	25088	LD11112
CR44	210106	DIODE, LIGHT EMITTING, RED	25088	СОИ1112
CR 45	210105	DIDDE. LIGHT EMITTING, RED	25088	LDH1112
CR 46	210108	DIODE, LIGHT EMITTING, RED	25088	LDH5122
CR47	210108	DIODE, LIGHT EMITTING, RED	25088	LDH5122
CR 49	210106	DIODE, LIGHT EMITTING, RED	25088	L0H1112
CR 50	210108	DIODE, LIGHT EMITTING, RED	25088	L0H5122
CR51	210108	DIODE, LIGHT EMITTING, RED	25088	L0115122
CR 52	210106	DIODE, LIGHT EMITTING. RED	25088	LDH1112
CR 53	210108	DIODE, LIGHT EMITTING, RED	25088	L0H5122
CR 54	210108	DIODE, LIGHT EMITTING, RED	25088	LDH5122
051	210105	DISPLAV, NUMERIC, RED, R.H. DECIMAL	25088	01-76510
052	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25088	0176510
053	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25088	0176510
DS4	210105	DISPLAY, NUMERIC, RED, R.H. DECIMAL	25088	0L-76510
				and a second

REF DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC		MFG. P/N	DESIG.	RAL-UMA P/N	DESCRIPTION
55	601211	SWITCH, PUSHBUTTON	21793		601211	\$29	601211	SWITCH, PUSHBUITON
95	601211	SWITCH, PUSHBUTTON	21793	1	601211	062	601211	SWITCH, PUSHBUTTON
50	601211	SWITCH, PUSHBUTTON	21793	1	601211	531	601211	SWITCH, PUSHBUITON
58	601211	SWITCH, PUSHBUTTON	21793	†	601211	532	601211	SWITCH, PUSHBUTTON
65	601211	SWITCH, PUSHBUTTON	21793	1	601211	533	601211	SWITCH, PUSHBUTTON
\$10	601211	SWITCH, PUSHBUTTON	21793	+	601211	\$63	601211 .	SWITCH, PUSHBUTTON
511	601211	SWITCH, PUSHBUTTON	217	21793 6	601211	\$35	601211	SWITCH, PUSHBUTTON
512	601211	SWITCH, PUSHBUTTON	217	21793 6	601211	S36	601211	SWITCH, PUSHBUTTON
E IS	601211	SHITCH, PUSHBUITON	217	21793 6	601211	S37	601211	SWITCH, PUSHBUTTON
514	601211	SWITCH, PUSHBUTTON	217	21793 6	601211	853	601211	SWITCH, PUSHBUTTON
515	601211	SWLTCH, PUSHBUTTON	21)	21793 6	601211	539	601211	SHITCH, PUSHBUTTON
516	601211	SWITCH, PUSHBUTTON	21)	21793 6	601211	S40	601211	SWITCH, PUSHBUTTON
517	601211	SWITCH, PUSHBUTTON	21.	21793 6	601211	541	920905	SWITCH, MOMENTARY, SPST
518	601211	SWITCH, PUSHBUTTON	51	21793 (601211	u1	230457	IC, LED DRIVER
519	601211	SWITCH, PUSHBUTTON	21.	21793 (601211	2	230457	IC. LED DRIVER
520	601211	SWITCH, PUSHBUTTON	21	21793 (601211	83	230386	IC. DIGITAL
<u>521</u>	601211	SWITCH, PUSHBUITON	21	51793	601211	14	230506	IC. INTERFACE 8-DIGIT LED DRIVES
522	. 601211	SWITCH, PUSHBUTTON	21	21793 1	601211	US	230386	IC, DIGITAL
523	601211	SWITCH, PUSHBUTTON	21	21793	601211	190	230386	IC, DIGITAL
S24	601211	SWITCH, PUSHBUTTON	21	21793	601211	u7	230636	1C, OCTAL BUFFER
525	601211	SWITCH, PUSHBUITON	21	21793	601211	U8	230368	IC, DEMILTIPLEXER
526	601211	SWITCH, PUSHBUITON	51	51793	601211			
S27	601211	SHITCH, PUSHBUTTON	21	21793	601211	21	080050	뜻 !
6.70		CULTAR DALEMENT	(C)	50760	601211	22	080023	RES METWORK, CERMET, 4.7K, BP7R,

32293 ICM72158-1J. 27014 74L5273

27014 7415135

750-101-8470

11236

11236 750-51-81.24

Contraction of the second

NAME

Contraction

J

]

.

SY., DIS	557., DISPLAY KEYBOARD (CONT'D) Figure 7-36	-36	*** ***
-DANA	DESCRIPTION	Я. У	HFG. P/N
11	SWITCH, PUSHBUTTON	21793	601211
11	SWITCH, PUSHBUTTON	21793	6U1211
11	SWITCH, PUSHBUITON	21793	601211
11	SWITCH, PUSHBUTTON	21793	601211
11	SWITCH, PUSHBUTTON	21793	601211
11 .	SWITCH, PUSHBUTTON	51793	501211
11	SWITCH, PUSHBUTTON	21793	601211
11	SWITCH, PUSHBUTTON	21793	601211
11	SHITCH, PUSHBUTTON	21793	601211
11	SWITCH, PUSHBUTTON	21793	601211
11	SHITCH, PUSHBUTTON	21793	601211
11	SWITCH, PUSHBUITON	66715	601/11
05	SWITCH, MOMENTARY, SPST	51915	a1519
57 .	IC, LED DRIVER	50579	1CM/2184
57	IC, LED DRIVER	50579	10M72)84
186	IC, DIGITAL	27014	74.5273

33

8-:

				*			
101327	ACT TO ACCY DIS	SPLAY KEYBOARD (CONT'D)	Figure 7-36	Ŀ	404331 - A	- ASSY., REAR PANEL	13
REF		ISSERIPTION	FSC	M ⁶ 6.	REF DESIG.	RACAL -DANA P/H	DESCRIPTION
26	411727	PCB, DISPLAY, KEYBOARD (UNLOADED)	21793	411727	8200	921015 .	FAN, DC, 20 CFM, 2.38 SQ
29	454817	SPACER, LED. 7 POSITION (2 REQ'D)	21793	454817	. C200	110126	CAP, TANTA, 5.8 MFD, 35V,
8	454817-021	SPACER, LED, 3 POS. MOD.	21793	454817-021	C201	110126	CAP, TANTA, 6.8 MFD, 35V,
31	454817-022	SPACER, LED, 4 POS. MOD.	21793	454817-022			and a statement of the state
39	611057	SPACER, LED, 1 POS. (7 REQ'D)	21/93	611057	CR200	230594	IC, FULL WAVE RECT. BRIDG
40	611065	SPACER, 14-PIN DIP (2 REQ'D)	32559	814-100	J211	601219	CONNECTOR, PWR, EMI FILTE
43	921007	CAP, SWITCH, GRAY (25 REQ'D)	21793	921007			
44	921009	CAP, SWITCH, BLUE	21793	921009	PII	601215	CONNECTOR, PWR, HOUSING,
46	921049-01	cap, switch, "1"	21793	921049-01	P13	601216	CONNECTOR, PWR, HOUSING,
47	921049-02	CAP, SHITCH, "2"	51793	921049-02	P20	611055	CONNECTOR, CABLE, 4 PIN
48	921049-03	CAP, SWITCH, "3"	21793	921049-03	0500	200301	TRANSISTOR, PNP, PMR, 751
49	921049-04	CAP, SWITCH, "4"	21793	921049-04	0201	200302	TRANSISTOR, NPN, PWR, 751
50	921049-05	CAP, SWITCH, "5"	21793	921049-05	,		
51	921049-06	CAP, SWITCH, "6" (2 REQ'D)	21793	921049-06	5200	601112	SWITCH, ROCKER, DPST
52	921049-07	CAP, SWITCH, "7"	21793	921049-07			
53	.921049-08	CAP, SWITCH, "8"	21793	921049-08	u200	230788	IC, LINEAR, V REG
54	921049-09	CAP, SWITCH, "0"	21793	921049-09	5	404331-001	ASSY., REGULATOR
55	921049 -010	CAP, SWITCH, "."	21793	921049-010	5	404331-002	ASSY., POWER RECPILE
56	921049-011	CAP, SWITCH, "EXP"	21793	921049-011	10	454592	BODT, CONN. INSULATOR
57	921049-012	CAP, SWITCH, "CE"	21793	921049-012	11	454763	PANEL, REAR
58	921049-013	CAP, SWITCH, *+/-*	21793	921049-013	13	454822-020	HOUSING, FAN, STD.
					14	454823	GUARD, FINGER, FAN

· · · · · ·

etternet community for

3

	RACAL -DANA P/N	DESCRIPTION	FSC	м:G. Р/Н
T	921015 .	FAN, DC, 20 CFM, 2.38 SQ	21793	921015
	110126	CAP, TANTA, 6.8 MFD, 35V, 20X	05397	13556835M355-44
	110126	CAP, TANTA, 6.8 MFD, 354, 20%	05397	1355F635M035Mu
1	230594	IC, FULL WAVE RECT. BRIDGE	27173	vii] 4.8
[601219	CONNECTOR, PWR, EMI FILTER	05245	6,14
	601215	CONNECTOR, PWR, HOUSING, 15P	67700	1-350244-9
	601216	CONNECTOR, PWR, HOUSING, 6P	00779	1-350241-9
	611055	CONNECTOR, CABLE, 4 PIN	00779	530554 - 3
	200301	TRANSISTOR, PNP, PWR, 75W	04713	MJÉ 24557
	200302	TRANSISTOR, NPN., PWR., 754	04713	MJE 3U55T
	601112	SWITCH, ROCKER, DPSI	ROTE 3 TABLE 8-1	1855.11.02

21793 404331-00) 21793 404331-002

765191 454763

21793

21793

454822+020

21743

454823 154824 454825

21793 21793 21793

HEATSINK, BRKF, RIGHT HEATSINK, BRKT, LEFT

454824 454825

15 16

LM340AT-5.0

04713

ς.

ы

Figure 7-39

8-34

.

-35

-		
Э		

No.

with the second

(CONT • D)	
PANEL	
REAR	A MAG
ASSY.,	ANAD INCOM
404331 - ASSY., REAR PANEL (CONT'D)	

Figure 7-39

-

۷

	and more frictions			
REF DESIG.	RACAL - DANA P/N	DESCRIPTION	FSC	MFG. P/N
17	52222	WIRE, TEFLON, STR, 18G, RED		
18	500052	WIRE, TEFLON, STR, 18G, BLK	1	-
19	190005	WIRE, TEFLON, STR, 18G, WHT	ŀ	
20	500064	TUBING, SHRINK, .093ID, BLK		
21	522333	WIRE, TEFLON, STR, 18G, ORG	1	
22	500070	WIRE, TEFLON, STR, 186, BLK/RED		
23	500071	WIRE, TEFLOW, STR, 18G, BLK/ORG		-
24	500074	WIRE, TEFLON, STR, 18G, WHT/ORG	1	
25	522244	WIRE, TEFLON, STR, 18G, YEL	1	
26	500212	WIRE, TEFLON, STR, 18G, GRN	-	
27	500214	WIRE, TEFLON, STR, 18G, BRN		
28	500215	WIRE, TEFLON, STR, 186, GRN/YEL	-	
- 62	500216	WIRE, TEFLON, STR, 186, BLU		
90	522777	WIRE, TEFLON, STR, 18G, VIO	.	
31	600022	LUG, SOLDER	83330	1416-6
33	600745	TERMINAL, RECEPTACLE	00779	60196-3
35	601011	TERMINAL, CRIMP039 DIA	00779	60059~2
38	601212	TERMINAL, CRIMP, 18-26	00779	641294-1
44	610777	CABLE TIE	53421	T18R
46	610820	WASHER, SHOULDER, TO-220	13103	14875
48	610851	WASHER, INSULATING, TIP-32 STYLE	18565	60-11-5791- 1674
49	610889	SCREW, PPH, 4-40 X .375		
50	500056	TUBING, CLR, 3/16" DIA		
51	611052	KEY, POLARIZING, PLUG	00779	87077-1

•

RACAL -DANA			
r/a	DESCRIPTION	FSC	MFG. P/N
611053	TERMINAL, CRIMP (2 REQ'D)	00779	530553-2
615068	SCREW, PPH, 6-32 X 1.50 (4 REQ'U)	-	1
616252	SCREW, PPH, SEMS ASSY., 4-40 X .312 (4 REQ'D)	73189	
617005	NUT, HEX, 6-32		
617103	WASHER, FLAT, #6, LIGHT SERIES (4 REQ'D)		ļ
617128	WASHER, LOCK, #6, LIGHT SERIES (4 REQ'D)	1	8
920364	FUSE, SLO BLO, IA	75915	313.0015
	053 068 2252 2252 103 1103 1128 3364		TERMINAL, CRIMP (2 REQ'D) TERMINAL, CRIMP (2 REQ'D) SCREW, PPHI, 6-32 X 1.50 (4 REQ'U) SCREW, PPH, SEMS ASSY., 4-40 X .312 (4 REQ'D) SCREW, PPH, SEMS ASSY., 4-40 X .312 (4 REQ'D) NUT, HEX, 6-32 NUT, HEX, 700 X NUT, 700 X NUT,

7	ż	
	Ę.	
s	10	

Q	-2	R
0	-0	Υ.

			*-	
404378 -	ASSY., REAR IN	404378 - ASSY., REAR IMPUT (GPT. 01) Figure 7-40	7 -40	A 1
REF DESIG.	RACAL - DANA P/N	DESCRIPTION	FSC	M5G. P/H
-	401752	PCB ASSY., REAR INPUT	21/93	401/52
5	601222	CABLE ASSY., 72 CONDUCT	21793	601222
1	611058	STANDOFF, 6-32 X 1.25 (5 REQ'D)	06540	8224 -55 -0632 -F
6	616255	SCREW, PPH, SEMS ASSY (9 REQ'D)	21793	616255
	-			

Start States and states and states

productory.

Figure 7-41

401752 -	401752 - PCB ASSY., REAR INPUL	AR INPUT		0
REF DESIG.	RACAL-DANA P/N		FSC	ж.б. Р/Н
[411752	PCB, REAR INPUT (INLOADED)	21793	411752
4	601213	CONNECTOR, EDGE, PLUG 72 PIN (2 REQ'D)	57856	PR36-6141-15
6	610227	NUT, PRESS, 2-56 (4 REQ'D)	46384	KF2~256
8	615017	SCREW, PPH, 2-56 X .438 (4 REQ'D)	******	An Andrewson and
6	920962	LOCTITE, 242, HED STR	05972	242
10	610198	WASHER, FLAT, NYLON, #4 (4 REQ'D)	86928	5610-10-33

: | Bussia Same-E. í. V

13

-37

404386 1188 MEG. J 21793 53421 FSC Figure 7-42 WASHER, FLAT, #4, LIGHT SERIES (2 REQ'D) WASHER, LOCK, #4, LIGHT SERIES (2 REQ'D) SCREW, METRIC, M3 X 8 (2 REQ'D) OSCILLATOR ASSY DESCRIPTION CABLE FIE 404384 - 0PT. 04E, 0SCILLATOR RACAL - DAVA 404386 610777 611067 617102 617127 REF DESIG. 2 o, ~

21793 23005 11/93 53421 00779 00779 16/12 21793 FSC ł -----WASHER, FLAT, #4, LIGHT SERIES (2 REQ'D) WASHER, LOCK, #4, LIGHT SERIES (2 REQ'D) WIRE, TEFLON, STRANDED, 24 GA, WHI /RED WIRE, TEFLON, STRANDED, 24 GA, GRN SPACER, 1/4 D X 1/2 LG (2 REQ'D) SCREW, METRIC, M3 X 10 (2 REQ'D) TUBING, SHRINK, .125 10, BLK CABLE, COAX, LOW THERMAL CONNECTOR, CABLE, 5-PIN TUBING, SHRINK, .093 10 KEY, POLARIZING, PLUG FREQUENCY STO, 5 MIL PCB ASSY, DUNILER TERMINAL, CRIMP 404386 - 0SCILLATOR ASSY. (0PT. 04E) DESCRIPTION CABLE TIE RACAL-DANA P/N 500174 524555 524929 611053 454879 617102 500003 610777 611052 401822 500064 610304 611074 617127 611056

2 Ξ 2 15 1 18 20 22 23

ç œ

~

0731-51

101.3.

950119

P/N.

REF DESIG.

Ą

ب

Figure 7-43

8/1-1-001-3#B

1

500173

530553-2 87077-1

8	 3	8	

	ł
DOUBLER	
	1
<u>, </u>	ł
PCB ASSY.	
~	
D D	ł
ŧ	ł
1822	

401822 - P RLF DK516.	PCB ASSY., UOUBLER RACAL-UANA DES P/N DES	LER Figure 7-44 DESCRIPTION FS	-44 FSC 95275	A MFG. P/N vJ12u6Y1u3HF
π , μ.π.	K-22-1029		14433	
	10151	сноке, 10%, 100 Он	83125	(A)LUOUI
	200299	IRARS, PNP	04/13	ปปนก
	200298	TRANS, NPN	04713	2N39U4
	K-20-5776	RES, CHIP, 33 OHN, 1/84, 5%, 200V	05940	MCR18-33 OHM-5%
	R-20-5764	RES, CHIP, 100 0HM, 1/84, 5%	65940	MCR18-100 0HM-5%
	R-20-5792	RES, CHIP, 1K, 1/8W, 52, 200V	65940	MCR19-1K+5X
	R-20-5785	RES, CHIP, 470 OHM, 1/84, 5%	65940	MCR18-470 UHM-5%
	R-20-5794	RES, CHIP, 1.5K, 1/84, 5X, 200V	65940	MCR18-1.5K-5%
	R-20-5798	RES, CHIP, 3.9K, 1/8W, 5%, 200V	65940	MCR18-3.9K-5%
	R-20-5794	RES, CHIP, 1.5K, 1/8W, 5X, 200V	65940	MCR18-1,5K-5%
	R-20-5792	RES, CHIP, IK, 1/84, 5%, 200V	p5940	MCRI3-IK-5%
	8-20-5808	RES, CHIP, 39K, 1/84, 5%, 200V	65940	MCR18-39K-5X
	R-20-5803	RES. CHIP, 15K, 1/84, 5%, 200V	65940	MCR18-15K-5X
	8-20-5816	RES, CHIP, 330K, 1/84, 5%, 200V	65540	MCR18-330K-5X
	R-20-5768	RES. CHIP. 10K. 1/8W, 5%, 200V	65940	MCR18-10K OHM-51
	R-20-5792	RES, CHIP, 1K, 1/84, 5%, 200V	65940	MCRI8-IX-5%
	R-20~5798	RES, CHIP, 3.9K, 1/8W, 5%, 200V	65940	MCR18-3.9K-5X
	R-20-5764	RES, CHIP, 100 0HM, 1/84, 52	65940	MCR18-100 UHM-5X
	R-20~5792	RES, CHIP, 1K, 1/8W, 5%, 200V	65940	MCRI8-IK-5X
	R-20-5814	RES, CHIP, 51 OHM, 1/8W, 5%, 200V	65940	MCR18-51 OIIN-5%
	R-23-7149	TRANSFORMER	21793	R-23-7143
	R-24-3537	TERMINAL ASSY.	51743	R-24-3537
	411822	PCB, DOUALER (UNLUADED)	21793	411822
	R-24-3519	AV LUGS (3 REQ'D)	19738	AVLUG1107/0208

REF ES IG.	RACAL -DANA	DESCRIPTION I	FSC	MFG. • P/H
	920204	FUSE. SLO BLO50A., 250V	c1637	25915 Jaûl/2nud

•

A . IT C A STOCK PORT

A Second Second

Second Second

4042	404293 - BUIIUM LUVEK ASSEMBLT	ADDEMBLY rigure / -40		
REF. DESIG.	. RACAL-DANA G. P/N	DESCRIPTION	FSC	MFG. P/N
	454351	BAIL	21793	454351
2	454354	COVER	51793	454354
m	920958	RIVET (4 REQ'D)	98388	3188
4	454355	PAD, FOOT (4 REQ'D)	21793	454355
5	920504	ADHESIVE, SCOTCH GRIP	04963	4475
6	454621	F00T (4 REQ ⁴ D)	21793	454621
<u>_</u>	610554	SCREW, TAP, #8-18x3/8; TYPE B (4 REQ'D)	08226	PTH-8-18x3/8- SS-BLK
8	454542	PLATE (4 REQ'D)	21793	454542

....

)

J

39

8-3

• .

404183 - RACK SLIDE KIT Figure 7-49

,

.

.....

404183 ~	404103 - KAUN JEINE ALI		T	
REF. DESIG.	RACAL-DANA P/N	DESCRIPTION	FSC	MFG. P/N
	454597	RETAINER, COVER (2 REQ'D)	21793	454597
5	454488	KIT, BRACKET (INCLUDES ITEMS 6 THRU 10)	21793	454488
3	610920	NUT, RETAINER (8 REQ'D)	21793	610920
4	615091	SCREW, PPH, 10-32x.500 (8 REQ'D)	21793	615091
5	454489	SLIDE (2 REQ'D)	21793	454489 .
9	1	SCREW, PPH, 8-32x.375 (8 REQ'D)	96906	MS35206-243
7	j,	BRACKET (4 REQ'D)	05236	SP0551
8	8	NUT, #8-32 (8 REQ'D)	96906	MS35649-282
6	PF -	WASHER, LOCK , #8 (8 REQ'D)	90690	MS35338-42
10	*	WASHER, FLAT, #8 (8 REQ'D)	88044	AN960-8
11	610910	SCREW, PPH, 8-32x.312 (8 REQ'D)	21793	610910
12	615325	SCREW, PFH, 8-32x.500 (4 REQ'D)	21793	615325
13	610921	WASHER, FLAT, #8 (2 REQ'D)	21793	610921
14	454422	EAR, MOUNTING (2 REQ'D)	21793	454422
15*	615093	SCREW, PPH, 10-32x.750 (4 REQ ['] D)	21793	615093
15*	611011	SCREW, PFH, M4x12 (4 REQ'D)	21793	611011
16	454490	MOUNTING BLOCK, SLIDE (6 REQ'D)	21793	454490
17	454323	INSERT, CORNER (2 REQ'D)	21793	454323

. '

*For Ref. Desig. 15, use screw with English or metric dimensions as appropriate.

Contra cons

.

.

.

·