

The Electronics Group



UNIVERSAL COUNTER

RACAL-DANA

RACAL-DANA INSTRUMENTS INC.

4 Goodyear Street, P.O. Box C-19541, Irvine, Ca 92713, USA. Telephone: (714) 859-8999. TWX: 910-595-1136, TLX: 678-341

RACAL-DANA INSTRUMENTS LTD.

Hardley Industrial Estate, Hythe, Southampton, England SO4 6ZH Telephone: Southampton (0703) 843265 Telex: 47600 Cables: Technico, Hythe, Southampton

RACAL-DANA INSTRUMENTS S.A.

18 Avenue Dutartre, 78150 Le Chesnay, France Telephone: (3) 955 88 88. TLX: 697 215

RACAL-DANA NSTRUMENTS GmbH

Frankenforsterstrasse 21, 5060 Bergisch Gladbach 1, Federal Republic of Germany. Telephone: 02204 60081. TLX: 8878428

RACAL-DANA INSTRUMENTS ITALIA srl

Via Mecenate 84/A, 20138 Milano MI, Italy. Telephone: (02) 5062767/5052686/503444. TLX: 315697



PUBLICATION DATE: DECEMBER 1987

Copyright © 1987 by Racal-Dana Instruments Ltd. Printed in England. All rights reserved. This book or parts thereof may not be reproduced in any form without written permission of the publishers.

LETHAL VOLTAGE WARNING

VOLTAGES WITHIN THIS EQUIPMENT ARE SUFFICIENTLY HIGH TO ENDANGER LIFE.

COVERS MUST NOT BE REMOVED EXCEPT BY PERSONS QUALIFIED AND AUTHORISED TO DO SO AND THESE PERSONS SHOULD ALWAYS TAKE EXTREME CARE ONCE THE COVERS HAVE BEEN REMOVED.

RESUSCITATION



TREATMENT OF THE NON-BREATHING CASUALTY

(rubber mat, wood, linoleum).



SHOUT FOR HELP. TURN OFF WATER, GAS OR SWITCH OFF ELECTRICITY IF POSSIBLE

Oo this immediately. If not possible don't waste time searching for a tap or switch.



REMOVE FROM OANGER: WATER, GAS, ELECTRICITY, FUMES. ETC.

Use rubber gloves, dry clothing, length of dry rope or wood to pull or push casualty away from the hazard.

Safeguard yourself when removing casualty from hazard. If casualty still in contact with electricity, and the supply cannot be isolated, stand on dry non-conducting material

REMOVE OBVIOUS OBSTRUCTION TO BREATHING

If casualty is not breathing start ventilation at once.



SEND FOR DOCTOR AND AMBULANCE

DOCTOR	AMBULANCE	HOSPITAL	Nearest First Aid Post
TELEPHONE	TELEPHONE	TELEPHONE	· · · · · · · · · · · · · · · · · · ·

Crown Copyright; reprinted by Racal Group Services Ltd. with the permission of Her Majesty's Stationery Office



HANDBOOK AMENDMENTS

Amendments to this handbook (if any), which are on coloured paper for ease of identification, will be found at the rear of the book. The action called for by the amendments should be carried out by hand as soon as possible.

TABLE OF CONTENTS

Paragraph	Title	Page
SECTION 1	TECHNICAL SPECIFICATION	1-1
SECTION 2 1 2 3 4 6 8 9 10 11 12 13 15 16 17 18 19 20 21 22 23 24 25 26 26 26 27 28 29 30 34	GENERAL DESCRIPTION Introduction Measurement Functions Frequency A Function Period A Function Time Interval Function Total A by B Function Ratio A/B Function Total A Function Time Function Check Function Check Function Signal Input Channels Low-Pass Filter Null Function Delay Function Dolay Function Display Format Hold Feature Resolution and Gate Time Standby Mode Initialization Options Available Frequency Standards (04X Options) Reference Frequency Multiplier (Option 10) Reference Input and Output (Option 02) GPIB Interface (Option 07) Rack Mounting Kits 	
SECTION 3 1 3 5 6 9 11 13 14 14 14 15 16	PREPARATION FOR USE Unpacking Power Supply AC Line Voltage Setting Line Fuse Power Cord Functional Check Frequency Standard Trigger Level Output Preparation For Use With the GPIB Introduction Connection to the GPIB Address Setting and Display	3-1 3-1 3-1 3-2 3-2 3-2 3-2 3-3 3-3 3-3 3-3 3-3 3-4 3-4

Contents 1

18 21 25 28 29 31 33 34 35 35 35 37 40 43 46 48 49 51	<pre>GPIB Check</pre>	-6 -7 -8 -9 -10 -10 -11 -12 -13 -14 -15 -16
SECTION 4	OPERATING INSTRUCTIONS 4	-1
1	Introduction 4	
2	Description of Controls, Indicators and Connectors 4	
2	Front Panel Items 4	
2 3	Rear Panel Items	
4	Frequency Measurement 4	
5	Period Measurement 4	
6	Time Interval Measurement 4	
7	Totalize Measurement 4	
7	Total A by B (Electrical 4	
8	Total A (Manual) 4	-15
9	Phase Measurement 4	-16
10	Ratio Measurement 4	
11	Time Measurement 4	
13	Setting and Measuring the Trigger Level 4	-19
14	Instrument Checks 4	
15	Display Resolution 4	-20
20	Setting the Display Resolution 4	-21
21	Gate Time 4	-21
23		-22
27	Stop Circuit Delay (Hold Off) 4	-23
27		-23
29	Displaying the Delay 4	-24
30		-24
32		-24
33	Average of 100 Readings 4	-24
38	Special Functions 4	-25
38		-25
40		-25
41	Error Codes 4	-25
42	Clearing the Error Codes 4	-26

43 43 44 46 47 49 50	Using the Battery Pack Option
SECTION 5 1 2 3 8 9 10 11 13 14 16 20 22 24 27 28 29 30 32	OPERATION VIA THE GPIB5-1Introduction5-1GPIB Operating Modes5-1Talk Only Mode5-1Addressed Mode5-2Data Output Format5-2Deferred Commands and Immediate Commands5-2Service Request5-4Status Byte5-6Local Lockout5-6Device Clear and Selected Device Clear5-8Go to Local5-8Untalk and Unlisten5-8Input Command Codes5-8Special Function Register5-14
SECTION 6 1 3 6 6 11 27 27 32 39 39 42 46 46 46 50 54 54 56 63 63 63 69 83 83 87	PRINCIPLES OF OPERATION6-1Introduction6-1Functional Systems6-1The Channel A and Channel B System6-3Functional Description6-4The Measurement System6-5Functional Description6-5Circuit Description6-7The Display System6-7Functional Description6-8Circuit Description6-7The Display System6-7Functional Description6-8Circuit Description6-8Circuit Description6-8The Keyboard System6-10Circuit Description6-11The Microprocessor System6-12Functional Description6-13The Standby and IRQ System6-14Functional Description6-15The Power Supply System6-17Functional Description6-16Circuit Description6-15The Power Supply System6-17Functional Description6-16Circuit Description6-17

Contents 3

93 93 96 104 104 108 119 123 125 128 133 135 142 142 163	The Frequency Standard System6-18Functional Description6-19Circuit Description6-19The Reference Frequency Multiplier (Option 10)6-20Functional Description6-20Circuit Description6-21The GPIB Interface (Option 55)6-23Introduction6-23Address Setting and Recognition6-23Writing to the Bus6-24Serial Pol16-25Data Transfer Between Microprocessors6-25Functional Description6-26Functional Description6-26Comparison6-26
SECTION 7	MAINTENANCE 7-1
1	Introduction
2	Test Equipment Required 7-1
4	Dismantling and Reassembly 7-1
4	Introduction 7-1
5	Instrument Covers 7-3
7	Front Panel
9	Rear Panel 7-3
11	Display Board 7-4
13	Special Functions for Diagnostic Purposes 7-4
14	Special Function 21 7-5
15	Special Function 70
16	Special Function /1 /-5
17	Fault Finding
19	Setting Up After Repair
19	Introducion
21	Channel A Input System 7-23
25 29	Channel B Input System 7-25 Frequency Doubler 19-1238 (Options O4A and O4B) 7-27
31	Reference Frequency Multiplier 19-1164 (Option 10) 7-27
33	Battery Pack 11-1625 (Option 07) 7-28
45	Internal Frequency Standard: Routine Calibration 7-31
45	Standard Oscillator and TXCO Option 7-31
45	Ovened Oscillator Options 04A and 04B 7-32
48	Overall Specification Check 7-33
48	Introduction
51	Channel A Sensitivity PVP 7-34
54	Channel B Sensitivity PVP 7-36
57	Attenuator PVP
59	Filter PVP
61	Time Interval PVP 7-40
63	Trigger Level PVP
65	AC/DC Coupling PVP 7-42

67		nput Sensitivity PVF				
69	10 MHz Standard Out	2 only) put Level PVP				
71	(Reference Option O Internal Frequency	2 only) Standard PVP	••••	• • • •	7-44 7 - 45	
· .						
Parts List : BNC Mou Parts List : Display Parts List : Mothert Parts List : GPIB As Parts List : Referer Parts List : Referer Parts List : Oscilla	Inting Board 19-3003 Assembly 19-3002 Assembly 19-30 Sembly 19-1146 Ince Frequency Multip Ince Frequency Double Ator Assembly 19-120	04 lier Assembly 19-116 r Assembly 19-1238	54 	· · · · · · · · · · · · · · · · · · ·	8-1 8-2 8-4 8-14 8-16 8-19 8-21	
Internal Layout: . Display Assembly 19-	-3002:	Component Layout	• • • • • •		Fig.	2
Motherboard Assembly	/ 19-3004:	Circuit Diagram Component Layout Circuit Diagram Circuit Diagram	· · · · · · · · · · · · · · · · · · ·	• • • • • • • • • •	Fig. Fig. Fig.	4 5 6
GPIB Assembly 19-114	16:	Circuit Diagram Component Layout Circuit Diagram	· · · · · · · · · · · · · · · · · · ·	• • • • •	Fig.	8
Reference Frequency	Multiplier 19-1164:	Component Layout			Fig.	10
Reference Doubler 19	9-1238:	Circuit Diagram Component Layout	••••		Fig.	12
Oscillator Assembly Battery Board Assmbl Switch Board Assembl Battery Pack Assembl	ly 19-1203: ly 19-1242:	Circuit Diagram Component Layout Component Layout Component Layout Circuit Diagram	· · · · · · · · · · · · · · · · · · ·	· · · · ·	Fig. Fig. Fig.	14 15 16
		••••••••••••••••••••••••••••••••••••••			Fig.	18

LIST OF TABLES

Table	Title	Page
3.1 3.2	GPIB Connector Pin Assignment Address Switch Settings	3-4 3-5
4.1 4.2	Resolution and Gate Time Error Codes	4-21 4-25
5.1 5.2 5.3 5.4 5.5 5.6 5.7 5.8 5.9 5.10 5.11 5.12 5.13 5.14 5.15 5.16 5.17 5.18	Output Message Format	5-4 5-5 5-9 5-9 5-10 5-10 5-11 5-12 5-13 5-14 5-14 5-14 5-14 5-15 5-15
6.1	Control Signals	6-8
7.1 7-2 7-3 7-4 7-5 7-6 7-7	Test Equipment Required	7-4 7-29 7-32 7-33 7-35
7-7 7-8 7-9 7-10 7-11 7-12 7-13	Channel B Sensitivity Channel B Sensitivity Time Interval PVP Readings	7-37 7-37 7-41 7-41 7-45

1990 FD 511 Contents 6

LIST OF ILLUSTRATIONS

Fig. 3.1 3.2	TitlePagePCB to Motherboard ConnectionConnector Alignment3-15
4.1	Use of Stop Circuit Delay 4-23
6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 6.9 6.10 6.11 6.12 6.13	Functional Block Diagram6-2The Channel A and Channel B System6-3The Measurement System6-6Basic Recipromatic Counting Technique6-6The Display System6-9The Keyboard System6-11The Microprocessor System6-12The Standby and IRQ System6-14The Power Supply System6-179423 and 9444 Oscillators6-18The Reference Frequency Multiplier6-20Pulse Generator Waveforms6-21The Battery Pack6-27
7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.8 7.9 7.10 7.11 7.12 7.13 7.14 7.15 7.16 7.17 7.18 7.19 7.20 7.21 7.22 7.23 7.24 7.25 7.26 7.27 7.28	Fault Finding Flowchart Part 1
7.29	(Standard Oscillator and TXCO Option) 7-45 Connections for Internal Frequency Standard PVP: (Ovened Oscillator Options) 7-46

1990 FD 511 Contents 7

Input Characteristics

F

Frequency Range		_
Input A	DC to 120MHz DC coupled 10Hz to 120MHz AC coupled	Accuracy *
Input B	DC to 100MHz DC coupled 10Hz to 100MHz AC coupled	Time Inte
Sensitivity Sine Wave	25mVrms DC to 100MHz 50mVrms to 120MHz	Range Single Averagec
Pulse	75mV p-p, 5ns min. width	Input Common
Dynamic Range (x 1 attenuation)	75mV to 5V p-p to 50MHz 75mV to 2.5V p-p to 100MHz 150mV to 2.5V p-p to 120MHz	Separate
Signal Operating Rang		Trigger Slo
x 1 attenuation x 10 attenuation	±2.5V ±25V	LSD Displa
Input Impedance (non Separate Mode		Resolution [*] Accuracy* (
(x1/x10) Common Mode (x1) Common Mode (x10)	500kohm //≪55pF	
Maximum Input (witho x1 attenuation	ut damage) 260V(DC + ACrms), DC to 2kHz Decreasing to 5Vrms, at 100kHz and above	Time Dela Available on Range
x10 attenuation	260V(DC + ACrms), DC to 20kHz Decreasing to 50Vrms at 100 kHz and above	Step Size Accuracy
Coupling	AC or DC	Period A
Low Pass Filter	50kHz nominal (Input A selectable)	
Trigger Slope	+ve or -ve	Range
Attenuator	x1 or x10 nominal	Digits Displ
Trigger Level Range Manual		LSD Display
x1 attenuation x10 attenuation	±2.8V typical ±28V typical	Accuracy* (
Trigger Level Output Range	±2.8V typical	Accuracy (
Accuracy* x1 (sep/common)	$\pm 10 \text{mV} \pm 5\%$ of V output	Ratio A/B
x10 (separate mode)	\pm 100mV \pm 7% of V output	Specified for
Impedance	10kohm nominal	Range
Measurement Mod	les	LSD Display 4-8 digits se
Frequency A		Resolution'
Range	DC to 120MHz	
Digits Displayed	3 to 8 digits plus overflow	Accuracy*

 $F \times 10^{-D}$ (D = No. of digits, F = Freq. rounded up to next decade)*

Resolution *(Hz)	\pm LSD \pm (Trig. Error* x Freq.)/Gate Time
Accuracy *(Hz)	\pm Resolution \pm (Timebase Error x Freq.)
Time Interval	
Range Single	100ns to 8 x 10⁵ sec
Averaged	10ns to 8 x 10 ⁵ sec
Input	
Common Separate	Input A START and STOP Input A START Input B STOP
Trigger Slopes	+ve or -ve Selectable START and STOP
LSD Displayed	100ns min. (10ns with averaging)
Resolution* (sec)	\pm LSD \pm 5ns rms \pm Trig Error*
Accuracy* (sec)	\pm Resolution \pm (Timebase Error x TI) \pm Trigger Level Timing Error* \pm 2ns**
Time Delay	
Available on Time Interv	al and Totalise
Range	200 μ s to 800ms nominal
Step Size	1ms nominal. (Extra step to 200 μ s)
Accuracy	\pm 0.1% setting \pm 50 μ s
Period A	
Range	8.3ns to 1.7 x 10 ³ sec
Digits Displayed	3 to 8 digits plus overflow
LSD Displayed (sec)	$P \times 10^{-D}$ (D = No. of digits, P = Period rounded up to next decade)*
Resolution* (sec)	\pm LSD \pm (Trig. Error* x Period)/Gate
Accuracy* (sec)	\pm Resolution \pm (Timebase Error x Period)
Ratio A/B	
Specified for higher freq	uency applied to Input A
Range	DC to 100MHz on both inputs
LSD Displayed (for 4-8 digits selected)	$\left(\frac{10}{\text{Freq. B x Gate Time}}\right)$, rounded to nearest decade*
Resolution*	\pm LSD \pm (Trig. Error B*/Gate Time) x Ratio

*see definitions **A differential delay between amplifiers

1990 FD 477

LSD Displayed (Hz)

 \pm Resolution

Totalise A by B and Total A

Gate Time

Totalise A by B and	I Total A	Gate Time	
Input	Input A	(Frequency, Period	Automatically determined by
Start/Stop	Electrical (Input B) or Manual	and Ratio modes)	resolution selected.
Range	10 ¹² - 1 (8 most significant digits displayed)		(Range 1msec-10sec) Resolution Selected (Digits) Gate Time*(s)
Maximum Rate	10 ⁸ events/sec.		8 10
Minimum Pulse Width	5ns min. at trigger points		7 1 6 0.1
Accuracy	±1 count		5 0.01 4,3 0.001
Phase (A rel. to B)		Display	8 – digit, high brightness, 14mm LED
Range	0.1° to 360°		display in engineering format with exponent digit
LSD Displayed	Normal (averaged) 1° (0.1°) to 100kHz 10° (1°) to 1MHz 100° (10°) to 5MHz	Power Requirements Voltage (AC)	90–110V 103-127V 193-237V
Resolution* (degrees)	\pm LSD \pm (TI Resolution/Period A) x 360°		207-253V
Accuracy* (degrees)	\pm LSD \pm (TI Accuracy/Period A) x 360°	Frequency	45-440Hz
Acculacy (degrees)		Rating	35VA Max
Time		Operating Temperature Range	0° to +50°C (0° to +40°C with battery pack)
Start/Stop Range	Manual 40ms to 8 x 10⁵ sec.	Storage Temperature Range	-40°C to +70°C (-40°C to +60°C with battery pack)
Resolution	\pm 40ms	Environmental	Designed to meet MIL-T-28800, DEF-STD 66/31 and IEC 68
Accuracy	\pm Resolution \pm (Timebase Error x $^{+}$ Time)	Safety	Designed to meet the requirements of IEC348 and follow the guidelines of UL1244
100 Average		RFI/EMC	MIL-STD-461B
Function	Displays average value of 100 measurements	Weight	Net 3.6kg (8lb) excl. battery 6.8kg (15lb) incl. battery
Averaging Time	2.5 sec. + (100 x single measurement time)		Shipping 5.5kg (12lb) excl. battery 8.75kg (19.3lb) incl. battery
Null		Dimensions	331 x 218 x 101mm (13.03 x 8.58 x 3.98 ins)
Available on all measure	ments except Phase and Check	Shipping Dimensions	430 x 360 x 280mm
Function	Displays (Result – Null)		(16.9 x 14.2 x 11.0 ins)
Entry Range	\pm 1 x 10 ⁻⁹ to \pm 1 x 10 ¹⁰ to 8 significant figures		
Single Cycle (Hold) Enables a single measur	rement to be initiated and held	Options Option 02	
General		Frequency Standard I	nput/Output
Internal Timebase Crystal Controlled		Frequency Standard (Frequency	
Frequency Aging	10MHz 2 x 10⁻⁵ in the first year	Amplitude	TTL levels giving approx. 1Vp-p into 50 ohms
	$\pm 1 \times 10^{-5}$ over the range 0 to $\pm 50^{\circ}$ C	Impedance	90 ohms nominal

*see definitions

Impedance

Reverse Input

Adjustment

Temperature Stability $\pm 1 \times 10^{-5}$ over the range 0 to $\pm 50^{\circ}$ C

Internal

90 ohms nominal

 \pm 15V max

External Standard Input

Frequency	10MHz (see also Option 10 for other frequencies)
Single Amplitude	300mVrms min.
(Sine Wave)	10Vrms max.
Impedance	1 kohm nominal at 1V p-p

Option 04T

Temperature Compensated Crystal Oscillator Frequency 10MHz

riequency	IOIVIEIZ
Aging Rate	3 x 10 ⁻⁷ /month 1 x 10 ⁻⁶ in the first year
Temperature Stability	\pm 1 x 10 ⁻⁶ over the range 0 to 40°C (operable to +50°C)
Adjustment	Via rear panel

Option 04A

Ovened Oscillator

Frequency	10MHz
Aging Rate	3 x 10 ⁻⁹ /day averaged over 10 days after 3 months continuous operation
Temperature Stability	\pm 3 x 10^-9/°C averaged over range 0° to +45°C (operable to +50°C)
Warm Up	Typically \pm 1 x 10 ⁻⁷ within 6 minutes
Adjustment	Via rear panel

Option 04B

High Stability Ovened Oscillator

Frequency	10MHz
Aging Rate	5 x 10 ⁻¹⁰ /day averaged over 10 days after 3 months continuous operation
Temperature Stability	$\pm6x10^{-10}$ /°C averaged over range 0° to 50°C
Warm Up	\pm 1 x 10 ⁻⁷ within 20 minutes
Adjustment	Via rear panel

Option 07

Rechargeable Battery Pack and External DC Operation

Battery Type	Sealed lead-acid cells
Battery Life	Typically 5.75 hours at +25°C (24 hrs on standby)
Battery Condition	Display indicates battery low
External DC	11-16V via socket on rear panel (–ve ground, not isolated)

Option 10

Reference Frequency Multiplier

Input Frequency	1,2,5 or 10MHz (±1 x 10 ⁻⁵)
Input Amplitude	As for external standard input
and Impedance	As for external standard input

1990 FD 477

Option 55

-	
GPIB Interface	Designed to comply with IEEE-STD- 488 (1978) and to conform with the guidelines of IEEE-STD-728 (1982)
Control Capability	All functions and controls programmable except power on/off, trigger levels and standby/charge
Output	Engineering format (11 digits and exponent) .
IEEE-STD-488 Subsets	SH1, AH1, T5, TE0, L4, LE0, SR1, RL1, PP0, DC1, DT1, C0, E2
Handshake Time	250 μ s to 1ms/character dependent on message content.
Read Rate	Typically 22/sec dependent upon measurement function
Definitions	
LSD (Least Significant Digit)	In Frequency and Period modes display automatically upranges at 1.1 x decade and downranges at 1.05 x decade
Accuracy and	

Expressed as an rms value,

Trigger Error = (seconds)

Resolution

 $(e_{1}^{2} + e_{n}^{2})$ (e;² + e_n²) +(rms) S2 s² 1 12

where $e_i = input$ amplifier rms noise (typically 200μ Vrms in 120MHz bandwidth) e_n = input signal rms noise in 120MHz bandwidth S = Slew rate at trigger point V/sec Suffix 1 denotes START edge Suffix 2 denotes STOP edge In Frequency A and Period A, triggering is always on positive going edge

Trigger Level Timing Error

Trigger Level Timing Error Trigger Level Timing Error (Seconds) = 0.035	$\left(\frac{1}{S1} - \frac{1}{S2}\right)$	
typically $= 0.018$	$\left(\frac{1}{S1} - \frac{1}{S2}\right)$	

S1 = Slew rate on START edge V/sec.

S2 = Slew rate on STOP edge V/sec.

Trigger level output accuracy is referenced to the centre of the hysteresis band.

Gate Time

The nominal gate time indicated is set by the resolution selected in Frequency, Period, Ratio and Check modes. It is the value which is used in the calculation of LSD and Resolution. The true gate time will be extended from this value by up to one period of the input signal(s) on Frequency A, Period A and Ratio A/B.

Supplied Accessories

Power Cord Spare Fuse Operator's Manual

Ordering Information

1990	120MHz Universal Counter

Options and Accessories

02	Frequency Standard Input/Output	11-9000
04T**	ТСХО	11-1713
*04A**	Oven Oscillator	11-1710
*04B**	High Stability Oven Oscillator	11-1711
07†	Battery Pack	11-1625
*10	Reference Frequency Multiplier	11-1645
55†	GPIB Interface	11-9001
60	Handles	11-1730
60A	Rack Mounting Kit (Fixed, Single)	11-1648
60B	Rack Mounting Kit (Fixed, Double)	11-1649
61	Hard Carrying Case	15-0773
61M	Protectomuff Case	15-0736
65	Chassis Slides (incl. Rack Mounts)	11-1716
	Telescopic Antenna	23-9020
	High Impedance Probe (1M Ω)	23-9104

* Option 02 must also be purchased with these options

 ** Only one frequency standard may be fitted at any one time. The standard reference will be supplied unless option 04T, 04A or 04B is specified

† The battery pack and GPIB options cannot both be fitted

1990 FD 477

INTRODUCTION

1 The Racal-Dana universal counter Model 1990 is a microprocessor controlled instrument using recipromatic measurement techniques. The instrument offers a comprehensive range of functions and easy to use controls.

MEASUREMENT FUNCTIONS

Frequency A Function

2 The Frequency A function is used to measure the frequency of the signal applied to the channel A input. A resolution of seven digits is available with a one-second gate time.

Period A Function

3 The Period A function is used to measure the period of the waveform applied to the A channel input. A number of periods, depending upon the resolution (and therefore the gate time) selected, are measured, and the average value is displayed.

Time Interval Function

- 4 The Time Interval function is used to make single-shot measurements of the time interval between:
 - (1) An event occurring at the channel A input and a later event at the channel B input (using separate input channels).
 - (2) Two events occurring at the channel A input (using a common input channel).
- 5 The arming of the stop circuit can be delayed for a time set by the operator. This prevents the measurement interval being stopped prematurely by spurious pulses, such as those caused by contact bounce.

Total A by B Function

6

- The Total A by B function permits events occurring at the channel A input to be totalized. The counting interval is controlled by electrical start and stop signals applied to the channel B input, where alternate edges start and stop the measurement.
- 7 Delayed arming of the stop circuit is available in the Total A by B mode to prevent spurious triggering.

Phase A rel B Function

8 The Phase A rel B function is used to measure the phase difference between the waveform applied to the A channel input and that applied to the channel B input. The phase difference is displayed in degrees, and indicates the phase lead at the channel A input.

Ratio A/B Function

9 The Ratio A/B function is used to measure the ratio of the frequency applied to the channel A input to that applied to the channel B input.

Total A Function

10 The Total A function totalizes events occurring at the Channel A input. The counting interval is controlled by successive operations of the front panel HOLD (start/stop) key.

Time Function

11 The time function is used to measure the time interval between successive operations of the front panel HOLD (start/stop) key, ie. stop watch.

CHECK FUNCTION

12 With the Check function selected a number of functional tests of the instrument's circuits can be made without the use of additional test equipment. Although these tests do not check the instrument's performance to its published specification, they can be used to verify that the equipment is operating correctly following receipt or transportation to a new location. A suitable functional check procedure is given in Section 3.

SIGNAL INPUT CHANNELS

13 Signal input channels A and B are fully independent, but provision is made for connection of the signal at the channel A input into both channels. When this is done, the channel B input socket is isolated from channel B.

1990 FD 477

- 14 Each channel is provided with independent controls to permit the selection of:
 - (1) AC or DC input coupling.
 - (2) X1 or X10 input attenuation.
 - (3) Positive- or negative-slope trigger.
 - (4) Manually-set input trigger level.

The trigger levels are set by the front panel potentiometers which also have a set zero position.

The trigger voltage levels in use are also available at pins mounted on the front panel of the instrument. The input trigger voltage range is typically ±2.8 V. The voltage should be multiplied by 10 when the attenuator is selected.

LOW-PASS FILTER

15 An internal low-pass filter can be introduced to reduce the bandwidth of channel A to 50 kHz (nominal).

NULL FUNCTION

16 With the NULL function active the instrument displays the difference between the measured value and the value held in the internal NULL store.

DELAY FUNCTION

17 In Time Interval and Total A by B, the stop circuit can be delayed. With the delay function active, the stop circuit is prevented from being triggered prematurely by spurious signals.

100 AVERAGE FUNCTION

18 Enabling this function increases the resolution by taking 100 measurements and displaying the averaged value. The signal must be repetitive and asynchronous with the counter standard.

•

1990 FD 477

SPECIAL FUNCTIONS

19 A number of special functions are available to the operator. These provide test procedures and operating facilities additional to those available by operation of the front panel controls. Details are given in Section 4 of this manual.

ERROR INDICATION

20 Certain errors in the operation of the instrument will result in the generation of error codes, which will be displayed. Details are given in Section 4 of this manual.

DISPLAY FORMAT

21 The display uses an engineering format, with an eight digit mantissa and one exponent digit. Overflow of the most significant digits can be used to increase the display resolution.

HOLD FEATURE

22 The hold feature allows readings to be held indefinitely. A new measurement cycle is initiated using the RESET key.

RESOLUTION AND GATE TIME

In the Total A by B, Total A and Time modes, the counting interval (gate time) is controlled by the time interval between the start and stop signals at the channel B input, or between successive operations of the HOLD key. In the Frequency A, Period A and Ratio A/B modes, the gate time is determined by the display resolution selected. In Phase mode, the gate time is fixed and the display resolution is determined by the input signal frequency. Details of the relationship between gate time and resolution for each measurement mode are given in Section 4 of this manual.

1990 FD 477

STANDBY MODE

24 When the instrument is switched to standby, the internal frequency standard continues to operate but the measuring circuits are switched off. If the battery pack option is fitted and an external power supply is connected, the battery is charged at the full rate.

INITIALIZATION

25 When the instrument is first switched on, or when it is initialized via the GPIB, it is set to the following conditions:

Measurement Function FREQ A Display Resolution 6 digits Channel A and B Inputs AC coupling Positive-slope trigger LF filter disabled Common input disabled Disabled Delay Delay Store 1 msNull Function **Disabled** Null Store Ω 100 Avg Disabled Hold Disabled Special Functions 0ff

OPTIONS AVAILABLE

Frequency Standards (04X Options)

A wide range of internal frequency standard options is available. The technical specifications are given in Section 1 of this manual. The frequency standard can be changed, if required, by the customer: instructions are given in Section 3.

Reference Frequency Multiplier (Option 10)

27 The reference frequency multiplier is an internally-mounted, phaselocked multiplier, which permits the use of external frequency standard signals at 1 MHz, 2 MHz, 5 MHz or 10 MHz. The multiplier can be fitted by the customer: instructions are given in Section 3.

1990 FD 477

Reference Input and Output (Option 02)

The instrument may be operated using an external frequency standard. The instrument will operate from the external standard, in preference to the internal standard, whenever the signal at the EXT STD INPUT socket is of sufficient amplitude. It will revert to operation from the internal standard automatically if the external standard is removed. The 10 MHz STANDARD OUTPUT connector provides a signal derived from whichever standard is in use at the time.

GPIB Interface (Option 55)

An internally mounted IEEE-488-GPIB interface is available. This permits remote control of all the instrument's functions except the power ON/OFF, standby switching and trigger levels. The interface can be fitted by the customer: instructions are given in Section 3. The GPIB interface cannot be fitted to an instrument already fitted with the battery pack option. An adapter, Racal-Dana part number 23-3254, to convert the connector to the IEC 625-1 standard is available as an accessory.

Battery Pack (Option 07)

- 30 Fitting the internal battery permits the instrument to be used in locations where no suitable AC supply is available. The option also allows operation from an external DC supply with the internal/external switch set to EXTERNAL 11-16V DC position.
- 31 The battery is trickle-charged whenever the instrument is operated from an AC supply. Charging at the full rate is carried out when the instrument is switched to the standby mode. A full charge requires approximately 14 hours.
- 32 The instrument will operate continuously for approximately $5\frac{3}{4}$ hours from a fully-charged battery. It will switch off automatically when the battery approaches the discharged condition. The STBY/CHRG indicator starts to flash approximately 15 minutes before this occurs. The battery life can be extended by use of the Battery-Save facility.
- 33 The battery pack can be fitted by the customer. Instructions are given in Section 3. The battery pack cannot be fitted to an instrument already fitted with the GPIB interface option.

•.

1990 FD 477

Rack Mounting Kits

- The following kits, permitting the instrument to be mounted in a standard 19-inch rack are available:
 - (1)Single instrument, fixed-mount kit (Option 60A). (Racal-Dana part number 11-1648). The mounted instrument occupies half the rack width and is two rack units (3.5 inches) in height. The instrument is mounted offset in the rack and may be at either side.
 - (2) Double instrument, fixed-mount kit (Option 60B). (Racal-Dana part number 11-1649). The panel of the mounting kit occupies the full rack width and is two rack units (3.5 inches) in height. Two instruments can be mounted side-by-side.

Α.

All the kits can be fitted by the customer. Instructions are given in Section 3.

34

UNPACKING

- 1 Unpack the instrument carefully to avoid unnecessary damage to the factory packaging.
- 2 If it becomes necessary to return the instrument to Racal-Dana Instruments for calibration or repair, the original packaging should be used. If this is not possible, a strong shipping container should be used. Ensure that sufficient internal packing is used to prevent movement of the instrument within the container during transit.

POWER SUPPLY

AC Line Voltage Setting

- 3 Before use, check that the AC voltage selector is set correctly for the local AC supply. The voltage range already set can be seen through a window in the selector board retaining clamp to the left of the AC power plug.
- 4 If it is necessary to change the setting, proceed as follows:
 - (1) Undo the selector board retaining clamp on the rear panel.
 - (2) Withdraw the board.
 - (3) Replace the board with the required voltage setting positioned so that it will show through the window in the retaining clamp.
 - (4) Replace the retaining clamp.

Line Fuse

5

6

Check that the rating of the line fuse is suitable for the AC voltage range in use. The fuse should be of the $\frac{1}{4}$ in x $1\frac{1}{4}$ in, glass cartridge, surge-resisting type. The required rating is:

90 V to 127 V: 500 mAT (Racal-Dana part number 23-0052). 193 V to 253 V: 250 mAT (Racal-Dana part number 23-0056).

Power Cord

- The 1990 is a Safety Class 1 instrument, which is designed to meet international safety standards. A protective ground terminal, which forms part of the power-input connector on the rear panel, is provided. Each instrument is supplied with a 3-core power cord. Only the power cord supplied should be used to make electrical connection to the power-input connector.
- 7 AC power for the instrument must be taken from a power outlet incorporating a protective ground connector. When the green/yellow conductor of the power cord is joined to this connector, the exposed metalwork of the instrument is grounded. The continuity of the protective ground connection must not be broken by the use of 2-core extension cords or 3-prong to 2-prong adapters.
- 8 Connection of the power cord to the power outlet must be made in accordance with the standard color code.

	European	American
Line	Brown	Black
Neutral	Blue	White
Ground (Earth)	Green/Yellow	Green

FUNCTIONAL CHECK

- 9 The check given in paragraph 10 tests the operation of most of the instrument's circuits to establish whether the instrument is functioning correctly. The procedure should be followed when the instrument is first taken into use, and after transportation to a new location. It does not check that the instrument is operating to the published specification. Detailed specification tests are given in Section 7 of the maintenance manual.
- 10 (1) Connect the instrument to a suitable AC supply.
 - (2) Switch the instrument on. Check that the instrument typenumber appears in the display for approximately two seconds, followed by a number which indicates the software version and issue number.

1990 FD 477

- (3) Press the FUNCTION key until the CHECK indicator lights. Check that the display shows 10.00000 E 6 Hz and that the GATE indicator is flashing.
- (4) Verify that the RESOLUTION indicator is lit. Press the RESOLUTION | key three times, ensuring that the resolution of the display is decreased by one digit each time.
- (5) Press the RESOLUTION ¹ key four times to increase the resolution to seven digits, and check that the GATE indicator flashes about once a second.
- (6) Press the RECALL key. Check that all LEDs, with the exception of REM, ADDR, SRQ, GATE, TRIG A, TRIG B and STBY/CHRG flash on and off every two seconds. If the GPIB option is installed, the REM, ADDR and SRQ indicators should be lit.
- (7) Press the RESET/CONTINUE key to return to the check functions.

FREQUENCY STANDARD (Input/Output) Option 02)

- 11 If it is intended to use an external frequency standard, the output of the frequency standard should be connected to the EXT STD INPUT connector on the rear panel of the instrument. The connection should be made using coaxial cable. Switch on the frequency standard and the instrument: check that the EXT STD indicator on the front panel of the instrument lights.
- 12 A 10 MHz signal, derived from the frequency standard in use, is available at the 10 MHz STD OUT connector on the rear panel of the instrument. If this signal is used, the connection should be made using coaxial cable.

TRIGGER LEVEL OUTPUT

13 The trigger levels in use on channels A and B are available via pins on the instrument front panel. If required, connection to the pins should be made using a clip-on probe or small crocodile clip.

PREPARATION FOR USE WITH THE GPIB

Introduction

14 The instrument must be prepared for use in accordance with the instructions given in Paragraphs 3 to 8 before the instructions given in this section are implemented.

•

1990 FD 477

Connection to the GPIB

15

Connection to the GPIB is made via a standard IEEE-488 connector, mounted on the rear panel. The pin assignment is given in Table 3.1. An adapter, Racal-Dana part number 23-3254, to convert the connector to the IEC 625-1 standard is available as an optional accessory.

TABLE 3.1

Pin	Signal Line	Pin	Signal Line
1	DIO 1	13	DIO 5
2	DIO 2	14	DIO 6
3	DIO 3	15	DIO 7
4	DIO 4	16	DIO 8
5	EOI	17	REN
6	DAV	18	Gnd (6)
7	NRFD	19	Gnd (7)
8	NDAC	20	Gnd (8)
9	IFC	21	Gnd (9)
10	SRQ	22	Gnd (10)
11	ATN	23	Gnd (11)
12	SHIELD	24	Gnd (5 and 17)

GPIB Connector Pin Assignment

Address Setting and Display

16 The interface address is set using five switches, A1 to A5, which are mounted on the rear panel. The permitted address settings, in binary, decimal and ASCII character form, are given in Table 3.2. The GPIB address set can be displayed, in decimal form, by pressing

RECALL LOCAL

If the address is changed, this key sequence must be repeated to display the new address. The instrument is returned to the measurement mode by pressing

CONTINUE

17 For addressed operation, the TALK ONLY switch must be in the logic 'O' position (down). When this switch is in the logic '1' position, the interface is switched to the talk-only mode. The settings of switches A1 to A5 are then irrelevant.

1990 FD 477

TABLE 3.2

Address Switch Settings



Т

A5

A4 Α3 I

A1

A2

FD 477

- 18 The procedure which follows checks the ability of the instrument to accept, process and send GPIB messages. The correct functioning of the instrument under local control should be verified before the procedure is attempted.
- 19 The recommended test equipment is the Hewlett-Packard HP-85 GPIB controller, with the I/O ROM in the drawer. It is assumed that the select code of the controller I/O port is 7, and that the address of the instrument is 15 (to change the address, see Paragraph 16). If any other controller or select code/address combination is used, the GPIB commands given in the following paragraphs will require modification. The controller should be connected to the GPIB interface of the instrument via a GPIB cable. No connection should be made to the channel A or B inputs.
- 20 Successful completion of the GPIB check proves that the instrument's GPIB interface is operating correctly. The procedure does not check that all the device-dependent commands can be executed. However, if the GPIB interface works correctly and the instrument operates correctly under local control, there is a high probability that it will respond to all device-dependent commands.

Remote and Local Message Check

- 21 Switch the instrument on. Check that the REM, ADDR and SRQ indicators flash on and off once. If the indicators do not flash, or if they flash continuously, there is a fault on the GPIB board.
- 22 Test as follows:

Action	HP-85 Code	Your Controller
Send the REN message true, together with the instrument's listen address	REMOTE 715	

Check that the REM indicator lights.

23 Test as follows:

Action	HP-85 Code	Your Controller
Send the device-dependent command CK	OUTPUT 715; "CK"	

Check that the ADDR indicator lights and that the Check mode is selected.

Action	HP-85 Code	Your Controller
Send the instrument's listen address followed by the GTL message	LOCAL 715	

Check that the REM indicator is off. The ADDR indicator will also be off if the controller used sends the unlisten message (UNL) true automatically. This is the case when using the HP-85.

Local Lockout and Clear Lockout Check

25 Test as follows:

Action	HP-85 Code	Your Controller
Send the REN message true, together with the instrument's listen address	REMOTE 715	
Send the LLO message	LOCAL LOCKOUT 7	

Check that the REM indicator lights. Operate the LOCAL key on the front panel and verify that the REM indicator remains lit.

26 Test as follows:

Action	HP-85 Code	Your Controller
Send the REN message false	LOCAL 7	

Check that the REM indicator is off.

27 Test as follows:

Action	HP-85 Code	Your Controller
Send the REN message true, together with the instrument's listen address	REMOTE 715	

Check that the REM indicator lights. Press the LOCAL key and verify that the REM indicator turns off.

Data Output Check

Test as follows:

Action	HP-85 Code	Your Controller
Set the instrument to the check mode by sending the listen address, followed by the device-dependent command CK	OUTPUT 715; "CK"	
Prepare a store to receive a 21-byte data string	DIM Z\$ 21	
Send the instrument's talk address. Store the 21-byte data string in the prepared store	ENTER 715; Z\$	
Display the contents of the store	DISP Z\$	

Check that the display reads CK+000010.00000E+06 with the cursor moved to the next line, indicating that carriage return (CR) and line feed (LF) have been accepted.

SRQ and Status Byte Check

Test as follows:

29

Action	HP-85 Code	Your Controller
Send the REN message true	REMOTE 7	
Set the instrument to send the SRQ message when an error is detected, and force the generation of error code O5 by sending the device- dependent commmand XXX	OUTPUT 715;"IPXXX"	
Store the status of the GPIB interface of the controller, in binary form, as variable T	STATUS 7, 2; T	
Display the status of the SRQ line	DISP"SRQ=";BIT(T,5)	

Check that the HP-85 displays SRQ=1, the SRQ status bit is at logic '1' or the SRQ line is < 0.8 V). Check that the SRQ indicator on the instrument is lit.

1990 FD 477

30 Test as follows:

Action	HP-85 Code	Your Controller
Conduct a serial poll and store the status byte as variable R	R = SPOLL (715)	
Display variable R	DISP "R="; R	

Check that the SRQ indicator is turned off when the serial poll is made. The value of R should be 101 (in binary form, R should be 0000000001100101). If using an HP-85 controller, check that the ADDR indicator is turned off.

Device Clear and Selected Device Clear Check

31 Test as follows:

Action	HP-85 Code	Your Controller
Set the instrument to the Total A by B mode by sending the listen address, followed by the device- dependent command TA	OUTPUT 715;"TA"	
Send the DCL message true	CLEAR 7	

Check that the function indicated on the instrument front panel changes to FREQ A.

32 Test as follows:

Action	HP-85 Code	Your Controller
Reset the instrument to the Total A by B mode by sending the listen address, followed by the device- dependent command TA	OUTPUT 715;"TA"	
Send the SDC message true	CLEAR 715	

Check that the function indicated on the instrument front panel changes to FREQ A.

IFC Check

33

Test as follows:

Action	HP-85 Code	Your Controller
Send the ATN message false Send the IFC message true	RESUME 7 ABORTIO 7	

Check that the ADDR indicator is turned off.

TALK ONLY Selector Test

- 34 (1) Set the TALK ONLY switch in the instrument rear panel to '1'. Check that the REMOTE indicator is turned off and the ADDR indicator lights.
 - (2) Set the TALK ONLY switch to '0'. Check that the ADDR indicator turned is off.

OPTION FITTING INSTRUCTIONS

Single-Instrument Fixed Rack Mounting Kit 11-1648 (Option 60A)

35 The kit comprises:

Item	Qty	Racal-Dana Part Number
Short mounting bracket Long mounting bracket	1 1	16-0643 16-0644
Screw, M4 x 16 Crinkle washer M4	4 4	24-7733 24-2802
Spacer, plain M4x5	4	24-4112
Screw, M6 x 16 Cup washer, M6	4	24-7995 24-2809
Caged nut, M6	4	24-2240

- 36 Assemble the kit to the instrument as follows:
 - (1) Disconnect the AC power cord at the rear panel.
 - (2) Remove the two screws which secure the bezel to the rear panel: remove the bezel.
 - (3) Remove the bottom cover by sliding it towards the rear of the instrument.

- (4) Remove the instrument's feet from the bottom cover.
- (5) Replace the bottom cover. Replace and secure the bezel.

1990 FD 477

- (6) Remove the four blind grommets from the sides of the instrument. This will reveal two threaded holes in each side frame.
- (7) At one side of the instrument, secure a mounting bracket to the side frame, using two spacers, M4 screws and crinkle washers. Position the spacers between the mounting bracket and the side frame.
- (8) Repeat step (7) at the other side of the instrument.
- (9) Fit the cup washers to the M6 screws. Offer the instrument up to the rack in the required position, and secure the brackets to the rack using the M6 screws and nuts.

Double-Instrument Fixed Rack Mounting Kit 11-1649 (Option 60B)

37 The kit comprises:

Item	Qty	Racal-Dana Part Number
Short mounting bracket Screw, M4 x 16 Crinkle washer, M4 Spacer, plain, M4 x 5 Spacer, female Spacer, male Mating plate Rivet, plastic	2 4 4 2 2 1 4	16-0643 24-7733 24-2802 24-4112 14-1583 14-1584 13-2000 24-3211
Screw, M6 x 16 Cup washer, M6 Caged nut, M6	4 4 4	24-7995 24-2809 24-2240

- 38 Prepare both instruments as follows:
 - (1) Disconnect the AC power cord at the rear panel.
 - (2) Remove the two screws which secure the bezel to the rear panel: remove the bezel.
 - (3) Remove the bottom cover by sliding it towards the rear of the instrument.
 - (4) Remove the instrument's feet from the bottom cover.
 - (5) Replace the bottom cover. Replace and secure the bezel.
 - (6) Remove the four blind grommets from the sides of the instrument. This will reveal two threaded holes in each side frame.
 - (7) Remove two buffers from the bezel at the side which is to be at the centre of the rack.

•

1990 FD 477

- 39 Assemble the kit to the instruments as follows:
 - (1) At the sides which are to be at the centre of the rack, secure the female spacers to one instrument and the male spacers to the other. The spacers screw into the threaded holes in the side frames.
 - (2) At the other side of each instrument, secure a mounting bracket to the side frame, using two plain spacers, M4 screws and crinkle washers. Position the spacers between the mounting bracket and the side frame.
 - (3) Fit the male spacers on one instrument into the female spacers on the other.
 - (4) Position the mating plate to bridge the gap between the bezels. Secure it by pushing the plastic rivets through the plate into the buffer holes.
 - (5) Fit the cup washers to the M6 screws. Offer the two instruments up to the rack in the required position, and secure the brackets to the rack using the M6 screws and nuts.

TCXO Frequency Standard, 11-1713 (Option 04T)

40 The kit comprises:

Item	Qty	Racal-Dana Part Number
Plate assembly	1	11-1610
Oscillator PCB	1	19-1208
Crinkle washer M3	3	24-2801
Screw, M3 x 6	3	24-7721

Installation

- 41 (1) Disconnect the AC power cord at the rear panel.
 - (2) Remove the two screws which secure the bezel to the rear panel: remove the bezel.
 - (3) Remove the top cover by sliding it towards the rear of the instrument.
 - (4) If an ovened frequency standard is fitted, remove this. If the basic frequency standard is in use, remove link LK1 and the frequency controls blanking plate from the rear panel.
 - (5) Secure the PCB to the plate assembly, using an M3 screw and washer from the kit. The screw should be passed through the mounting hole in the board and screwed into the threaded spacer of the plate assembly. The component side of the board should be towards the plate assembly.

•.

1**99**0 FD 477


Fig 3.1 PCB to Motherboard Connection

- (6) Connect the PCB to the motherboard at PL14, ensuring that the socket fits over the portion of PL14 indicated in Fig 3.1.
- (7) Secure the plate assembly to the rear panel, using two M3 screws and washers. The screws pass through the holes adjacent to the FREQ STD ADJUST aperture and screw into the plate assembly.
- (8) Replace the top cover. Replace and secure the bezel.

Removal

42

43

- Remove the two screws adjacent to the FREQ STD ADJUST aperture in the rear panel.
 - (2) Pull the PCB and plate assembly upwards until the board is disconnected from the motherboard.

Ovened Frequency Standards 11-1710 and 11-1711 (Options 04A and 04B) The kit comprises:

Item	Qty	Racal-Dana Part Number
Oscillator assembly	1	9444 for 11-1710 9423 for 11-1711
Crinkle washer, M3	2	24-2801
Screw, M3 x 6	2	24-7721

Installation

- 44 (1) Disconnect the AC power cord at the rear panel.
 - (2) Remove the two screws which secure the bezel to the rear panel: remove the bezel.
 - (3) Remove the top cover by sliding it towards the rear of the instrument.
 - (4) If an ovened frequency standard is fitted, remove this as in para. 41. If the basic frequency standard is in use, remove link LK1 and the frequency controls blanking plate from the rear panel.

- (5) Connect the frequency standard into the motherboard at PL14, ensuring that the socket fits over the portion of PL14 indicated (see illustration in para. 41).
- (6) Secure the oscillator assembly to the rear panel of the instrument, using the M3 screws and washers. The screws pass through the holes adjacent to the FREQ STD ADJUST aperture and screw into the oscillator assembly.
- (7) Replace the top cover. Replace and secure the bezel.
 - NOTE: When either of the ovened frequency standard options is fitted, the ref. input and output option should also be fitted.

Removal

- 45
- Remove the two screws adjacent to the FREQ STD ADJUST aperture in the rear panel.
- (2) Lift the oscillator assembly out of the chassis and disconnect the flying lead from the motherboard at PL14.

Reference Frequency Multiplier Option 11-1645 (Option 10)

46 The kit comprises:

Item	Qty	Racal-Dana Part Number
Frequency multiplier	1	19-1164
Crinkle washer, M3	2	24-2801
Screw, M3 x 6	2	24-7721

47

(1) Disconnect the AC power cord at the rear panel.

- (2) Remove the two screws which secure the bezel to the rear panel: remove the bezel.
- (3) Remove the top cover by sliding it towards the rear of the instrument.
- (4) Remove the frequency standard, if it is an ovened type.
- (5) Remove the shorting link from between pins 8 and 9 on PL16.

NOTE: This link should be stored in a safe place. It must be replaced if Option 10 is removed from the instrument.

- (6) Connect the frequency multiplier PCB to the motherboard at PL16 and PL17, with the threaded spacers towards the righthand side frame.
- (7) Secure the PCB to the side frame, using the M3 screws and washers.

•

- (8) Replace and secure the frequency standard if it was removed in (5).
- (9) Replace the top cover. Replace and secure the bezel.

NOTE: Where this option is fitted, the ref. input and output option must also be fitted.

Reference Input/Output Option 11-9000 (Option 02)

- (1) Disconnect the AC power cord at the rear panel.
 - (2) Remove the two screws securing the board to the rear panel, and remove the bezel.
 - (3) Remove the top cover by sliding it towards the rear of the instrument. If the temperature compensated crystal oscillator (TCXO) is fitted, remove the screws holding this to the rear panel.
 - (4) Remove the four screws securing the rear panel to the side members and ease the rear panel back from the chassis. Take care not to strain the connecting wires.
 - (5) Remove the two plastic plugs covering the EXT STD INPUT and 10 MHz STD OUTPUT connector holes.
 - (6) Remove the nuts from the BNC connectors. Pass the connectors through the rear panel and secure the BNCs with the nuts on the outside.
 - (7) Replace the rear panel, taking care to align the connectors PL20/SK20. Note that the connectors PL19/SK19 are staggered when fitted correctly, see Fig 3.2:



Fig 3.2 Connector Alignment

- (8) Replace the screws holding the rear panel.
- (9) Replace the top cover. Replace and secure the bezel.

48

GPIB Option 11-9001 (Option 55)

49 The kit comprises:

Item	Qty	Racal-Dana Part Number
GPIB board assembly Bracket	1 2	19-1146 11-1728
Speednut	2	24-0146
Shakeproof washer, M3	2	24-2813
Screw, M3 x 6	2	24-7721
Washer, M4	2	24-2802
Screw, M3 x 6	2	24-7721
Screw, M4 x 8	4	24-7730

NOTE:

This option cannot be fitted to an instrument already fitted with the battery pack option.

- 50 (1) Disconnect the AC power cord at the rear panel.
 - (2) Remove the two screws which secure the bezel to the rear panel: remove the bezel.
 - (3) Remove the top cover by sliding it towards the rear of the instrument.
 - (4) Remove the blanking plate from the rear panel by pushing out the plastic rivets from the inside of the instrument.
 - (5) Slide a speednut onto each of the two brackets. Ensure that the flat non-threaded face of the speednut is uppermost.
 - (6) Secure one bracket to each sideframe of the instrument using the M4 screws and crinkle washers supplied. Ignore the two holes near the rear of the instrument in the RH sideframe.
 - (7) Hold the GPIB board, component side down, with the GPIB connector towards the rear panel. Connect the ribbon-cable to the motherboard at SK4.
 - (8) Tilt the GPIB board, and lower it into the instrument, easing the GPIB connector into the shaped cut-out in the rear panel of the instrument.
 - (9) Line-up the holes in the GPIB board with the speednuts (move the speednuts slightly if necessary). Secure the board with the two self-tapping screws.
 - (10) Secure the bracket which carries the GPIB connector to the rear panel, using the two M3 screws and shakeproof washers.

•.

NOTE:

The screws and washers provide the ground connection between the GPIB connector and the instrument chassis. Tighten the screws firmly to ensure that a good connection is obtained.

(11) Replace the top cover. Replace and secure the bezel.

Battery Pack Option 11-1625 (Option 07)

51 The kit comprises:

Item	Qty	Racal-Dana Part Number
PCB assembly Mounting bracket Battery pack Cover plate Crinkle washers, M3 Screws, M3 Crinkle washers, M4 Plain washers, M4 Screws, M4 Spare fuse, 3AT Plastic rivet	1 1 1 2 2 6 2 6 1 1	$11-1722 \\ 11-1599 \\ 11-1723 \\ 13-2040 \\ 24-2801 \\ 24-7721 \\ 24-2802 \\ 24-2705 \\ 24-7730 \\ 23-0069 \\ 24-0252 \\ 11-1522 \\ 10-152 $
	ī	

NOTE: This option cannot be fitted to an instrument already fitted with the GPIB interface option without first removing that option.

- 52 (1) Disconnect the AC power cord at the rear panel.
 - (2) Remove the two screws which secure the bezel to the rear panel: remove the bezel.
 - (3) Remove the top cover by sliding it towards the rear of the instrument.
 - (4) Remove the blanking plate from the rear panel by pushing out the plastic rivets from the inside of the instrument.
 - (5) If a PCB-mounted frequency standard is fitted, remove the two screws adjacent to the FREQ STD ADJUST aperture.
 - (6) Remove the four screws which secure the rear panel to the side frames.
 - (7) Ease the rear panel away from the instrument until it disconnects from the motherboard at PL19 and PL20.
 - (8) Hold the PCB assembly with the switches towards the rear of the instrument and the PCB connector pointing downwards.

- (9) Lower the assembly into the chassis and connect the PCB to the motherboard at PL21, taking care that it mates correctly.
- (10) Replace and secure the rear panel.
- (11) If a PCB-mounted frequency standard is fitted, secure it to the rear panel with the screws removed in (5).
- (12) Position the cover plate over the switches protruding through the rear panel. Secure the cover plate and the rear panel to the PCB assembly, using the M3 screws and washers.
- (13) Secure the mounting bracket to the right-hand side frame, using two M4 screws and washers. The horizontal flange should be towards the top of the instrument.
- (14) Position the battery pack within the chassis, with the supporting lugs resting on the mounting bracket. Secure the battery pack to the left-hand side frame, using two M4 screws and washers.
- (15) Secure the supporting lugs to the mounting bracket, using M4 screws and washers.
- (16) Connect the flying lead on the battery pack to the connector on the PCB assembly.
- (17) Replace the top cover. Replace and secure the bezel.

INTRODUCTION

1 The instrument should be prepared for use in accordance with the instructions given in Section 3. If the instrument is being used for the first time, or at a new location, pay particular attention to the setting of the AC voltage selector.



DESCRIPTION OF CONTROLS, INDICATORS AND CONNECTORS

Front Panel Items

Reference	Item	Description
1	Display	A 7-segment, LED, digital display, used to display: (1) The result of a measurement. (2) A number awaiting entry into an internal store. (3) A number recalled from an internal store. (4) Error indications.

· •

1990 FD 477

2

Reference	Item	Description
		The display format is in engineering format, with an 8-digit mantissa and a 1-digit exponent. The exponent is normally a multiple of three.
		The exponent digit is blanked, and should be assumed to be zero, for: (1) Display of phase mode measurement results. (2) Totalize measurement results having less than nine digits.
	0/F Indicator	Lights when the measurement result has overflowed the eighth digit of the display.
	REM Indicator	Lights when the instrument is operating under remote control.
	ADDR Indicator	Lights when the instrument is acting as a listener or as a talker.
	SRQ Indicator	Lights when the instrument generates a service request.
	EXT STD Indicator	Lights when the instrument is operating from an external frequency standard.
	GATE Indicator	Lights while a measurement cycle is in progress.
	Display Units Indicators	The Hz indicator lights for a frequency display. The S indicator lights for a time display. Neither indicator lights for a display of phase angle, ratio, total, or a number.
2	DELAY VALUE Control Indicator	Lights when a delay value is being displayed. The displayed delay value can be stepped up or down using the f and 4 keys.



Reference	Item	Description
3	RESOLUTION Control Indicator	Lights to show that the resolution of the display, and, therefore, the measurement period (gate time) can be changed by means of the $\frac{1}{2}$ or $\frac{1}{2}$ control keys.
4	Step-Up ∮ and Step-Down _↓ Keys	Used to step the display resolution or the displayed delay value up or down.
5	Function Selector	The functions can be selected in turn using the FUNCTION ∳ and ∳ keys. The function selection 'wraps round' at both ends.
6	HOLD (Start/Stop) Key	Successive operations select or de- select the Hold (single-shot measurement) mode. The indicator lights when the instrument is in the Hold mode. Readings are triggered using the RESET key.
		When the instrument is in the Total A or Time modes, successive operations of the key start and stop the measurement cycle.

1990 FD 477

Reference	Item	Description
7	RESET/CONTINUE (LOCAL) Key	This key has three functions.
	(LUCAL) Key	RESET Clears the display and triggers a new measurement cycle when the instrument is in the measurement mode.
		CONTINUE Returns the instrument to the measurement mode and triggers a measurement cycle, following the display of a number recalled from store.
		LOCAL Returns the instrument to local control from remote GPIB control provided local lockout is not set.
8	STBY/CHRG Key	Successive operations switch the instrument into and out of the standby state. The indicator lights when the instrument is in the standby state.
		If the battery pack option is installed the indicator flashes when the battery approaches the discharged state. The battery is charged at the full rate when the instrument is in standby and external power is applied.
9	POWER Switch	Controls the AC or DC power to the instrument.
10	RECALL Key	Used in conjunction with NULL, DELAY and RESET keys.
		RECALL NULL displays the value in the Null store.
		RECALL DELAY displays the delay value and lights the DELAY VALUE indicator. The delay value can be changed using the Delay value 4 and 4 keys.
		RECALL RESET displays the GPIB address when this option is fitted.

•.

1990 FD 477



Reference	Item	Description
	NULL Key and indicator	Key enables and disables the NULL function. At the time that the NULL function is enabled, the currently- displayed value is stored in the Null register.
		The indicator lights when NULL is selected.
	DELAY Key and indicator	Key enables and disables the DELAY function. The delay used is that currently in the delay value store.
		The indicator lights when DELAY is selected.
11	100 AVG Key and indicator	Key enables and disables the 100 AVG function.
		The indicator lights when 100 AVG is selected.
12	Measurement Channel Controls	The A and B channels have almost identical controls.
	TRIG LEVEL Controls	Used to set the trigger level, which can be continuously adjusted over the range -2.8 V to +2.8 V min. A switched O V position is also available, giving maximum sensitivity for frequency measurements.

Reference	Item	Description
	TRIG LEVEL Outputs	The trigger levels in use on the A and B channels are available at two terminals. The voltage range is typically \pm 2.8 V , regardless of whether or not the X10 attenuator is selected.
	AC/DC Key	Used to select AC or DC coupling of the input signal. The indicator lights when DC coupling is selected.
	Trigger Slope Key	Used to select the positive-going, or negative-going,, edge of the input waveform for triggering. The indicator lights when the positive-going edge is selected.
	X10/X1 Key	Used to select attenuation of the input signal. With X10 selected the input is attenuated by a factor of 10. The indicator lights when X10 is selected.
13	TRIG Indicators	Channels A and B are provided with trigger indicators.
		(1) Indicator permanently lit. Trigger level too low or signal input held in high state.
		(2) Indicator flashing. Channel being triggered.
		(3) Indicator permanently off. Trigger level too high or signal input held in low state.
14	FILTER Key	Successive operations enable and disable the channel A input filter. The indicator lights when the filter is enabled.
15	COM A Key	Used to connect the channel A input to channels A and B in parallel (common configuration). The indicator lights when the common configuration is selected.
	Input Connectors	All inputs are BNC connectors.



Rear Panel Items

Reference	Item	Description
1	AC Power Input Plug	A standard connector for the AC power supply. An RFI filter is incorporated.
2	Line Voltage Selector	Voltage selection is changed by externally repositioning a printed circuit board. The voltage selected can be seen through a window in its retaining clamp.
3	Line Fuse	A $\frac{1}{4}$ in x $1\frac{1}{4}$ in, anti-surge, glass cartridge fuse. The required fuse ratings for different line voltage ranges are shown on the panel and in Section 3 of this manual.
4	10 MHz STD OUTPUT option O2 only	A BNC connector, providing a 10MHz output signal locked to the frequency standard in use.

•

3

1990 FD 477

Reference	Item	Description
5	EXT STD INPUT option O2 only	A BNC connector for connecting an external frequency standard. The instrument will operate from the external frequency standard whenever a signal of suitable frequency and amplitude is applied. The frequency required is 10 MHz unless the reference frequency multiplier option is fitted. With this option, frequencies of 1 MHz, 2 MHz, 5 MHz and 10 MHz are acceptable.
6	FREQ. STD. ADJUST	This aperture provides access to allow adjustment of the optional internal frequency standards.
7	GPIB Option	
	GPIB Address Switches	Switches A1 to A5 define the listen and talk addresses for GPIB operation in the addressed mode. The talk-only switch must be in the 'Ø' position.
		With the talk-only switch in the '1' position the instrument is set to the talk-only condition. The positions of switches A1 to A5 are then irrelevant.
	GPIB Connector	An IEEE-488-1978 standard connector used to connect the instrument to the GPIB. An adapter, Racal-Dana part number 23-3254, to convert the connector to the IEC 625-1 standard is available as an accessory.



Reference	Item	Description
8	Battery-Pack Option	
	DC Power Input Plug	Permits the instrument power to be derived from an external DC supply.
	Battery NORMAL/SAVE Switch	Used to select the Battery-Save facility.
	INTERNAL/EXTERNAL DC Supply Switch	Used to select operation from the internal battery or an external DC supply
	DC Supply Fuse	A $\frac{1}{4}$ in x $1\frac{1}{4}$ in glass cartridge fuse of the anti-surge type. The required rating is 3 AT.



FREQUENCY MEASUREMENT

4

- (1) Switch the power on.
- (2) Select the FREQ A measurement mode, using the function selector 1 .
- (3) Set the AC/DC coupling ② and attenuator ③ as required.
- (4) Connect the signal to be measured to the channel A input (4). CAUTION: SIGNAL LEVEL ENSURE THAT THE INPUT SIGNAL DOES NOT EXCEED THE DAMAGE LEVELS SPECIFIED IN SECTION 1 OF THIS MANUAL.
- (5) Set the manual trigger level to the required value (5). Check that the channel A TRIG indicator (6) flashes.
 - NOTE: Put the trigger control (5) to 0 V for maximum sensitivity. Any other position sets a trigger level between ±2.8 V.
- (6) Select the required display resolution (7) .
- (7) If a frequency below 50 kHz is to be measured in the presence of noise, enable the filter $(\ensuremath{\mathbb{8}})$.
- (8) If operation in the hold mode is required, select HOLD (9) and press the RESET key (10).
- (9) Check that the GATE indicator (11) flashes on during the measurement period.

•.



PERIOD MEASUREMENT

5

- (1) Switch the power on.
 - (2) Select the PERIOD A measurement mode, using the function selector (1) .
 - (3) Set the AC/DC coupling ② and attenuator ③ for channel A, as required.
 - (4) Connect the signal to be measured to the channel A input (4) .

CAUTION: SIGNAL LEVEL ENSURE THAT THE INPUT SIGNAL LEVEL DOES NOT EXCEED THE DAMAGE LEVELS SPECIFIED IN SECTION 1 OF THIS MANUAL.

- (5) Set the manual trigger level to the required value (5) . Check that the channel A TRIG indicator (6) flashes.
 - NOTE: Put the trigger control (5) to 0 V for maximum sensitivity. Any other position sets a trigger level between ±2.8 V.
- (6) Select the required display resolution \bigcirc .
- (7) If hold mode operation is required, select HOLD (8) and press the RESET key (9).
- (8) Check that the GATE indicator (1) flashes on during the measurement period.

•, ,

1990 FD 477



TIME INTERVAL MEASUREMENT

- (1) Switch the power on.
 - (2) Select the T.I. A \rightarrow B measurement mode, using the function selector (1).
 - (3) Set the AC/DC coupling (2), attenuator (3), and slope (4), as required. If the start and stop signals are from the same source, select COM A (5).
 - (4) Connect the start signal to the channel A input 6. If a separate stop-signal source is used, connect the stop signal to the channel B input 7 and set the associated input controls.

CAUTION: SIGNAL LEVEL ENSURE THAT THE INPUT SIGNALS DO NOT EXCEED THE DAMAGE LEVELS SPECIFIED IN SECTION 1 OF THIS MANUAL.

(5) Set the manual trigger levels to the required values (8) (9). Check that the TRIG indicators (10) (11) flash.

NOTE: If required, monitor the trigger output terminals (17) and set the trigger to a specific voltage level.

- (6) Select the required display resolution (12) .
- (7) If a delay to the stop circuit is required, set the required delay value and enable the delay (13) .
- (8) If hold mode operation is required, select HOLD (14) and press the RESET key (15).
- (9) Check that the GATE indicator (16) flashes on during the measurment period.

•.

1990 FD 477

6



TOTALIZE MEASUREMENT

7

Total A by B (Electrical)

A procedure for Total A (Manual) totalize is given in para. 8.

- (1) Switch the power on.
- (2) Select the TOTAL A by B measurement mode using the function selector (1) .
- (3) Set the AC/DC coupling (2), attenuator (3) and slope (4) as required for both channels.

NOTE: The channel A slope switch selects the slope of the events which are counted. The measurement period starts on the slope of the B channel signal selected by the channel B slope switch, and stops on the opposite slope.

(4) Connect the signal to be totalized to the channel A input (5) and the control signal to the channel B (6) input.

CAUTION: SIGNAL LEVELS

ENSURE THAT THE SIGNAL LEVELS DO NOT EXCEED THE DAMAGE LEVELS SPECIFIED IN SECTION 1 OF THIS MANUAL.

1990 FD 477



- (5) Set the manual trigger levels to the required values (7) (8)
 Check that the TRIG indicators (9) (10) flash.
- (6) If a delay to the stop circuit is to be used, set the required delay value and enable the delay (11).
- (7) If hold mode operation is required, select HOLD (12) and RESET
 (13) .
- (8) Check that the GATE indicator (14) flashes on during the measurement period.

1990 FD 477



Total A (Manual)

8

- (1) Switch the power on.
- (2) Select the TOTAL A measurement mode, using the function selector (1). The HOLD indicator (2) will light.
- (3) Set the AC/DC coupling (3), attenuator (4) and slope (5) of channel A as required.
- (4) Connect the signal to be totalized to the channel A input (6).

CAUTION: SIGNAL LEVEL ENSURE THAT THE INPUT SIGNAL DOES NOT EXCEED THE DAMAGE LEVELS SPECIFIED IN SECTION 1 OF THIS MANUAL.

- (5) Set the manual trigger level (7) to the required value. Check that the TRIG indicator (8) flashes.
- (6) Start and stop a measurement using the HOLD key (9). The HOLD indicator (2) will be turned off and the GATE indicator (10) will light during the measurement period. The displayed result is cumulative over successive measurement cycles. If required, clear the display after a measurement cycle by pressing the RESET key (11).

1990 FD 477



PHASE MEASUREMENT

9

- (1) Switch the power on.
 - (2) Select the PHASE A rel B measurement mode, using the function selector (1).
 - (3) Set the AC/DC coupling (2), attenuator (3) and slope (4) as required.
 - (4) Connect the signals to be compared to the channel A (5) and B
 (6) inputs (the larger and cleaner signal to channel A for maximum accuracy).

CAUTION SIGNAL LEVELS ENSURE THAT THE INPUT SIGNALS DO NOT EXCEED THE DAMAGE LEVELS SPECIFIED IN SECTION 1 OF THIS MANUAL.

- (5) Set the manual trigger levels to the required values (7)(8). Check that the TRIG indicators (9) (10) flash.
- (6) If hold mode operation is required, select HOLD (11) and press the RESET key (12) .
- (7) Check that the GATE indicator (13) flashes on during the measurement cycle.

•

NOTE: The phase measurement is always positive, and is the angle by which the signal applied to channel A leads that applied to channel B.

1990 FD 477



RATIO MEASUREMENT

10

- Switch the power on.
 - (2) Select the RATIO A/B measurement mode, using the function selector (1) .
 - (3) Set the AC/DC coupling (2) and attenuator (3) as required.
 - (4) Connect one of the signals to channel B (4) and the other to channel A (5). The lower frequency signal should be connected to channel B.

CAUTION: SIGNAL LEVEL ENSURE THAT THE INPUT SIGNALS DO NOT EXCEED THE DAMAGE LEVELS SPECIFIED IN SECTION 1 OF THIS MANUAL.

- (5) Set the manual trigger levels to the required values (6) (7). Check that the TRIG indicators (8) (9) flash.
- (6) Select the required display resolution (10) .
- (7) If hold mode operation is required, select HOLD (11) and press the RESET key (12).
- (8) Check that the GATE indicator (13) flashes on during the measurement period.



TIME MEASUREMENT

- 11 (1) Switch the power on.
 - (2) Select the TIME measurement mode using the function selector (1) .
 - (3) Start and stop the time measurement using the HOLD (start/stop) key (2).
- 12 The HOLD indicator is turned off and the GATE indicator lit during the measurement period. The displayed result is cumulative over successive measurement cycles. If required, the display can be cleared, after a measurement cycle, by pressing RESET (3).



SETTING AND MEASURING THE TRIGGER LEVEL

- 13 (1) The trigger level is set using the rotary controls for channel A (1) and channel B (2) . Each control can be set independently for positive or negative levels typically between +2.8 V and -2.8 V with centre 0 V. Rotating the control clockwise gives a positive trigger level and anticlockwise gives a negative trigger level.
 - (2) For maximum sensitivity on small signals a switched 0 V position is available by turning the appropriate control 1 or 2 fully anti-clockwise until the control clicks.
 - (3) The trigger voltage set can be measured at the output terminals (3) (4), using a DVM, oscilloscope or other high input impedance instrument.



INSTRUMENT CHECKS

(1) Switch power on.

14

- (2) Select the CHECK mode, using the function selector (1). Check that 10 MHz is displayed. Resolution can be changed using the RESOLUTION key (2).
- (3) To check the front panel LEDs press RECALL (3) . All LEDs, with the exception of REM, ADDR, SRQ, GATE, TRIG A, TRIG B and STBY/CHRG, will flash on and off every two seconds. If the GPIB option is fitted, the REM, ADDR and SRQ will flash in time with the other LEDs.

DISPLAY RESOLUTION

- For all measurement functions other than TOTAL A by B, TOTAL A and PHASE A rel B, the resolution refers to the number of zeros displayed when no signal is applied at the input. The resolution can be set to display 3 to 8 digits. A 10% overrange of the display is permitted without a change of range. Because of this, an additional digit with a value of 1 may appear at the more significant end of the display when measurements are made. If the 10% display overrange is exceeded, with eight digits selected, the overflow LED will light. An overflow can also occur when NULL or 100 AVG is enabled. The overflow digit can be displayed by decreasing the resolution.
- 16 With some measurement functions, the number of digits appearing may be less than the selected resolution to ensure that they are rounded to meaningful values.
- 17 When RATIO measurements are made, no more than eight digits are displayed, regardless of the resolution selected.

1990 FD 477

- 18 For the TOTAL A by B and TOTAL A measurement functions the display shows the true total of events counted from 1 to 99999999. For higher totals the exponent is used.
- 19 For the PHASE A rel B measurement, up to four digits may be displayed for frequencies up to 100 kHz and up to three digits for higher frequencies. Leading zeros are suppressed. For frequencies above 100 kHz the resolution of the display is reduced, and placeholding (half size) zeros are displayed as the least-significant digits.

Setting the Display Resolution

20 Whenever the resolution control indicator is lit, the resolution can be changed using the step-up and step-down keys.

GATE TIME

21 For the frequency, period and ratio measurement functions, the gate time is related to the resolution selected, as shown in Table 4.1.

TABLE 4.1

Resolution and Gate Time

Resolution	Gate Time
8	10 s
7	1 s
6	100 ms (see NOTE 2)
5	10 ms
4	1 ms
3	1 ms (see NOTE 3)

NOTE 1:

The gate times shown are nominal. Due to the use of the recipromatic counting technique the gate time may be extended by up to one period of the input signal on FREQ A, PERIOD A and RATIO A/B.

NOTE 2: A resolution of 6 is selected when the instrument is first switched on.

NOTE 3: With a resolution of 3 selected, measurements are averaged.

22 For the PHASE A rel B measurement function the gate time depends upon the signal frequency. The gate time is approximately 50 ms for frequencies above 200 Hz, but will be increased at lower frequencies.

NULL FEATURE

23 The null feature allows a displayed value to be entered into the internal NULL store. When the null feature is enabled (NULL indicator lit) the display indicates

(measured value minus the value held in the NULL store).

- 24 The null feature is avilable with all functions except phase and check.
- 25 (1) Use the procedures given in paragraphs 4 to 12 to set up the instrument to display the measurement required. If nulling from a value already in the NULL store, press

RECALL NULL .

The value in the NULL store will be displayed.

(2) To enable NULL, press

NULL

The NULL indicator will light. The displayed value will be entered into the NULL store. When a new measurement is made the display indicates the difference between the measured value and the value in the NULL store.

(3) To disable the null facility, press

NULL .

The NULL indicator will go out and the display will indicate the measured value. The value in the NULL store is unchanged.

26 The value held in the NULL store can be displayed at any time by pressing

RECALL NULL .

To return the instrument to the status existing before the NULL store contents were displayed press

•

CONTINUE .

STOP CIRCUIT DELAY (HOLD OFF)

Use of the Delay

- 27 The stop circuit can be delayed when the T.I. A → B or the TOTAL A by B measurement function is selected. The required delay is entered into an internal store by the operator. The delay function can then be enabled and disabled as required. The delay is set to 10 ms when the instrument is first switched on.
- 28 The delay can be used to prevent the stop circuit being triggered prematurely by spurious signals, such as those resulting from contact bounce. The principle is shown in Fig 4.1.



Fig 4.1 Use of Stop Circuit Delay

Displaying the Delay

29 The value of delay held in the store can be displayed by pressing



Changing the Delay

- 30 The delay value stored is changed using the DELAY VALUE 1 or 1 keys. Pressing RESET/CONTINUE or DELAY stores the new delay value and returns the instrument to measurement mode. If DELAY has been pressed, the newly entered delay value is also enabled.
- 31 The permitted range of delay is from 200 μs to 800 ms. The value in the delay store is retained when the instrument is switched to standby.

Enabling and Disabling the Delay

32 The stop delay is enabled and disabled by means of the DELAY key. The DELAY indicator lights when the delay is enabled.

AVERAGE OF 100 READINGS

- 33 This feature allows one extra digit of resolution to be obtained by taking 100 readings into store and displaying the software average value. The average of 100 readings can be used with the Time Interval, Phase Measurement, Frequency A, Period A and Ratio A/B.
- 34 To enable the averaging facility press the 100 AVG key. The 100 AVG indicator will light.
- 35 With the appropriate signals connected the instrument will take 100 measurements, during which time the gate indicator will flash 100 times. The average value is then displayed. For reliable operation the signal must be constant during the measurement period and asynchronous (not related) to the counters frequency standard.
- 36 A new sequence can be started at any time by pressing

RESET / CONTINUE

37 To disable the averaging feature press 100 AVG . The 100 AVG indicator will go out.

SPECIAL FUNCTIONS

Frequency B

38 This function can be activated in FREQUENCY A mode only, by pressing:

DELAY

and holding the key down for three seconds. The DELAY indicator will then light and the counter will measure frequency B to the resolution selected.

39 To disable Frequency B press:

DELAY or RESET / CONTINUE .

The DELAY indicator will go out. Note that normal delay mode is not available in Frequency.

LED Check

40 When in CHECK mode this function is activated by pressing:

RECALL .

The LED Check causes the display and single LEDs to be alternately on and then off at a 3-second rate. All LEDs are checked, including the GPIB LEDs (if GPIB is fitted), except the STBY/CHRG, GATE and TRIG LEDs. To revert to the CHECK function press

RESET / CONTINUE .

ERROR CODES

41 The instrument is able to detect a number of error states, which are indicated on the display. The meanings of the error codes are shown in Table 4.2

TABLE 4.2

Error Codes

Display	Error	
Er 01	Phase measurement attempted on signals of different frequencies.	
Er 02	Measurement result too large or too small for the display.	
Er 03	Overflow of internal counters.	
Er 04	Number entry error (GPIB only).	
Er 05	GPIB programming error (GPIB only).	
Er 06	Phase inputs greater than 5 MHz.	
Er 50	Basic check function error.	

1990 FD 477

Clearing the Error Codes

Error code Er 01 is cleared by:

- (1) Making a phase measurement on signals of equal frequency.
- (2) Selecting another measurement function.

Error codes Er 02 and Er 03 are cleared by:

- (1) Obtaining a measurement result that is within range.
- (2) Selecting another measurement function

Error code Er O6 is cleared by:

- (1) Reducing the input frequency to less than 5 MHz.
- (2) Selecting another measurement function.

USING THE BATTERY PACK OPTION

Power Supply Changeover

43 When the battery pack option is installed, the instrument can be powered from the internal battery, an external DC supply of 11V to 16V, or an external AC supply. If the instrument is operating from either the DC supply or the battery, it will automatically change to operation from the AC supply when this is connected. The battery will not take over from either the AC or the DC supply if the supply fails. An external DC supply will not take over from the AC supply if the AC supply fails.

Battery-Low Indication

- 44 When the instrument is operating from the internal battery, or from an external DC supply, the STBY/CHRG indicator will start to flash as the supply voltage approaches the minimum permissible level. This occurs regardless of whether the instrument is in the standby mode or not. When operating from the battery, the instrument can be used in the measurement mode for approximately 15 minutes after the indicator commences flashing.
- 45 When the voltage of the battery or the external DC supply reaches the minimum permissible level, the instrument shuts down completely.

Operating Instructions

46 Instructions for preparing the instrument to make measurements are given in the following paragraphs. No other change in the operating procedure is required.

1990 FD 477

Operation From the Battery

- (1) Set the internal/external switch on the rear panel to INTERNAL BATTERIES.
 - (2) Set the BATTERY SAVE/NORMAL switch to NORMAL.
 - (3) Switch the instrument on.
 - (4) Check that the instrument goes through the normal switch-on sequence. If the STBY indicator is flashing, or if there is no display, charge the battery.
- If the battery-save facility is to be used, set the BATTERY SAVE/NORMAL switch to BATTERY SAVE. The instrument will remain in the measurement mode for approximately one minute and will then switch to standby. It can be returned to the measurement mode for a further period of one minute by pressing the STBY/CHRG key.

Operation From an External DC Supply

- (1) Ensure that the instrument is switched off.
 - (2) Connect the DC supply to the DC power-input plug on the rear panel. The mating connector is a 2.1 mm coaxial socket.

CAUTION: SUPPLY POLARITY THE POSITIVE SIDE OF THE SUPPLY MUST BE CONNECTED TO THE CENTER CONDUCTOR.

- (3) Set the internal/external switch on the rear panel to EXTERNAL 11-16V.
- (4) Switch the instrument on. Check that the instrument goes through the normal switch-on sequence.

Battery Charging

50 The battery is trickle-charged whenever the instrument is operated from an AC supply and the internal/external switch is set to INTERNAL BATTERIES. To charge the battery at the full rate, connect the instrument to an external AC or DC supply, switch on and select the standby mode.

1990 FD 477

49

48

47

INTRODUCTION

1 The instrument must be prepared for use in accordance with the instructions given in Section 3. If the instrument is being used for the first time, or at a new location, pay particular attention to the setting of the AC line voltage selector.

GPIB OPERATING MODES

2 The instrument can be operated via the GPIB in either the addressed mode or the talk-only mode.

TALK-ONLY MODE

- 3 The talk-only mode may be used in systems which do not include a controller. Such a system permits remote reading of the instrument's measurement data, but the instrument is operated by means of the front-panel controls as described in Section 4.
- 4 The rate at which measurements are made is determined by the instrument. The output buffer is updated at the end of each measurement cycle, overwriting the previous measurement data if this has not been transferred to the listener.
- 5 The transfer of data from the instrument to the listener is triggered by the listener. The instrument's output buffer is cleared when the data transfer is complete. Problems arising from the differences between the measurement rate and data transfer trigger rate are resolved according to the following protocol:
 - (1) If data transfer is in progress at the end of a measurement cycle, the updating of the output buffer is delayed. The data transferred will relate to the previous measurement cycle.
 - (2) If the data transfer trigger occurs during a measurement cycle and the output buffer is empty, data transfer will be delayed until the buffer is updated. The data transferred will then relate to the latest measurement cycle.
 - (3) If a measurement cycle is completed before the results of the previous cycle have been transferred to the listener, the buffer will be updated. The data for the previous cycle will be overwritten and lost.

1990 FD 477

- The rate at which measurements are made can be controlled in the following ways:
 - (1) The gate time of the instrument (duration of the measurement cycle) can be controlled by choosing an appropriate display resolution.
 - (2) The instrument can be operated in the hold mode. Single measurement cycles can be triggered, when required, by means of the RESET key.
- 7 The format of the data output is described in Table 5.1.

ADDRESSED MODE

6

8 In addressed-mode operation, all the instrument's functions, except the power ON/OFF, standby switching and trigger levels, can be controlled by means of device-dependent commands, sent via the bus, when the instrument is addressed to listen. The measurements made, and data regarding the instrument's status, can be read via the bus when the instrument is addressed to talk. If the instrument is addressed to talk when the output buffer is empty, no data transfer can take place and bus activity will cease. Data transfer will commence when the output buffer is updated at the end of the next measurement cycle.

DATA OUTPUT FORMAT

9 The same output message format is used for the transmission of measured values and numbers recalled from the instrument's internal stores. The message consists of a string of 21 ASCII characters for each value transmitted. These are to be interpreted as shown in Table 5.1. The units should be assumed to be Hz, seconds, degrees or a ratio, depending upon the commands previously given to the instrument.

DEFERRED COMMANDS AND IMMEDIATE COMMANDS

10 Some commands (known as Deferred Commands) are accepted until a terminating character or message is received, see Table 5.5. The whole string will then be obeyed. Other commands (known as Immediate Commands) are obeyed as soon as they are received. These are indicated, in Table 5.18, by an asterisk.

EXAMPLE: OUTPUT 716; FA ANS SRS5 S81 CR LF

Because SRS is an immediate command, Frequency A, A Channel Negative Slope, and 5 Digit Resolution will all be set following receipt of SRS5.

• .

1990 FD 477

TABLE 5.1

Output Message Format	
-----------------------	--

Byte No	Interpretation	Permitted ASCII Characters
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21	Function letter Function letter Sign of measurement Most significant digit Digit Digit Digit Digit Digit Digit Digit Digit Least significant digit Exponent indicator Sign of exponent More significant digit Less significant digit Carriage return Line Feed	See Table 5.2 + or - 0 to 9 0 to 9 or . 0 to 9 or . E + or - 0 to 9 CR LF

NOTE 1:

Bytes 4 to 15 will always include 11 digits and a decimal point. Zeros will be added, where necessary, in the more significant digit positions.

ŧ

NOTE 2:

The exponent indicated by bytes 18 and 19 will always be a multiple of three.

• • · · ·
Function Letters

Function	Function Letters	
Frequency A	FA	
Period A	PA	
Time interval	TI	
Total A by B	TA	
Phase	PH	
Ratio A/B	RA	
Check	CK	
Total A	TM	
Time	TC	
Recalled Data	Function Letters	
Unit type	UT	
Resolution	RS	
Null store	NL	
Delay time	DT	
Special function	SF	
Master software issue number	MS	
GPIB software issue number	GS	

NOTE:

Spaces are substituted for the function letters when special function 81 is active.

1

SERVICE REQUEST

- 11 The instrument can be set, by means of device-dependent commands, to generate the service request message (SRQ) when:
 - (1) A measurement cycle is completed
 - (2) A change of frequency standard occurs
 - (3) An error state is detected
 - (4) Any combination of (1), (2) and (3).
- 12 The generation of the SRQ may also be inhibited. The necessary commands are given in Table 5.17. Option (3) of Paragraph 10 is selected when the instrument is first switched on.

STATUS BYTE

13 The format of the status byte, generated in response to a serial poll, is given in Table 5.3.

ч. _с

1990 FD 477

Status Byte Format

DIO Line	Function		
1	LSB		
2	Number of error detected (binary)		
3	MSB (See NOTE 1)		
4	'1' = frequency standard changed		
5	'1' = reading ready (See NOTE 2)		
6	'1' = error detected		
7	'1' = service requested		
8	'1' = gate open		

NOTE 1:

The error code numbers which can occur are:

- 1 Phase measurement attempted on waveforms of differing frequency.
- 2 Result out of range of the display
- 3 Overflow of internal counters
- 4 Error in numerical entry
- 5 Syntax error in GPIB command
- 6 Phase measurement attempted on signal above 10 MHz.

No measurement data string is available if error code 1, 2 or 3 is generated.

NOTE 2:

Regardless of the SRQ mode in use, the SRQ message that a reading is ready is not generated following a data-recall operation.

NOTE 3:

The errors are cleared as follows:

- Error 1: Correct the difference in input frequencies or change the measurement mode in use.
- Error 2: The error is cleared when an in-range measurement is completed.
- Error 3: The error is cleared when an in-range measurement is completed.
- Error 4: The error is cleared when a valid numerical entry is made.
- Error 5: The command string will be correctly executed up to the point at which the error occurs. The remainder of the string will be hand-shaken, but not executed. The error is cleared when the next valid command is received.
- Error 6: Correct the input frequency or change the measurement mode in use.

1990 FD 477

EXPLANATION OF RESPONSE TO INTERFACE MESSAGES

- 14 The instrument will respond to all valid device-dependent commands which are received after it has been addressed to listen. Devicedependent commands are recognized as such because they are transmitted with the attention (ATN) message false.
- 15 The instrument also responds to a number of multi-line interface messages. These are recognized because they are transmitted with the ATN message true. Refer to Table 5.4, which gives the instrument's response to different bus messages. The following paragraphs detail the instrument's response to these messages. Any multi-line message not specifically mentioned is hand-shaken, but is otherwise ignored.

Address Messages

- 16 The instrument responds to address messages defined by the setting of the address switches, A1 to A5, on the rear panel.
- 17 On receipt of its listen address, the instrument becomes a listener. If it has previously been addressed to talk it ceases to act as a talker. If in the local control state when the address is received, the instrument goes to the remote control state provided that the REN message is true.
- 18 On receipt of its talk address, the instrument becomes a talker. If it has previously been addressed to listen it ceases to act as a listener. If in the local control state when the address is received, it will remain under local control.
- 19 If the instrument has been addressed to talk, and then receives the talk address of another device, it ceases to act as a talker.

Local Lockout

- 20 The instrument will respond to the local lockout (LLO) message regardless of its addressed state. The return-to-local function of the LOCAL key on the front panel is disabled (the RESET/CONTINUE function remains enabled when in local control).
- 21 Local lockout is cleared by sending the remote enable (REN) message false. This returns all devices on the bus to the local control state.

Device Clear and Selected Device Clear

- 22 The instrument only responds to the device clear (DCL) message and the selected device clear (SDC) message when it is in the remote control state. It will only respond to the SDC message if it is a listener, but will respond to the DCL message regardless of its addressed state.
- 23 The instrument responds to either message by reverting to the functions and settings of the power-up state. No change is made to the condition of the GPIB interface.

1990 FD 477

Response to Bus Messages

Message	Addressed State	Instrument Response	
Address	Any	For listen address: Becomes a listener and goes to the remote control state. If previously addressed to talk, ceases to act as a talker.	
		For talk address: Becomes a talker. If previously addressed to listen, ceases to be a listener.	
		For talk address of another device: If previously addressed to talk, ceases to be a talker.	
Local Lockout (LLO)	Any	LOCAL key disabled. (Cleared by sending the REN message false).	
Device Clear (DCL)	Any, but must be in remote control.	Reverts to power-up state.	
Selected Device Clear (SDC)	Listen and in remote control		
Serial Poll Enable (SPE)	Any	Enters the serial poll mode state (SPMS). If addressed to talk while in this state, sends the status byte.	
Serial Poll Disable (SPD)	Any	Enters the serial poll idle state (SPIS). If addressed to talk while in this state, sends data in the output message format.	
Group Execute Trigger (GET)	Listen, and no measurement cycle in progress	Takes a measurement.	
Go to Local (GTL)	Listen	Reverts to local control.	
Untalk (UNT) Unlisten (UNL)	Talk Listen	Ceases to be a talker. Ceases to be a listener. The ADDR indicator is turned off.	

Serial Poll Enable and Serial Poll Disable

- 24 The instrument responds to both the serial poll enable (SPE) message and the serial poll disable (SPD) message regardless of its addressed state.
- 25 The instrument responds to the SPE message by entering the serial poll mode state (SPMS). If the instrument is addressed to talk while in this state, it will put its status byte onto the bus instead of its normal data output string.
- 26 The instrument responds to the SPD message by leaving the SPMS and entering the serial poll idle state (SPIS). If the instrument is addressed to talk while in this state, it will put its data output string onto the bus provided data is available in the output buffer.

Group Execute Trigger

27 The instrument responds to the group execute trigger (GET) message provided that it is a listener and no measurement cycle is in progress. Except for the inability to retrigger during a measurement cycle, the response to the GET message is the same as to the device-dependent command T2.

Go to Local

28 The instrument responds to the go to local (GTL) message provided that it is a listener. The instrument reverts to the local control state, but remains addressed to listen. It will return to remote control on receipt of the first byte of a device-dependent command.

Untalk and Unlisten

29 If addressed to talk, the instrument will go to the talker idle state (TIDS) on receipt of the untalk message. If addressed to listen, it will go to the listener idle state (LIDS) on receipt of the unlisten message. The ADDR indicator will be turned off.

INPUT COMMAND CODES

30 When the instrument is addressed to listen it can be controlled by means of device-dependent commands given in the following tables:

Table 5.6 Instrument Preset Code Table 5.7 Measurement Function Codes Table 5.8 Input Control Codes Table 5.9 Measurement Control Codes Table 5.10 Store and Recall Codes Table 5.11 Numerical Input Format Table 5.12 Numerical Input Ranges Table 5.13 Resolution Selection Table 5.14 Special Function Codes Table 5.15 Special Functions Table 5.16 Output Message Format Table 5.17 Service Request Codes

1990 FD 477

31 If more than one command is to be sent, no delimiters are required. If necessary, commas, spaces and semicolons may be included in command strings as an aid to clarity without affecting the operation of the instrument. Each command string must be followed by an endof-string terminating group. The permitted terminating groups are shown in Table 5.5.

TABLE 5.5

Permitted Terminators

1	2	3	4	5	6
LF	LF EOI true	CR EOI true	CR LF	CR LF EOI true	Last Character EOI true

TABLE 5.6

Instrument Preset Code

Function	Code
Set instrument functions and settings to the power-up state	IP

TABLE 5.7

Measurement Function Codes

Function	Code
Frequency A	FA
Period A	PA
Time interval	TI
Total A by B	TA
Phase of A relative to B	PH
Ratio A/B	RA
Check	CK
Total A	TM
Time	TC

1990 FD 477

Function	Code		
	A Channel	B Channel	
AC coupling selected DC coupling selected Positive slope trigger selected Negative slope trigger selected X10 attenuator disabled X10 attenuator enabled A channel filtering enabled A channel filtering disabled A and B channels separate A and B channels common	AAC ADC APS ANS AAD AAE AFE AFD	BAC BDC BPS BNS BAD BAE BCS BCC	

Input Control Codes

TABLE 5.9

Measurement Control Codes

Function	Code
Select continuous measurement mode	TØ (see NOTE 1)
Select one-shot measurement mode	T1 (see NOTE 2)
Take one measurement or start total A or time measurement	T2 (see NOTE 3)
Stop total A or time measurement	T3 (see NOTE 3)
Read present value without stopping totalize measurement	RF (see NOTE 4)
Null disabled	ND
Null enabled	NE
Delay disabled	DD
Delay enabled	DE
100 Average disabled	NA
100 Average enabled	AE
Reset (Stop measurement cycle and clear output buffer)	RE

NOTE 1: When making continuous measurements the output buffer is updated at the end of each gate period. If the buffer is being read via the GPIB when the gate period ends, updating is delayed until reading is complete.

NOTE 2: When one-shot measurements are being made, the output buffer is cleared each time command T2 is received. The measurement made must, therefore, be read before a further measurement cycle is triggered.

1990 FD 477

NOTE 3:

When making totalize measurements, commands T2 and T3 are used with TM. In this mode the readings made in successive totalize periods are cumulative. The RE command is used to reset the count to zero when required.

NOTE 4: The RF command (reading on the fly) must be sent each time a reading is required. The reading is obtained when the instrument is made a talker.

TABLE 5.10

Store and Recall Codes

Function	Code
Recall unit type Store display resolution number Recall display resolution number Store null value Recall null value Store delay value Recall delay value Recall special function register Recall master software issue number Recall GPIB software issue number	RUT SRS RRS SN (see NOTE 1) RN (see NOTE 1) SDT RDT RDT RSF RMS RGS

NOTE 1:

Numbers to be stored should follow the store command. The format to be used for numerical entry is given in Table 5.11. The limiting values for numerical entries are given in Table 5.12.

NOTE 2:

The instrument returns to the measurement mode automatically at the completion of a store or recall operation.

NOTE 3: No SRQ message is generated for recalled data.

1990 FD 477

Byte	Interpretation	Permitted ASCII Characters
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	Sign of mantissa Most significant digit Digit Digit Digit Digit Digit Digit Digit Least significant digit Exponent indicator Sign of exponent More significant digit Less significant digit	+ or - 0 to 9 or . 0 to 9 or

NOTE 1: Spaces, nulls or zeros occurring immediately before byte 1 will be ignored.

NOTE 2: Byte 1 may be omitted. A positive mantissa will then be assumed.

NOTE 3:

Bytes 2 to 11 may contain up to nine digits and a decimal point. If more than nine digits are entered without a decimal point, excess digits will be truncated. The excess digits will, however, increase the power of ten stored.

If fewer than nine digits are required the unused bytes may be omitted.

NOTE 4: Spaces or nulls entered between bytes 11 and 12 will be ignored.

NOTE 5: The exponent group, bytes 12 to 15, may be omitted.

NOTE 6: Byte 13 may be omitted or transmitted as a space. In either case a positive exponent will be assumed.

1990 FD 477

NOTE 7: Byte 15 may be omitted for a single-digit exponent.

NOTE 8:

Units are assumed to be seconds for delay time.

TABLE 5.12

Numerical Input Ranges

Function	Command Code	Numerical Limits	
	Lode	Low	High
Resolution	SRS	3	8
Null store	SN	1 x 10-9	1 x 10 ¹⁰
•••		-1 x 10 ¹⁰	-1 x 10-9
Delay time	SDT	200 x 10-6	0.8

NOTE 1:

Delay time entries will be rounded up before storage, as follows:

1 ms to 800 ms in multiples of 1 ms, or a fixed delay of 200 $\mu s.$

NOTE 2:

Resolution entries will be rounded down to the next integer. The related gate times are shown in Table 5.13.

NOTE 3:

The exponential numbers format is shown in Table 5.11.

1990 FD 477

Resolution 3	Selection
--------------	-----------

Number of digits in Freq., Period, Time and Check.	Gate Time	Resolution number
8	10 s	8
7	1 s	7
6	100 ms	6
5	10 ms	5
4	1 ms	4
3	1 ms	3

TABLE 5.14

Special Function Codes

Function	Code
Enter special function nn in special function register	Snn

NOTE 1:

The list of special functions is given in Table 5.15.

NOTE 2:

A special function number entered in the register while the special functions are enabled will be enabled immediately.

TABLE 5.15

Special Functions

Function Number	Function Description		
20	Normal operation		
21	Frequency B		
70	Basic 10 MHz check		
71	LED check		
80	Leading letters in output string		
81	No leading letters in output string		

Special Function Register

32 The special functions are stored in a register organised by decades. Only decades 2, 7 and 8 are used in this instrument. The first digit of a special function number indicates its position in the register and the second digit is stored in that location. If recalled, the special function register will be transmitted as a string of 21 ASCII characters. These are interpreted in Table 5.16.

1990 FD 477

Byte	Output Characters	Notes
1 2	'S' or space 'F' or space	Spaces transmitted if SF 81 is programmed
3 4,5 6 7-10 11	'+' 0 0 or 1 0 0 or 1	0 = SF20 selected 1 = SF21 selected 0 = SF70 selected 1 = SF71 selected
12 13-15 16 17 18, 19 20 21	0 or 1 0 'E' '+' 0 CR LF	0 = SF80 selected 1 = SF81 selected

Output Message Format

TABLE 5.17

Service Request Codes

Function	Code
Inhibit generation of SRQ SRQ generated when error is detected SRQ generated for measurement ready SRQ generated for measurement ready or error detected SRQ generated for frequency standard changeover SRQ generated for frequency standard changeover or error detected SRQ generated for measurement ready or frequency standard changeover SRQ generated for measurement ready, error detected or frequency standard changeover	QØ Q1 Q2 Q3 Q4 Q5 Q6 Q7

•.

NOTE: SRQ is not generated by data recalled from store.

1990 FD 477

Alphabetic List of Command Codes

Code		Code	
BAC BAD BAE BCC BCS	A channel filtering enabled A channel, -ve slope A channel, +ve slope B channel, AC coupling B channel X10 attenuator disabled B channel X10 attenuator enabled A and B channels common	PA PH Qn RA RDT RE RF RGS	Null disabled * Null enabled * Period A Phase A relative to B SRQ mode * Ratio A/B Recall delay time Reset measurement Read total so far Recall GPIB software issue Recall master software issue number * Recall null value * Recall null value * Recall resolution * Recall special function * Recall special function * Store delay time Store null value * Store resolution * Total A by B Time Time interval Measurement mode or Start/Stop reading

NOTE:

n represents a single digit. * = Immediate Command, see Deferred Commands and Immediate Commands on Page 5-2.

1

INTRODUCTION

- This section describes the principles of operation of the instrument, with respect to a number of block diagrams in the text, and describes the significant features of the circuits used with respect to the circuit diagrams given in Section 8. The block diagrams are annotated with the main circuit references to simplify cross referencing between the block diagram and circuit diagram.
- In the circuit descriptions the integrated circuits are referred to by the circuit reference given on the appropriate circuit diagram. Note that a separate series of numbers, starting at IC1, is allocated to each assembly. Where an integrated circuit package contains more than one circuit, suffix letters are used to distinguish between them. Where it is required to identify a particular pin of an integrated circuit, the circuit reference, with suffix letter if appropriate, is followed by an oblique stroke and the required pin number.

FUNCTIONAL SYSTEMS

- 3 The instrument contains eight functional systems. These are:
 - (1) The channel A and channel B system.
 - (2) The measurement system.
 - (3) The display system.
 - (4) The keyboard system.
 - (5) The microprocessor system.
 - (6) The standby and IRQ system.
 - (7) The power supply system.
 - (8) The frequency standard system.

1990 FD 511A

- The functional relationship between the systems is illustrated in Fig 6.1. The measurement system is internally configured by the microprocessor system according to the instructions entered via the keyboard or GPIB system. The signal to be measured and the signal from the frequency standard are fed to the measurement system. The measured result is passed to the microprocessor system. If mathematical manipulation of the result is required, this is performed by the microprocessor before the final output is passed to the display or GPIB system.
- The standby and IRQ system handles instructions to switch to standby, received from the keyboard system or the battery pack option, and interrupt requests made by other systems.





1990 FD 511A

4

5

THE CHANNEL A AND CHANNEL B SYSTEM

Functional Description

- 6 The channel A and channel B system processes the signals applied at the channel A and channel B inputs to produce differential pairs of signals which are fed to the measurement system. A block diagram is given in Fig 6.2.
- 7 Each channel includes relay-controlled circuits which allow selection of AC/DC coupling and X1/X10 attenuation. The common A configuration (channel B signal disconnected and channel A signal connected to both amplifiers in parallel) can be selected.
- 8 The channel amplifiers feature separate high frequency and low frequency paths. The crossover frequency is nominally 5 kHz. Signal filtering can be introduced, in channel A only, by disconnecting the high frequency amplifier path and increasing the bandwidth of the low frequency path to 50 kHz nominal. The signals from the high and low frequency paths are combined, and drive a Schmitt trigger output stage.
- 9 The trigger levels for the two channels are derived from manual controls on the front panel.
- 10 Control signals for the system relays are supplied from the microprocessor system.





1990 FD 511A

- 11 The circuit diagram is shown in Fig 5 in Section 8.
- 12 When energised, RLA gives DC coupling of the input signal. With RLA de-energised the signal is AC coupled via C1. R3 limits the current surge which occurs if DC coupling is selected while C1 is in the charged state.
- 13 The X1/X10 attenuator is formed by R9, R10, and RLC. With RLC deenergised, the attenuator has a series element R9 and a shunt element formed by R10 and the amplifier impedance of $1M\Omega$ in parallel. The attenuation is 20 dB (nominal). With RLC energised R9 is short circuited, giving 0 dB attenuation.
- 14 The signal is then fed to a combined limiter and fixed attenuator. R16, R21 and R22 form the attenuator; with D1, D2, D3 and D4 limiting the signal to about ±3.5 V. The attenuator insertion loss is about 1.5 dB.
- 15 The high-frequency channel buffer is a compound follower (Q1 and Q3) with a gain from Q1 gate to Q3 emitter of approximately 0.94.
- 16 The low-frequency channel buffer IC21 and Q5, receives its input from the potential divider R21, R22. The gain from the divider input to Q5 emitter is approximately 0.94. Any offset in the system can be nulled by adjusting R33.
- 17 When RLG is de-energised (channel A filter not selected) the signals from the two buffers are combined at the base of Q7 by the network C15 and R39. These components act as a low-pass filter to the output of the low frequency buffer, and as a high-pass filter to the output of the high frequency buffer. The crossover frequency is 5 kHz.
- 18 The signal at Q7 emitter is fed to the Schmitt trigger, IC2Oa, via the diode bridge formed by D9a, D9b, D1Oa and D1Ob. This protects the input of IC2Oa by limiting the signal swing to approximately ± 2.5 V.
- 19 The differential output of IC2Oa forms the input to the measuring system. The hysteresis of IC2Oa, and therefore the channel sensitivity, can be set by adjusting R72.
- The trigger level from the display board is attenuated by R58 and R54, giving a loss of 1.5 dB to compensate for the limiter loss in the signal path. It is then fed into the low-frequency buffer via R49. Feedback, taken from the emitter of Q7 to IC21/2 via R47 and R48, makes IC21/2 a virtual earth point, and the gain from the R49/R54 junction to the emitter of Q7 is -0.94. A 1 V DC level at the channel A input and a 1 V trigger level therefore combine to give 0 V at Q7 emitter. Thus the selected trigger point on the input signal is always brought to 0 V at Q7 emitter.

•. . . .

1990 FD 511A

- 21 The trigger levels are derived from the supply rails on the display board. The circuit diagram is shown in Fig. 3 in Section 8. For channel A, variable resistor R3 is connected across the +5 V, -5.2 supplies, and the wiper taps off part of this voltage. The tapped voltage passes via S20 (normally closed) and is attenuated via R2 and the load resistances on the motherboard. R7 provides a buffered output to the front panel.
- 22 With the trigger control set to the switched 0 V position. S20 opens and the trigger level is grounded via the load resistors R58 and R54 on the motherboard. This gives an accurately set 0 V trigger level with maximum signal sensitivity.
- 23 The channel B trigger level control operates in a similar way.
- 24 When the channel A low-pass filter is selected, RLG is energised. This open circuits the high frequency channel, and connects C16 across the low frequency channel. The low frequency channel bandwidth is then nominally 50 kHz.
- The circuit of channel B is similar to that of channel A, but is not provided with a low-pass filter. Energizing RLE connects the signal applied at the channel A input to both channel amplifiers, while deenergising RLF isolates the channel B input. RLE and RLF always operate simultaneously and in the opposite sense to each other.
- 26 The relays are controlled by the microprocessor system. The voltage levels on the control lines are latched in IC7, shown in Fig 6 in Section 8.

THE MEASUREMENT SYSTEM

Functional Description

- 27 The measurement circuits of the instrument are provided by two custom-built integrated circuits. These are the Multiple Counter and Control (MCC) circuits, MCC1 and MCC2. A block diagram is shown in Fig 6.3.
- 28 The circuits within MCC1 and MCC2 are configured by the microprocessor according to the measurement function in use. The recipromatic counting technique is used. With this technique the measured signal, not the counter clock pulses, controls the start and stop of the measurement period (gate time) as shown in Fig 6.4. The gate time therefore extends over an integral number of cycles of the measured waveform. The gate time is measured by counting the clock pulses which occur while the gate is open.
- 29 For all measurement functions the signals to be measured are fed directly to MCC2.

1990 FD 511A



Fig 6.3 The Measurement System



Fig 6.4 Basic Recipromatic Counting Technique

ан с. С

- 30 At the end of each measurement period MCC1 generates an interrupt request for the microprocessor system. The registers within MCC1 are addressed using the address bus and the MCC SELECT line. The measured value is transferred to the microprocessor system via the multiplexed bus.
- 31 The internal and external frequency standard inputs are both fed to MCC2. The system will operate from the external standard provided that the input is of sufficient amplitude. A 10 MHz output, derived from the frequency standard in use, is made available at a socket on the rear panel when the Frequency Standard Input/Output option (Option O2) is fitted.

32 The circuit diagram is shown in Fig 6 in Section 8.

Measured Signal Input

33 For all measurement functions, the differential outputs from channel A and channel B are applied to the measuring circuit at IC18/15, 16, 17 and 18.

Reference Frequency

- 34 The internal reference signal is applied to IC18/2 and the external reference signal, if present, to IC18/3. A buffered version of the external reference is present at IC18/24, and is applied to the detector D13/C47/R79. The detector output is fed to IC11/6, and is read periodically by the microprocessor. If the level is above the TTL logic '1' threshold, the microprocessor sets IC18/38 to logic '0' and the measurement system switches to use the external reference.
- 35 A 10 MHz signal, derived from the frequency standard in use, is present at IC18/37, and is fed via PL19 pin 1 to the 10 MHz STD OUTPUT socket (if fitted) on the rear panel.
- 36 A 10 MHz reference signal, derived from the internal frequency standard is present at IC18/36. This signal is applied to IC4/24.

Microprocessor Clock and Timer

37 A 5 MHz clock signal for the microprocessor (and the GPIB microprocessor if fitted) is taken from IC4/2. A 39.0625 kHz clock signal for the microprocessor timer is taken from IC4/4.

Control Signals

38 The logic levels on lines QO to Q4, between IC4 and IC18 are shown in Table 6.1. These levels are stable if no signals are applied to any of the channel inputs.

1990 FD 511A

TABLE 6.1

Measurement	Control Line				
Function	QO	Q1	Q2	Q3	Q4
FREQ A FREQ B PERIOD A T.I. A-B TOTAL A by B RATIO A/B CHECK TOTAL A TIME	1 1 0 1 1 1 1	0 0 0 0 1 0 0	1 0 1 0 1 1 1	1 1 1 1 GATE 1 1	0 0 0 1 1 0 0 0

Control Signals

- NOTE (1) The FREQ B function is obtained with special function 21 active. (FREQ A with delay).
 - (2) In CHECK, Q3 will be '1' for GATE indicator on, and will be '0' for GATE indicator off.

THE DISPLAY SYSTEM

Functional Description

- 39 A block diagram of the system is given in Fig 6.5. The GPIB indicators, the GATE indicator, the channel A and channel B TRIGGER indicators and the STANDBY indicator are held on or off by control signals from other systems. The remainder of the display is multiplexed under the control of the display drivers.
- 40 To update the display, the microprocessor selects the appropriate display driver, using the MODE 1 and MODE 2 control lines. A string of nine 8-bit words (a control word and eight data words) is then put onto the bus. Each word is entered into a memory within the display driver under the control of the STROBE signal.
- 41 The display driver puts the data words onto its output bus in turn. For each data word, the appropriate numeric indicator or group of LEDs is enabled by a signal on its control line.

1990 FD 511A



Fig 6.5 The Display System

42

The circuit diagram is shown in Fig 3 in Section 8. The GPIB indicators, LP1, LP2 and LP3, are driven via SK1 from the GPIB system. The GATE indicator, LP5, is driven from the measurement system via a driver stage, shown in Fig 9, and SK2 pin 13. The TRIG indicators, LP6 and LP7, are driven from the channel A and B system via driver stages, shown in Fig 9, and SK2 pins 7 and 3. The STANDBY indicator, LP4, is driven via SK1 pin 8 from the standby and interrupt system. The remaining LED indicators and the numeric indicator DI5 are controlled by the display driver, IC2. Numeric indicators DI1 to DI4 are controlled by IC3.

- 43 Display data are stored in memory within IC2 and IC3. To change the data, the microprocessor puts a control word on the port B bus. The microprocessor writes this word into the display drivers by means of a negative pulse applied to the DISPLAY STROBE line at SK1 pin 4. The control word determines the operating mode of the display drivers.
- 44 The microprocessor then selects the display driver required by setting a logic 'O' on the appropriate MODE line, at SK1 pin 3 or 6. Eight words containing display data are written into the selected display driver via the port B bus, controlled by eight negativegoing pulses on the DISPLAY STROBE line.
- 45 The output of each display driver is multiplexed, under the control of an internal clock. Eight-bit display data (for seven segments + decimal point or eight LED indicators) are put onto the device output bus (pins 1 to 4 and 24 to 27). A positive pulse is then applied to the enablement line of the device or group of indicators which is to display the data. The enablement line waveforms consist of 500μ s positive-going pulses at approximately 250 pps.

THE KEYBOARD SYSTEM

Functional Description

- 46 A block diagram of the system is given in Fig 6.6. The encoding of the keyboard data is performed within the system without microprocessor action. An interrupt request (IRQ) is made to the microprocessor when encoding is complete. Data transfer is initiated by the KEYBOARD ENABLE signal from the microprocessor.
- 47 The 18 keys are organised as a 16-key matrix and two extra keys. When a key is pressed, its position is encoded into a 5-bit word. One bit, carried on the KEYBOARD EXTEND line, indicates whether the key is in the matrix or is one of the extra keys. The remaining bits indicate the position of the key.
- 48 When a key is pressed, the encoder examines both the matrix and the extra keys, and generates a 4-bit code representing the key position.
- 49 If the key pressed is one of the extra two, the keyboard extend line is pulled low. If the key is in the main matrix the KEYBOARD EXTEND is isolated from the key line by D1, and remains at logic 1.



Fig. 6.6 The Keyboard System

- 50 The circuit diagram is given in Fig 3 in Section 8. The keys are organised as a 16-key matrix and two extra keys, having common row lines connected to the encoder at IC1/7, 8, 10 and 11. The matrix has column lines, connected to IC1/1, 2, 3 and 4.
- 51 The encoder normally holds the row lines at logic 'O'. When a key is pressed the corresponding column line is pulled to logic 'O'. The encoder then scans the keyboard and stores a 4-bit code, corresponding to the row and column of the key, in an internal register.
- 52 The KEYBOARD EXTEND line indicates whether or not the key is in the matrix. The inputs to IC1 are normally held at logic '1', so that SK2 pin 11 is at logic '1'. If one of the extra keys (S6 or S11) is pressed, SK2 pin 11 will go to logic '0'. The column lines of the matrix are isolated from the inputs of IC1 by D1, so that the logic level at SK2 pin 11 is not changed when a key in the matrix is pressed.

53 When the key-position code has been stored, the encoder sets the KEYBOARD DATA READY line, at SK2 pin 4, to logic '1' giving a microprocessor interrupt. The microprocessor sets IC1/13 to logic '0', using the KEYBOARD ENABLE line, and the encoder puts the 4-bit code onto the bus. The microprocessor reads the code and the state of the KEYBOARD EXTEND line to find which key has been pressed.

THE MICROPROCESSOR SYSTEM

Functional Description

- 54 A block diagram of the system is given in Fig 6.7. The microprocessor used has a 5-bit bus for the high-order address bits and an 8-bit multiplexed bus which is used for the low-order address bits and for data. The low-order address bits are strobed into the address latch, which holds them on an 8-bit address bus, to free the multiplexed bus for data.
- 55 Two latches, fed from port B of the microprocessor, are used to maintain voltage levels on the instrument control lines. A third latch is used to read the status of the instrument flags via port B. The latches and registers for the connection of the multiplexed bus to the measurement system are in the measurement system, and are controlled by the MCC SELECT signal. The display data latches are in the display system, and are controlled by strobe and chip select signals obtained from port A.





1990 FD 511A

- 56 The circuit diagram is given in Fig 6 in Section 8. The microprocessor clock and timer signals are generated in the measurement system, and are fed to IC3/39 and IC3/37. A RESET signal is generated in the standby and IRQ system when the instrument is switched on or off, and is fed to IC3/1.
- 57 The microprocessor bus for the high-order address bits is designated A8 to A12. The multiplexed bus, used for the low-order address bits and for data is designated B0 to B7. The microprocessor also has two input/output ports PA0 to PA7 and PB0 to PB7.

Multiplexed Bus Operation

- 58 The microprocessor puts IC3/6 (ADDRESS STROBE) to logic '1' and IC3/4 (DATA STROBE) to logic '0'. This enables the address latch, IC2 (IC2/11 at logic '1') disables the ROM, IC5 (IC5/20 at logic '1') and disables the address decoder, IC14 (IC14/6 at logic '0').
- 59 The address is put onto lines BO to B7 and A8 to A12. When the lines have settled the ADDRESS STROBE line is taken to logic 'O'. The low-order bits of the address are latched into IC2, and are held on address lines AO to A7. Lines BO to B7 are now free for use as a data bus.

Address Decoding

- 60 The levels on address lines A6 to A8 are decoded in IC14 to provide the following outputs:
 - (1) <u>MCC SEL</u>, the chip-select signal for IC4.
 - (2) GPIB SEL, the chip-select signal for the GPIB address decoder.
 - (3) Y6, the chip select signal for output latch IC8.
 - (4) Y7, the chip select signal for output latch IC7.
- 61 These outputs are only available when IC14 is enabled by a logic '1' at IC14/6 and a logic '0' at IC14/4 and 5. The level at IC14/6 is set by the DATA STROBE output at IC3/4, which is at logic '1' when the multiplexed bus is available for data transfer. All outputs from IC14 are decoded from addresses with lines A9 to A12 at logic '0', when IC14/4 and 5 are held at logic '0' by the output from IC9a, b and d.

Input and Output Latches

62 The logic levels required on the instrument control lines and on the PAGE line (most significant bit of RAM address) are set into the output latches, IC7 and IC8, from data port B of the microprocessor. The latch strobe signals are decoded in IC14. Data may be read by the microprocessor from the input latch, IC11. The latch strobe signal is provided via data port A of the microprocessor.

1990 FD 511A

THE STANDBY AND IRQ SYSTEM

Functional Description

- 63 The system generates reset signals for the microprocessor and GPIB interface, and the standby switching signal for the power supply system. It also combines the IRQ signals from the GPIB interface, the measurement system and the keyboard system for connection to the microprocessor. A block diagram is given in Fig 6.8.
- 64 Reset signals for the microprocessor and the GPIB interface are generated whenever power is applied to or removed from the instrument's power supply system.
- 65 On switching to standby, the standby signal from the keyboard system sets the standby IRQ latch. The latch outputs provide the standby IRQ and a standby flag for the microprocessor system. The standby IRQ output also clocks the standby ON/OFF latch to the set state. This provides signals to switch the power supply to standby, light the STANDBY indicator and disable IC13b, so inhibiting the other IRQs. At the end of the microprocessor interrupt routine the standby IRQ latch is reset, removing the standby IRQ. The state of the standby ON/OFF latch is not changed.





1990 FD 511A

- 66 While the instrument is in standby, the input to IC12b is held low and the IRQ input to the microprocessor is held high via D14. This inhibits all IRQs. The output from IC12b also holds the GPIB interface reset via Q9c.
- 67 On return from standby, the standby IRQ latch is again set by the standby signal from the keyboard system. The standby ON/OFF latch is clocked to the reset state, the power supply is returned to normal operation and IC13b is enabled. The input to IC12b rises as C61 charges, removing the reset signal from the GPIB interface and enabling the microprocessor IRQ input. The microprocessor is now able to accept the IRQ from IC13a. At the end of the restart sequence the standby IRQ latch is reset.
- 68 When the encoder in the keyboard system has data ready to be read by the microprocessor, the keyboard IRQ latch is clocked via the KEYBOARD DATA READY line. The latch outputs provide the keyboard IRQ and a keyboard IRQ flag. Once the keyboard has been identified as the source of the interrupt, the latch is reset by the microprocessor.

69 The circuit diagram is shown in Fig 6 in Section 8.

Reset Circuit

- 70 The RESET signal is generated in the circuit containing Q10, Q9a, d and e, and C60. When the instrument is switched on, the input to IC12f is held low until C60 charges through R96, Q9a and R90. The output at IC12f/12 goes to logic '1' when power is applied, but drops to logic '0' after approximately 300 ms. This output is inverted by IC12e to provide the microprocessor reset and by Q9c to provide the GPIB reset.
- 71 If there is a reduction in the +5 V STANDBY supply, due to the instrument being switched off or to power failure, the potential across R91 falls. The potential at Q10 emitter is maintained by the charge in C60, so Q10 conducts. The current in R97 makes the base of Q9d positive, so the transistor conducts and holds the base of Q10 low until C60 is completely discharged. This ensures that a good reset action is obtained, even if the power is quickly restored.

Standby Operation

- 72 On switching to standby, PL1 pin 14 is taken to 0 V by the STANDBY key. Debouncing is provided by R89 and C57. The leading edge of the signal is sharpened in IC12c, C58, R93 and IC12d, and sets the standby IRQ latch, IC13c and d.
- 73 The negative-going output from IC13c/10 is passed via IC13a, IC12a and R101 to IC3/2, to provide a microprocessor interrupt. The positive-going output from IC13d/11 forms the standby IRQ flag (read by the microprocessor via IC11 during the interrupt routine) and clocks the standby latch, IC10b, to the set state.

1990 FD 511A

- 74 The logic 'O' level at IC10b/8 switches on Q11, and provides power for the STANDBY indicator via PL1 pin 8. The same output is applied to IC13b/5, and disables the other interrupts, which are connected to IC13b/6.
- 75 The logic '1' level at IC10b/9 shuts down the power supplies except the +5 V STANDBY and ±11 V supplies.
- 76 At the end of the interrupt routine the microprocessor resets the standby IRQ latch by applying logic '1' to IC13c/8 from IC3/7.
- 77 On return from standby, the standby IRQ latch is again set. This provides a microprocessor interrupt and sets the standby IRQ flag, as before. The positive-going output from IC13d/11 clocks the standby latch back to the reset state, so that the STANDBY indicator is turned off and the power supplies are restored. The microprocessor resets the standby IRQ latch at the end of the interrupt routine.
- 78 When the instrument is operating from the battery pack in the battery-save mode, the STANDBY TRIGGER control line (PL21 Pin 7 on Fig. 9) is taken to logic 'O' after approximately one minute by the battery pack. This switches the instrument to the standby mode. The instrument is returned to the measurement mode by operation of the STANDBY key.

The IRQ Circuits

- 79 The KEYBOARD DATA READY line, at PL2 pin 4, goes to logic '1' when the keyboard encoder has data available. This clocks IC10a to the set state to provide a keyboard IRQ flag at IC11/11 and an interrupt signal at IC15c/9. Interrupts from the measurement system (MCC IRQ) and the GPIB interface (GPIB IRQ) are connected to IC15c/11 and IC15c/10.
- 80 If any of these interrupts occurs, IC15c/8 and IC13b/6 will go to logic '1'. Provided the standby latch, IC10b, is not set, IC13b/5 will be at logic '1' and the interrupt signal passes via IC13a and IC12a to IC3/2.
- 81 When the instrument is switched into or out of the standby state, the standby IRQ latch, IC13c and d, is set. The standby IRQ from IC13c/10 is fed to IC3/2 via IC13a and IC12a.
- 82 The circuit comprising R102, C61, IC12b and D14 disables the microprocessor interrupt input and holds the GPIB microprocessor reset line low (via Q9c) while the +5 V power supply to R102 is switched off. On return from standby, C61 charges and IC12b/4 goes to logic '0'. The microprocessor interrupt input is enabled and the GPIB microprocessor is reset. The delay in enabling the interrupts prevents the standby IRQ which occurs on return from standby from being acted upon before the power supplies are fully restored.

1990 FD 511A

THE POWER SUPPLY SYSTEM

Functional Description

- 83 A block diagram of the system is given in Fig 6.9. The AC supply enters at a plug mounted on the rear panel, and passes via a fuse and RFI filter, mounted on the motherboard, to the line switch.
- 84 The switched supply is connected to the primary winding of the power transformer via the operating voltage range selector. This has the form of a plug-in printed circuit board, which is positioned according to the line voltage.
- 85 The transformer has a tapped secondary winding, which supplies two rectifiers.
- 86 The rectifiers feed regulators providing +11.2 V, -11.2 V, +5 V, +5 V and -5.2 V. Alternatively the raw supplies can be supplied by the Battery Pack Option, if fitted. The -5.2 V regulator and one of the +5 V regulators, which supply most of the instrument's circuits, are shut down by a signal from the microprocessor system when the instrument is switched to standby.



Fig 6.9 The Power Supply System

Circuit Description

87 The circuit diagram is shown in Fig 7 in Section 8. AC power connected at the power input plug passes via fuse FS1 and the RF filter, formed by L8, L9, C66, C68, and C69, to the POWER switch, S1b. The switched supply is connected to the primary windings of T1 via the tracks of a printed circuit board, which is inserted in SK8.

1990 FD 511A

- 88 The secondary windings of T1 supply the ±5 V rectifier, D18, C76 and C77, and the ±11 V rectifier, D16a, D16b, D17a, D17b, C74 and C75. When the battery pack is in use, raw DC supplies at ±5 V and ±11 V are provided via PL21.
- 89 Regulated supplies at ± 11.2 V are provided by zener diodes D19, D20 and emitter followers Q12 and Q13.
- 90 Regulated supplies at +5 V are provided by two discrete component regulators having series elements Q17 and Q19. The non-inverting inputs to the comparators, IClc and ICla, are fed from the zener diode D22, which is operated at an appropriate current to give a 5 V reference voltage. The outputs of the +5 V rails are separately compared to this reference to control the regulators via Q18 and Q20.
- 91 A regulated supply at -5.2 V is provided by a discrete component regulator having Q22 as its series element. The comparator inputs are held at approximately O V. The potential divider controlling the inverting input is connected across the +5 V and -5.2 V rails.

Standby Mode

92 When the instrument is switched to standby, the standby latch, IC10b on Fig 6, is clocked to the set state. The base of Q15 is pulled high, and IC1a/3 is pulled low. The base of Q20 is pulled low by IC1a, the base current of Q19 is cut off and the regulator is shut down. When the voltage of the +5 V rail falls, IC1b/6 goes more negative. The base of Q21 is taken towards 0 V by IC1b, so that the base current of Q22 is cut off and the -5.2 V regulator is shut down.

THE FREQUENCY STANDARD SYSTEM

Functional Description

93 The basic frequency standard and the TXCO option are 10 MHz oscillators, whereas frequency standards 9423 and 9444 each comprise a 5 MHz oscillator and a frequency doubler. A block diagram of the 9423 and 9444 oscillators is shown in Fig 6.10.





1990 FD 511A

- 94 For all oscillator types the 10 MHz signal is passed to the measurement system via a buffer on the motherboard.
- 95 Signals from an external frequency standard are applied to a signal conditioning circuit on the motherboard. If a 10 MHz external frequency standard is used, the output of this circuit may be connected directly to the measurement system. For external frequency standards at sub-multiples of 10 MHz, the external frequency multiplier option is fitted between the conditioning circuit and the measurement system.

Frequency Doubler

- 96 The circuit diagram of the frequency doubler, used with frequency standards 9423 and 9444, is given in Fig 13 in Section 8. The 5 MHz input is applied to the balanced amplifier containing Q1 and Q2. The base of Q3 is driven by the differential outputs from the amplifier, via D1 and D2, so that the frequency here is 10 MHz.
- 97 The 10 MHz signal is amplified and filtered in the two stages containing Q3 and Q5, and fed to pin 3 via the buffer, Q6.
- 98 The output signal is fed back via C6 to switch Q4 on during the positive peaks of the signal. The gain of Q5 is controlled by the potential across C3, which charges via R12 and discharges via Q4. If the output signal increases, the time for which Q4 conducts increases so that the mean potential across C3 decreases. The resulting decrease in gain of Q5 provides automatic level control.

Internal Frequency Standard Buffer

- 99 The buffer circuit is shown in Fig 7 in Section 8. The 10 MHz input at PL14 pin 5 is shaped and buffered in IC16a, before being fed to the measurement system at IC18/2. The inverting input of IC16a is connected to the bias voltage at IC16/11.
- 100 The basic frequency standard OSC1 is supplied with power via LK1 and PL14 pins 1 and 2. If any other frequency standard is fitted, LK1 is removed, cutting off power to OSC1. The frequency standard signal then passes via PL14/5 and C67 to the buffer IC16a.

External Frequency Standard Buffer

- 101 The buffer circuit is shown in Fig 7 in Section 8. The signal connected to the EXT. STD. INPUT socket on the rear panel is fed to PL20 pin 4. Protection against excessive signal amplitude is provided by D15a, D15b and R111.
- 102 The buffer comprises IC16b and IC16c. The inverting inputs are connected to the bias voltage at IC16/11. The second stage has feedback connected via R118 to give a Schmitt trigger action.
- 103 The differential output of the second stage is fed to PL16 pins 6 and 9 for use in the reference frequency multiplier option. If the option is not fitted, LK2 is fitted between pins 8 and 9 of PL16 to connect the signal to the measurement system at IC18 pin 3.

•

1990 FD 511A

THE REFERENCE FREQUENCY MULTIPLIER (OPTION 10)

Functional Description

- 104 The block diagram of the multiplier is given in Fig. 6.11. The input to the circuit is taken from the EXT STD INPUT socket on the rear panel, via a signal conditioning circuit on the motherboard. The output of the circuit is passed to the measurement system. The BYPASS control line is held at logic '1' by the +5 V STANDBY supply.
- 105 The circuit contains a 10 MHz oscillator operating in a phase-locked loop. If an external reference signal of suitable amplitude is present at the EXT. STD. INPUT socket, a rectangular waveform at the reference frequency is fed to the external reference detector. The detector output triggers the switching signal generator. The oscillator is then enabled and the bypass logic connects the 10 MHz from the buffer and splitter to the output.



Fig. 6.11 The Reference Frequency Multiplier

1990 FD 511A

- 106 The pulse generator output is fed to the phase detector, and forms the reference signal for the phase-locked loop. The phase detector is of the sampling type, allowing the oscillator to be phase-locked to a reference signal of 10 MHz or any sub-multiple of 10 MHz.
- 107 If no external reference signal of suitable amplitude is present at the EXT. STD. INPUT socket, the reference detector output does not trigger the switching signal generator. The oscillator is disabled and the bypass logic connects the circuit input to the output.

108 The circuit diagram is given in Fig. 11 in Section 8.

Input Circuit and Pulse Generator

109 Two antiphase waveforms derived from the external reference signal enter the system at SK16 pins 6 and 9. The waveform from pin 9 is converted from ECL to TTL levels in Q1 and squared in IC4d before being applied to the pulse generator, IC4b and IC4c. The operation of this circuit is illustrated in Fig. 6.12.



Fig. 6.12 Pulse Generator Waveforms

110 The negative-going pulses at IC4c/8 are used to switch Q3, which drives the transmission-line type transformer, T1. The transformer acts as a phase splitter, so that, for the duration of each pulse from IC4c/8, the sampling bridge of the phase detector is held forward biased, with the D4A/D5A and D4B/D5B junctions symmetrical about O V.

The Phase-Locked Loop

111 The loop oscillator active element is Q4. The oscillator frequency is controlled by the crystal XL1 and the varactor diode D1. The trimming capacitor C2 can be adjusted to compensate for a range of crystal and varactor tolerances.

1990 FD 511A

- 112 The oscillator output drives a unity-gain cascode buffer, Q6/Q7. The buffered signal from the collector of Q7 forms the RF input to the phase detector.
- 113 When the sampling bridge of the phase detector is forward biased by the pulses from T1, the D5A/D5B junction adopts the same potential as the D4A/D4B junction. At other times the junctions are isolated from each other by the high impedance of the non-conducting diodes. The bridge output is therefore a series of samples of the loop oscillator waveform, taken at the frequency of the external frequency standard.
- 114 The phase detector output depends upon the relative frequency of the loop oscillator and the frequency standard, and upon the phase of the loop oscillator waveform at the instant of sampling. If the standard frequency is 10 MHz every cycle of the loop oscillator output is sampled, but if it is a sub-multiple of 10 MHz only every second, fourth, fifth or tenth cycle will be sampled. In all cases, however, provided the standard frequency is an exact sub-multiple of the loop oscillator frequency, the samples will be of constant amplitude. If the standard frequency is not an exact sub-multiple of the loop oscillator frequency the output pulses will be amplitude modulated.
- 115 The amplitude of each phase detector output pulse depends upon the instantaneous value of the loop oscillator waveform at the instant of sampling. The pulses are integrated in C7 to form the input to the loop amplifier IC2. When the loop is in lock the voltage across C7 maintains the voltage at IC2/6, and therefore across the varactor, at the level needed to maintain the loop oscillator at the lock frequency.

External Reference Detector and Bypass Switching

- 116 The output from IC4d/11 is fed to a detector formed by D2, C12 and R14. If no external reference signal is present at the EXT. STD. INPUT socket, SK16 pin 9 is held low, Q1 conducts and IC4d/11 is at logic '1'. The detector output, and therefore the base of Q2, is at +5 V and Q2 is switched off. A logic '0' level is applied to IC4a/2, giving a logic '1' at IC4a/3 and the base of Q5. The zener diode, D3, converts the logic levels from TTL to the level required to switch Q5. R8 and R9 provide ECL logic levels for IC3b and c.
- 117 With Q5 switched on the voltage across R4 holds the emitter of Q4 positive with respect to its base, disabling the oscillator. At the same time a logic '1' level taken from the junction of R8 and R9 is applied to IC3b/7 and IC3c/11. This disables IC3c and enables IC3a, so that the oscillator output line is open circuited and SK16 pin 6 is connected to SK16 pin 5 and 8 via IC3a and IC3d.
- 118 When an external reference signal is present at SK16 pin 9 the output from IC4d/11 is a TTL square wave at the external reference frequency. The detector output holds the base of Q2 negative, so that Q2 conducts and IC4a/2 is at logic '1'. Since IC4a/1 is held at logic '1' by +5 V at SK17 pin 4, IC4a/3 is at logic '0'. Under

•

1990 FD 511A

these conditions Q5 is cut off and the loop oscillator is enabled. A logic 'O' is applied to IC3b/7 and IC3c/11 from the junction of R8 and R9. This disables IC3a and enables IC3c, so that the oscillator output is connected to SK16 pins 5 and 8 via IC3c and IC3d.

THE GPIB INTERFACE (OPTION 55)

Introduction

- 119 The GPIB interface is a self-contained, microprocessor controlled system. It handles the transfer of data between its internal memory and the GPIB without involvement of the main instrument microprocessor. Data transfer is made one byte at a time, each transfer being controlled by the IEEE-488 handshake protocol. The circuit diagram is given in Fig 9 in Section 8.
- 120 The microprocessor RESET signal is derived from the standby and IRQ system. The clock signal is derived from MCC1, IC18, shown in Fig 8 in Section 8.
- 121 The microprocessor uses a multiplexed bus, the eight low-order bits being used for both address and data. The low-order address bits are put onto the bus first, and are latched into IC11 by the address strobe. The bus is then free for data use.
- 122 Data transfer between the microprocessors is initiated by an interrupt, and is controlled by a 3-wire handshake protocol. The transfer is in the form of a data string, the number of bytes in the string being indicated by the first byte.

Address Setting and Recognition

- 123 The microprocessor reads the settings of the address switches in switchbank S1, via its port B inputs, approximately every 1 ms and writes the settings into an address register within the general purpose interface adapter (GPIA) IC12.
- 124 When the interface address is set on the bus by the controller, it is recognised by the GPIA by comparison with the contents of the internal address register.

Reading From the Bus

125 When the interface is addressed to listen, the GPIA conducts the handshake procedure up to the point where the ready for data (RFD) indication is given. At this point IC12/27 is at logic '0', givng a logic '1' level at IC18d/11. This puts three of the bilateral switches in IC13 to the conducting state, so completing the RFD line. The logic '0' at IC12/27 also puts the buffers in IC14 and IC15 to the receive condition. Data from the bus enters the GPIA data-in register, and IC12/40 goes to logic '0' to provide an interrupt request to the microprocessor, IC9.

1990 FD 511
- 126 The microprocessor interrupt routine establishes the reason for the interrupt. The address decoder, IC8, is enabled via IC6c, IC6d, IC7a, IC7b and IC7c, using address lines GA7, 9, 10, 11 and 12. The decoder is addressed using lines GA4, 5 and 6, and gives the GPIA enable signal at IC8/15. The data-in register of the GPIA is addressed using the R/W line and lines GA0, 1 and 2. The microprocessor then reads the contents of the data-in register and transfers the data to memory.
- 127 When the data-in register has been read, the GPIA cancels the interrupt request and allows the data accepted (DAC) line to go high. The handshake routine then continues, and a further byte, if available is loaded into the data-in register. The interrupt and data transfer sequence is then repeated.

Writing to the Bus

- 128 When the GPIA is addressed to talk its internal data-out register will normally be empty. Under these conditions IC12/40 goes to logic 'O' and provides an interrupt request to the microprocessor.
- 129 IC17a is in the reset state, giving a logic '1' at IC18d/12. Since IC12/27 is at logic '1' when the GPIA is addressed to talk, IC18d/13 is also at logic '1'. The resulting logic '0' at IC18d/11 open circuits three of the bilateral switches in IC13 to break the RFD line. The fourth bilateral switch conducts, due to the logic '1' at IC19c/10, and holds IC12/18 at 0 V. Even if the listening device asserts that it is ready for data, IC12 will not attempt to load the contents of the data-out register onto the bus.
- 130 The microprocessor interrupt routine establishes the reason for the interrupt. The microprocessor then enables the address decoder, IC8, via IC6c, IC6d, IC7a, IC7b and IC7c, using address lines GA7, 9, 10, 11 and 12. The decoder is addressed using lines GA4, 5 and 6, and gives the GPIA enable signal at IC8/15. The data-out register of the GPIA is addressed using the R/W line and lines GA0, 1 and 2, and a data byte is written into the register. The GPIA then cancels the interrupt request.
- 131 Following the data transfer, the microprocessor sets IC17a, using line PB7, to give a logic '0' at IC18d/12. This gives a logic '1' at IC18d/11, which enables three bilateral switches in IC13 and connects the RFD line. The fourth switch in IC13 is disabled, so releasing IC12/18 from 0 V. When the listening device asserts that is is ready for data, the GPIA loads the contents of the data-out register onto the bus and continues with the handshake routine.
- 132 When the data-out register has been read, the GPIA generates a further interrupt request. The microprocessor resets IC17a, using line PB6, giving a logic '1' at IC18d/12, so that the RFD line is again broken at IC13. The data transfer and data transmission sequence is then repeated.

1990 FD 511A

Serial Poll

- 133 The status byte register of the GPIA is normally updated approximately every 1 ms by the microprocessor. When the interface is addressed to talk following the receipt of the serial poll enable (SPE) message, the GPIA puts the status byte onto the bus without further action by the microprocessor.
- When the serial poll is completed, the controller sends the serial poll disable (SPD) message, which is detected by IC6a, IC6b, IC7d, IC18a and IC19b. The resulting logic '1' at IC17a/3 clocks IC17a to the reset condition, and gives a logic '1' at IC18d/12.

Data Transfer Between Microprocessors

- 135 Data transfer between microprocessors is made using the multiplexed data bus on both devices. Connection between the buses is made by means of a D-type latch, IC1 or IC2, depending on the direction of data transfer. All data transfers are initiated by the sending device. The first byte indicates the number of bytes to be transferred.
- 136 For data transfer to the GPIB microprocessor, the instrument microprocessor sets PL4 pin 22 (GPIB DATA IRQ) low. This provides an interrupt request (IRQ) to the GPIB microprocessor via IC4d. As part of the interrupt routine, IC8 is enabled and addressed to give an enabling signal for IC5d. The microprocessor reads the IRQ flag via IC5d and data bus line 7 to establish that the IRQ is from the instrument and not the GPIA.
- 137 The GPIB microprocessor prepares to receive data, and then enables and addresses IC8 to give a signal which clocks IC16a via IC20b. The level set on line 0 of the data bus is transferred to IC16/5, and forms the ready for data (RFD) signal to the instrument microprocessor.
- 138 The instrument microprocessor enables and addresses IC3 to give an enabling signal to IC5c, reads the RFD signal, puts the first data byte on the bus and readdresses IC3 to give a clock signal which latches the data into IC1. It then addresses IC3 to give a clock signal for IC16b, so that the logic level set at IC16b/12 is transferred to IC16b/9 to form the data valid (DAV) signal to the GPIB microprocessor.
- 139 The GPIB microprocessor addresses IC8 to give a signal to enable IC5a, and reads the DAV signal via data bus line 6. It then cancels its RFD signal, addresses IC8 to give an output enable signal for IC1 (via IC2Oc) and reads the data. A data accepted (DAC) signal is sent via IC2 and the RFD signal is reset. The instrument microprocessor responds by cancelling its DAV signal and entering the next data byte into IC1. Data transfer continues in this manner until the required number of bytes have been received.

1990 FD 511A

- 140 Data transfer from the GPIB microprocessor to the instrument processor follows a similar pattern. The IRQ signal is passed from port A line O via IC18b and IC4c. The IRQ flag is read by the instrument microprocessor during its interrupt routine, via IC5b (enabled by an output from IC3). The IRQ signal is cancelled by the instrument microprocessor setting data bus line O to logic 'O' and then addressing IC3 to clock IC17b. The resulting logic 'O' at IC17b/9 disables IC18b.
- 141 During data transfer from the GPIB interface to the instrument, the RFD signal is passed via IC16b and IC5a, the DAV signal via IC16b and IC5c, the DAC signal via IC1 and the data via IC2.

THE BATTERY PACK (OPTION 07)

Functional Description

- 142 The battery pack option allows the counter to be supplied from a +12 V internal battery pack (part of this option) or from an external DC supply. The output from the option is only partially regulated. Fine regulation is done on the motherboard in the normal way.
- 143 The option is based on a switch-mode flyback converter. It includes a charging circuit for the internal batteries, a battery condition monitor, and other circuits to maintain the charge and optimise battery life.

Flyback Converter

- 144 This type of switch-mode DC-DC converter relies for its operation on switching a direct current repeatedly on and off, at high frequency, through the primary of a flyback transformer. The resultant AC from the secondaries is rectified to produce a range of DC levels. Output levels are controlled by feedback to the switching circuit.
- 145 In the block diagram of the option, shown in Fig 6.13, direct current, from either the internal battery pack or an external DC supply, passes through the primary of the flyback transformer and through a transistor switch to ground.
- 146 Switching occurs at a frequency of approximately 40 kHz. Current is first switched on, allowing the magnetic field around the primary to build up. The current is then switched off and the collapsing field transfers its energy to the secondary windings. Secondary voltages are rectified and filtered to provide ±11.2 V UR, +5 V UR and -5.2 V UR.

•

1990 FD 511A





10 C

1990 FD 511A

Feedback

- 147 For normal loads, the switching duty-cycle is such that the transformer core never has time to saturate, so the power transferred to the secondaries is proportional to the on time of the transistor switch. In the pulse-width modulator, the level of the +5 V output is compared with a reference voltage. If the +5 V is low, the on time of the switch is increased, and if it is high, the on time is reduced. Note that the switching frequency remains constant. Only the duty-cycle is changed.
- 148 At higher load levels, the duty-cycle is such that the secondary current does not have time to decay to zero between switching pulses. Therefore, the core still retains some energy at the end of the cycle. This means that the next on-time does not have to be increased to provide the extra power. Hence, beyond a certain load current, transistor on-time remains essentially constant. On-time will increase for a few cycles, however, at the instant the load current increases.
- 149 Feedback is taken from the +5 V UR rail because this has the heaviest load. Each of the other output levels is essentially governed by the ratio of its secondary turns to those of the +5 V UR secondary.

Soft Start

150 At switch-on, the +5 V output would initially be zero. Therefore the feedback circuit just described would create a large current surge. To prevent this, soft start circuitry ensures that the Q5 on pulses are initially very short, and are only gradually increased to normal. Soft start is enabled by a signal from the management circuits.

Power-Down Latch

151 This is essentially an on/off switch for the pulse-width modulator and for a +5 V regulator. It is on when the counter is being powered by the battery pack or an external DC supply. It is switched off when the battery is low (auto-shutdown), and when the counter is being powered from an AC (line) supply.

Management Circuits

152 Control of the battery-pack option, and its response to control switches and to variations of AC or DC supply levels is managed by the management circuits. These are identified in the block diagram.

Line Sense

153 When the counter is being powered from line, an AC signal is available on the line sense input. This is used to operate the line present latch, which disables the pulse-width modulator via the power-down latch.

1990 FD 511A

Battery Low/Auto-Shutdown

154 The battery voltage is monitored by the battery-low latch and the battery-low flasher. If the voltage falls to around +11 V the STBY/CHRG LED on the front panel is flashed at 2 Hz. After approximately 15 minutes further operation, when the voltage has fallen to around 10.1 V, the battery-low latch will be set and the option will be shut down by the power-down latch.

Battery-Save Facility

155 If the battery-save facility is selected, the battery-save logic will switch the counter into standby mode one minute after it has been enabled.

Internal +5 V Supply

- 156 The control logic (management circuits) of the option need an independent +5 V supply. This is provided by a +5 V regulator.
- 157 When the counter is using an AC supply, the regulator is powered by a DC voltage derived from the line sense input. When one of the DC inputs is being used, the regulator is supplied by the DC supply rail via the power-down latch.

Power-On Reset

158 When power is switched on, +5 V is applied to the power-on reset circut. This circuit provides a pulse that resets the line-present and battery-low latches. If there is no AC input on line sense, the power-down latch will be cleared and the soft-start circuit enabled.

Battery Charging

159 The option includes a battery-charger capable of fully-charging a battery-pack within 14 hours, and a trickle-charger designed to topup a previously charged battery.

Battery Charger

- 160 This circuit can only be enabled when the counter is powered from the line or from an external DC supply. The charger is powered from the +5 V UR and -5.2 V UR rails, and is enabled by the STBY signal from the STBY/CHRG button.
- 161 The +12 V battery-pack is formed by two +6 V batteries connected in series. When the charger is enabled, an internal relay configures the two batteries in parallel.

Trickle-Charging

162 Whenever the counter is powered from line, rectifier circuit D1/R1 derives a DC voltage from a 40 V peak-to-peak signal on the line sense input. This supplies approximately +14 V to the DC supply rail via D1 in the power-down latch. If the internal battery is selected, the DC supply rail provides a trickle-charge to top up the battery. Diode D2 prevents the external DC supply from being charged in this way.

Technical Description

163 The circuit of the battery-pack assembly is shown in Fig 6.17.

Power Sources

- 163 Option power can be supplied from line, from a external DC supply or from the battery pack.
- 165 When the counter is powered by line, a 40 V peak-to-peak, 50 Hz signal is applied to LINE SENSE at SK21-15. This is rectified by D1 to produce approximately 14 V DC. The voltage is fed via D1 (in the switch board assembly) to the DC supply rail. In the absence of a line supply the internal battery pack or an external DC supply can be selected at S2.
- 166 In the EXT position, a DC supply plugged into JK1 is connected via SK21-3 and 4, S1a and SK21 pins 21 and 22, to the DC supply rail.
- 167 In the INT position of S2, the battery pack in connected to the DC supply rail by the same route.

Switching Circuit

168 Whenever IC7 is enabled, a nominal 40 kHz square wave signal at Pin 9 switches driver transistors Q3 and Q4 on and off in turn. (The totem-pole arrangement provides a fast switching action). This switches MOSFET Q5 on and off in time with the signal on IC7/9. The switching signal is derived from an internal oscillator, the frequency of which is controlled by the value of Cl3.

Flyback Transformer

- 169 Each time Q5 is switched off, the field generated around the primary winding collapses, generating a voltage in each of the secondaries. The polarity is such that the points marked with a dot will be negative.
- 170 The voltages are additive. They are rectified and filtered by D7-D10 and C16-C19 to produce ± 11.2 V UR, ± 5 V UR and ± 5.2 V UR supplies. These are further regulated on the motherboard.

1990 FD 511A

Level Control

- 171 A voltage proportional to the +5 V UR level is developed across R30 and connected to the error input (IC7/7) of the pulse-width modulator. The input is compared with the level of an internal reference voltage. The duty cycle of the signal at IC7/9 is modified accordingly.
- 172 R28 modifies the feedback level, allowing the controlled level to be set precisely.

Soft Start Circuit

- 173 R26 and C11 form a feedback-loop stability network for the circuit that compares reference and feedback levels. Shunting these components has the same effect as an increase in the +5 V UR level. This effect is used to produce a soft start at switch-on. The sequence is as follows.
- 174 When the switch-mode circuits are not operating, a high on IC1b/13 disables IC7 via the power-down latch and maintains Q1 in the conducting state, holding the base of Q2 at O V.
- 175 When IClb/13 goes low, IC7 is enabled and Q1 is switched off, allowing C10 to charge via R24.
- 176 As its base voltage rises, Q2, which will initially conduct heavily, is gradually switched off, allowing IC7/8 to gradually adopt its own level, thus allowing the pulse-width modulator to operate normally.

Power-Down Latch

- 177 When there is no line supply, the +5 V regulator for the management circuits is powered by the DC supply rail, via the power-down latch. A power-up circuit formed by Q3, R8, R9 and C2, ensures that the latch is always opened at power-up. Once the management circuits are enabled, the latch condition will depend upon the logic signals generated by the management circuits.
- 178 At power-up, the base of Q3 is held low, switching on Q3 while C2 charges. The voltage developed across R7, switches on Q1, which in turn switches-on Q2, Q4 and Q5.
- 179 Q2 latches Q1 on by maintaining current through R7 and R4. Thus the circuit remains latched on when C2 is charged and Q3 switched off.
- 180 Q5 connects the DC supply rail to Vcc on IC7.
- 181 Q4 connects the DC supply rail to the +5 V regulator IC8, thereby energising the management circuits.

•

1990 FD 511A 182 Unless the line supply is on, or the DC supply rail is low, the latch will remain open. However, if one of those conditions exists, a high on ICb/13 will drive the base of Q1 low, and thus break the connection between the DC supply rail, and IC7 and IC8. In this state the current drain on the DC supply rail will be almost nil.

Trickle-Charge Circuit

183 The 40 peak-to-peak line sense signal is rectified by D1/R1. This provides approximately +14 V DC to supply the +5 V regulator, and to trickle-charge the battery-pack (via D1 in the power-down latch).

Full-Charge Circuit

- 184 The charger circuit is powered by the +5 V UR and -5.2 V UR rails. When the counter is using the line supply, the two rails will be supplied from circuits on the motherboard, otherwise they will be supplied from the switch-mode circuits.
- 185 It is only possible to enable the charger when a line supply or an external DC supply is being used. When the internal +12 V supply is selected the charger is disabled by a ground on S2a.
- 186 The charger is enabled when STDBY goes high, generating a high on IC3d/11. This switches on Q6 and the constant current circuit formed by D11, Q7, R34 and RLA.
- 187 RLA1-RLA4 connect the two +6 V batteries, in parallel, between the -5.2 V UR rail and the cathode of D15.
- 188 To provide temperature stability, it is necessary to make the charger voltage vary with temperature at a rate of approximately -8 mV/^OC. This is done by using the base-emitter junction of Q8 (-2 mV/^OC) as a temperature sensor, and then multiplying the sensor voltage by four.
- 189 The circuit comprising Q8, IC4a, R4O, Q9, Q1O, D15, R41 and R38 performs the multiplication. IC4a adds the result to a reference voltage from the wiper of R36, which provides adjustment of the charger output voltage, nominally set at +7.63 V at 25°C.
- 190 The required stable voltage for the reference divider chain R45, R36 and R37 is provided by D13 and R35.
- 191 Power transistor Q10 provides the current required to charge the batteries. As the charger current passes through R1, a voltage proportional to the current is developed across it. Part of this voltage, tapped across voltage divider R43/R44, is fed back to limit the charging current to 1 A. The feedback voltage, at the inverting input of IC4b, is compared with a fixed voltage developed across reference diode D11. A high voltage across R1 will reduce the base voltage of Q9, thereby reducing the current through Q10 and the batteries.

192 D15 prevents the batteries from becoming discharged due to fault conditions.

Line Sense Circuit

- 193 The presence of the 40 V peak-to-peak signal is detected by R8, R9, D5, D6, IC5a and IC5b.
- 194 R8 and R9 attenuate the signal, D5 and D6 limit it to +5 V and O V.
- 195 IC5a and IC5b form the line present latch, which is set by the first rising edge on I5b/6. Thus providing a high on IC1b/12 and IC3a/1. The line present latch will remain set until the unit is switched off.

Battery Low Indication and Auto-Shutdown

- 196 Battery voltage is monitored by IC6c via potential divider R10-R13. If the battery drops below approximately 11 V, IC6c will turn on the oscillator formed by IC3b and IC2d. The output of this oscillator (which is high when disabled) is then EXORed with the STBY signal and its output used to flash the STBY/CHRG led at approximately 2 Hz.
- 197 If the battery falls to below approximately 10.1 V, the output of IC6d (Battery-Down comparator) goes high and sets the battery-low latch (IC5c and d), giving a logic high at IC5c/10. This trips the power-down latch into the off state via IC1b and IC6a, shutting down the converter and reducing battery drain to almost nil.

NOTE: With the internal battery selected, the battery-low indicator will start flashing approximately 15 minutes before the power-down latch disables the unit.

Power-On Reset Circuit

- 198 At power-up, the non-inverting input of IC6b rises to around 3.3 V. The inverting input, however, is held lower as C6 charges.
- 199 While its inverting input is low, IC6b/1 is high, clearing the battery-low and line present latches. Once C6 is charged, IC6b/1 will change state, allowing the latches to be controlled by the line-present and battery-low voltages.

Standby/Battery-Save Operation

200 Successive depressions of the STBY/CHRG button operate a bistable circuit on the motherboard. In the set state this puts the counter into standby mode and asserts STDBY at SK21 pin 16. In the clear state, the counter is put into normal operation mode and the STDBY line is at logic 'O'. Control of the bistable circuit, and the effect of the STDBY signal, is modified by the NORMAL/BATTERY SAVE and EXTERNAL/INTERNAL switches.

•

- 201 When powered from an AC line (IC3a/1 high) or an external battery (IC3a/2 high), the STBY/CHRG button enables and disables the charger as previously described. When STBY is high, SK21 pin 7 is low. This drives the STBY LED, which in this case is used as a charging indicator. STBY TRIG is disabled at IC1a/2.
- 202 When powered by the internal battery both inputs to IC3a are low. This disables the charger and removes the disable from IC1a/2. In this case, the STBY/CHRG button is used to enable and disable the standby mode, and the STBY LED is used as a standby indication. The standby function is modified by the state of the NORMAL/BATTERY SAVE switch as follows:
 - (1) When S1 is in the NORMAL position, STBY TRIG is disabled at IC1a/5. If STDBY is asserted the unit is in standby mode and the STBY LED is on. If STDBY is negated, the unit is in normal operating mode and the STBY LED is off.
 - (2) When S1 is switched to the BATTERY SAVE position, IC3c/9 and IC1a/5 will go low. If STDBY is in its high sate, these changes will have no effect. However, if STDBY is low or is subsequently toggled to its low state, IC1a/3 will go low and IC3c/10 will go high.
 - (3) C2 transfers this high to IC2b/5, causing a high on IC2b/4. This has no effect on IC1a/4, which is clamped to +5 V by D3.
 - (4) As C2 charges, the current through R6 will fall exponentially, until after approximately 1 minute, IC2b/5 will fall below threshold level, taking IC1a/4 low.
 - (5) With all its inputs low, IC1a asserts STBY TRIG, which toggles the standby bistable on the main unit (hence the STDBY signal), putting the counter into standby mode and lighting the STBY LED.
 - (6) Subsequent operation of the STBY/CHRG button will put the counter back into the normal operating mode, and initiate another one-minute cycle.

• •

INTRODUCTION

- 1 This section is written in six parts, which relate to:
 - (1) Test equipment required.
 - (2) Dismantling and reassembly.
 - (3) Special functions for diagnostic purposes.
 - (4) Fault finding.
 - (5) Setting up instructions for use after repair, or if the instrument fails the overall performance verification.
 - (6) Overall performance verification procedure.

TEST EQUIPMENT REQUIRED

- 2 A complete list of the test equipment required to carry out the procedures described in this section is given in Table 7.1. The items required for each operation are listed at the start of the relevant instructions.
- A particular model of test equipment is recommended in some cases, but other equipment having the required parameters given in Table 7.1 may be used. Although the procedures to be followed are given in general terms, they are based on the use of the recommended test equipment. Some modification to the procedure may be necessary if other test equipment is used.

DISMANTLING AND REASSEMBLY

Introduction

Instructions for dismantling and reassembling the instrument are limited to those areas where special care is needed or difficulty may be experienced.

WARNING: LETHAL VOLTAGE

DANGEROUS AC VOLTAGES ARE EXPOSED WHEN THE INSTRUMENT IS CONNECTED TO THE AC SUPPLY WITH THE COVERS REMOVED. SWITCH THE INSTRUMENT OFF AND DISCONNECT THE SUPPLY SOCKET FROM THE REAR PANEL BEFORE CARRYING OUT ANY DISMANTLING OR REASSEMBLY OPERATION.

÷.,

1990 FD 511A

4

TABLE 7.1

•

Test Equipment Required

Item	Description Recommended Model	Required Parameters	
1	Signal Generator Racal-Dana 9087	Low phase noise. Frequency range 10 kHz to 120 MHz Output level 1 mV to 1 V 10 MHz INT STD OUTPUT.	
2	Oscilloscope with X1 Probe and X10 Probe	Bandwidth 50 MHz	
3	Digital Multimeter Racal Dana 4002A	Frequency range: DC to 10 MHz Level: 20 mV to 20 V ±0.1%.	
4	Frequency Standard Racal-Dana 9475	10 MHz Accuracy better than ±3 parts in 10 ¹⁰ .	
5	Audio Oscillator Racal-Dana 9083	Frequency range: 10 Hz to 5 kHz Level: 30 mV into 50 Ω	
6*	High Resolution Counter Racal-Dana 1991	9 digits resolution in 1 second With 10 MHz external standard input connector.	
7	Connecting Leads	50 Ω coaxial cable with BNC connectors. Length 1.5 m max.	
8	T-piece	BNC, 50 Ω	
9	Coaxial Load	BNC, 50 Ω	
10 +	GPIB Controller HP-85		
11 +	GPIB Analyzer Racal Dana 488		
12	Trimming Tool		
13 #	Multimeter (Quantity 2) AVO 8 Mk II	DC current range: 0 to 2 A	
14 #	Power Supply Racal-Dana 9232	Voltage range: O to 16 V Output current: 2 A	
15 #	Test Lead	Red and black leads, 2.1 mm coaxial jack to bare ends. Red lead to coaxial jack centre conductor.	
NOTES:	<pre># Only required if battery</pre>	pack (Option 07) fitted.	
	* Only required if ovened	oscillator options O4A or O4B fitted.	
	+ Only required if GPIB option fitted (Option 55)		

1990 FD 511A

Instrument Covers

- 5 (1) Disconnect the power input socket from the rear panel.
 - (2) Remove the two screws securing the rear panel bezel: remove the bezel.
 - (3) If the handles are fitted, peel off the adhesive trim patch from both handles. Remove the two screws securing each handle: remove the handles and spacers.
 - (4) Remove the top cover by sliding it to the rear of the instrument.
 - (5) Remove the bottom cover by sliding it to the rear of the instrument.
- 6 To replace the covers, follow the reverse of the above procedure. Ensure that the top cover is fitted with the access holes towards the front of the instrument, and that the tongues on the ends of the covers are fitted under the edges of the front panel and rear bezel.

Front Panel

- 7 (1) Remove the instrument covers.
 - (2) Remove the clamping collars from the channel A and channel B inputs. A suitable slotted screwdriver is included in the Customer Service Support Kit.
 - (3) Remove the two screws securing the front panel to the side frame at both sides of the instrument.
 - (4) Ease the front panel forward until the display board disconnects from the motherboard at PL1 and PL2.
- 8 To replace the panel, follow the reverse procedure. Pass the POWER switch button through the aperture in the panel before securing the panel.

Rear Panel

- 9 (1) Remove the instrument covers.
 - (2) If the TCXO frequency standard is fitted, remove the screws securing it to the rear panel. Pull the PCB assembly upwards until the board disconnects from the motherboard at PL14.
 - (3) Remove the two screws securing the rear panel to the side frame at both sides of the instrument.
 - (4) Ease the panel away from the instrument to disconnect assembly 19-3003, if fitted, from the motherboard at PL19 and PL20.
 - (5) If an ovened frequency standard is fitted, disconnect the flying lead from PL14.

1990 FD 511A

- (6) Remove the nut and crinkle washer securing the rectifier bridge, D18, to the panel.
- (7) Disconnect the green/yellow lead connecting the rear panel stud to the power input plug.
- 10 To replace the panel follow the reverse of the above procedure.

WARNING: LETHAL VOLTAGE

THE GROUNDING OF EXTERNAL METALWORK OF THE INSTRUMENT DEPENDS UPON THE CONNECTION BETWEEN THE REAR PANEL STUD AND THE POWER INPUT PLUG. ENSURE THAT THE GREEN/YELLOW LEAD IS CORRECTLY CONNECTED DURING REASSEMBLY.

Display Board

- 11 (1) Remove the instrument covers.
 - (2) Remove the front panel.
 - (3) Prise the caps off the trigger level control knobs, and loosen the collets securing the knobs to the control shafts. Remove the knobs and washers.
 - (4) Remove the three screws securing the display board to the front panel.
 - (5) Unsolder the loops of wire that connect the trigger level output terminals to the display board at terminal numbers 4 and 8. Straighten the wires to enable the board to be lifted clear of the front panel.
- 12 To replace the display board, follow the reverse of the above procedure. Ensure that the trigger level knob caps are fitted with the white line correctly oriented.

SPECIAL FUNCTIONS FOR DIAGNOSTIC PURPOSES

13 The special functions listed in Table 7.2 are provided for use during maintenance.

TABLE 7.2

Function No (GPIB)	Function + Key (front panel)	Special Function
20	FREQ A	Normal operation
21	FREQ A with DELAY	Frequency B
70	CHECK	10MHz check
71	CHECK with RECALL	LED check

•.

Special Functions

1990 FD 511A

Special Function 21

14 Special function 21 enables frequency to be measured via channel B when the FREQ A function is selected. From the front panel, it is activated by holding down the DELAY key for about 3s, until the DELAY LED lights.

Special Function 70

15 Special function 70 provides measurement of the 10 MHz internal frequency standard, and verifies operation of the microprocessor system, MCC1, and MCC2.

Special Function 71

16 Special function 71 exercises all the LEDs, except STANDBY, GATE, TRIG A, TRIG B, REM, ADDR and SRQ, at approximately 0.5 Hz. If the GPIB interface is fitted, the REM, ADDR and SRQ indicators light.

FAULT FINDING

- 17 A guide to fault location is given in the flow charts of Fig 7.1 to Fig 7.8. The charts provide a logical procedure for localising the fault to an area of circuit. When using the charts it is essential to begin at the start point in Fig 7.1 or Fig 7.6 and act according to the results of each decision box met in turn. Starting part way through any chart is unlikely to lead to satisfactory fault location.
- 18 Test equipment required:

" A Item

Table 7.1 Item No

Oscilloscope	2
Digital Multimeter	3
Coaxial Lead	7
GPIB Controller	10
GPIB Analyzer	11

ł





Fig 7.2 Fault Finding Flowchart - Part 2

1990 FD511A





Fig 7.3 Fault Finding Flowchart - Part 3

1990 FD 511A



.



Fig 7.5 Fault Finding Flowchart - Part 5

1990 FD 511A

.





.

Fig 7.6 Fault Finding Flowchart - GPIB Part 1

7-17

· · · · ·



7-19

м., мания •



Introduction

- 19 After repair, the relevant setting-up procedures from those given in the following paragraphs should be implemented before carrying out the overall specification check. The procedures should also be used if the instrument fails a routine specification check.
- 20 The ambient temperature must be maintained at 23 oC \pm 2 oC throughout the procedures. The instrument should be powered from an AC supply, not a battery pack.

WARNING: LETHAL VOLTAGE THESE PROCEDURES REQUIRE THE INSTRUMENT TO BE OPERATED WITH THE COVERS REMOVED. LETHAL VOLTAGE LEVELS ARE EXPOSED UNDER THESE CONDITIONS.

Channel A Input System

21 Test equipment required:

Item	Table 7.1 Item No
Signal Generator	1
Connecting Leads	7
T-piece	8
50 Ω load	9
Trimming tool	12

22 Set R72 fully counter-clockwise and R33 to its mid-position. R33 is located inside the screened module, as shown in Fig 7.9.



Fig 7.9 Location of R33, R72 and PL15

1990 FD 511A

- (1) Switch the 1990 on. Allow 10 min for the instrument to stabilise and ensure that the A trigger level control is switched to 0 V.
 - (2) Press the RESOLUTION ↓ key three times, until 000 is displayed.
 - (3) Connect the test equipment as shown in Fig 7.10. If the 1990 is not fitted with the frequency standard input/output option, use the X1 scope probe to connect the 10 MHz standard output of the signal generator to PL15/5.
 - (4) Set the signal generator output to 10 MHz at a level of 2.0 mV r.m.s.
 - (5) Verify that the EXT STD indicator is lit, and that the channel B TRIG indicator is not flashing.
 - (6) Adjust R33 to obtain the most stable display indication of $10.00 = 6 \pm 0.01 = 6$, with the GATE indicator flashing.
 - NOTE: Care is needed when adjusting R33. The display indication is random when R33 is set to either side of the correct position.



Fig 7.10 Connections for Channel A Input System Adjustment

- 24 (1) Switch off the RF output of the signal generator.
 - (2) Press the RESOLUTION f key three times, until 000000 is displayed.
 - (3) Switch on the RF output of the signal generator.
 - (4) Increase the signal generator output to 8.0 mV r.m.s.

1990 FD 51**1**A

23

- (5) Adjust R72 slowly clockwise until the display just becomes unstable. Turn back until the display is just stable, and indicates $10.00000 \ E6 \pm 0.000001 \ E6$.
- (6) Reduce the signal generator output to 4 mV r.m.s. Verify that the GATE indicator stops flashing. If it does not, repeat steps (4) to (6).
- (7) Switch off the 1990. Disconnect the test equipment.

Channel B Input System

25 Test equipment required:

Item	Table 7.1 Item No
Signal Generator	1
Connecting leads	7
T-piece	8
50Ω load	9
Trimming tool	12

26 Set R73 fully counter-clockwise and R36 to its mid-position. R36 is located inside the screened module, as shown in Fig 7.11.





1990 FD 511A

- 27 (1) Switch the 1990 on. Allow 10 min for the instrument to stabilise and ensure that the B trigger level control is switched to 0 V.
 - (2) Press DELAY for 3s, until the DELAY LED lights.
 - (3) Press the RESOLUTION ↓ key three times, until 000 is displayed.
 - (4) Connect the test equipment as shown in Fig 7.12. If the 1990 is not fitted with the frequency standard input/output option, use the X1 scope probe to connect the 10 MHz standard output of the signal generator to PL15/1.
 - (5) Set the signal generator output to 10 MHz at a level of 2.0 mV r.m.s.
 - (6) Verify that the EXT STD indicator is lit, and that the channel A TRIG indicator is not flashing.
 - (7) Adjust R36 to obtain the most stable display indication of $10.00 \ E6 \ \pm 0.01 \ E6$, with the GATE indicator flashing.
 - NOTE: Care is needed when adjusting R36. The display indication is random when R36 is set to either side of the correct position.



Fig 7.12 Connections for Channel B Input System Adjustment

- 28 (1) Switch off the RF output of the signal generator.
 - (2) Press the RESOLUTION ↓ key three times, until 000000 is displayed.

1990 FD 511A

- (3) Switch on the RF output of the signal generator.
- (4) Increase the signal generator output to 8.0 mV r.m.s.
- (5) Adjust R73 slowly clockwise until the display just becomes unstable. Turn back until the display is just stable, and indicates $10.00000 \ E6 \pm 0.00001 \ E6$.
- (6) Reduce the signal generator output to 4 mV r.m.s. Verify that the GATE indicator stops flashing. If it does not, repeat steps (4) to (6).
- (7) Switch off the 1990. Disconnect the test equipment.

Frequency Doubler 19-1238 (Options O4A and O4B only)

29 Test equipment required:

Item

Table 7.1 Item No.

2

13

Oscilloscope with X10 Probe Trimming Tool

- 30 (1) Switch on the 1990. Allow a warm-up period of 10 minutes for option 04A and 30 minutes for option 04B.
 - (2) Monitor the signal at pin 3 using the oscilloscope and X10 probe. Verify that the frequency is 10 MHz.
 - (3) If necessary, adjust T1 and T2 to obtain a signal level not less than 0.5 V peak-to-peak.
 - (4) Monitor the DC voltage at TP1 using the oscilloscope and X10 probe. Adjust T1 and T2 to obtain the smallest possible voltage. Verify that the voltage achieved is in the range from 400 mV to 800 mV.
 - (5) Transfer the probe to pin 3. Verify that the signal frequency is 10 MHz and that the level is in the range from 0.8 V to 1.2 V.
 - (6) Switch off the 1990. Disconnect the test equipment.

Reference Frequency Multiplier 19-1164 (Option 10)

31 Test equipment required:

Item

Table 7.1 Item No.

Oscilloscope with X1 Probe	2
Frequency Standard	4
Connecting Lead	7
Trimming Tool	12

1990 FD 511A

- (1)32 Switch the 1990 on.
 - Connect the frequency standard to the EXT. STD. INPUT socket. (2) Verify that the EXT STD indicator lights.
 - (3) Monitor the DC voltage at TP1 using the oscilloscope and X1 probe.
 - (4) If necessary, adjust C2 to obtain a voltage of +2.5 V ±0.2 V.
 - (5) Switch off the 1990. Disconnect the test equipment.

Battery Pack 11-1625 (Option 07)

33 Test equipment required:

Item	Table 7.1 Item No.
Digital Multimeter	3
Multimeter (2)	13
Power Supply	14
Test lead	15

NOTE:

- The battery pack should be installed in the parent 1990.
- (1) (2) The battery tray should be in position, but disconnected at the flying lead (SK12/PL12).
- (3)The numbers on mating pins of PL21 and SK21 do not correspond. Take care to connect test equipment to the points specified. Connection must be made to PL21 from the underside of the motherboard.
- 34 Connect the test equipment as shown in Fig. 7.13. DO NOT CONNECT THE 1990 TO AN AC SUPPLY.



Fig 7.13 Connections for Battery Pack Test

1990 FD 511A

- 35 (1) Set R10, R28 and R36 on the battery pack fully clockwise.
 - (2) Set the INTERNAL/EXTERNAL switch to EXTERNAL.
 - (3) Set the NORMAL/BATTERY SAVE switch to NORMAL.
- 36 (1) Set the multimeter to measure direct current greater than 2 A.
 - (2) Set the power supply output to 15 V.
 - (3) Switch on the 1990. Verify that the normal start-up sequence occurs.
- 37 (1) Set the digital multimeter to measure over the range from 4 V to 20 V DC.
 - (2) Connect the digital multimeter between PL21 pin 4 (positive) and PL21 pin 10 (0 V).
 - (3) If necessary, adjust R28 on the battery pack to obtain an indication of between 5.38 V and 5.40 V.

38

Use the digital multimeter to measure the voltage between PL21 pin 10 (0 V) and each of the points shown in Table 7.3. Verify that the voltages measured are as shown in column A.

TABLE 7.3

Battery Pack Voltage Levels

Test Point	Voltage Relative to PL21 Pin 10		
tin and the second	А	В	
PL21 pin 4 PL21 pin 5 PL21 pin 15 PL21 pin 14	+5.38 V to +5.40 V -5.50 V to -5.95 V +14.50 V to +15.70 V -14.55 V to -15.75 V	+5.36 V to +5.40 V -5.45 V to -6.00 V +14.40 V to +15.80 V -14.45 V to -15.85 V	

- 39 Transfer the digital multimeter to measure the voltage between PL21 pin 19 (positive) and PL21 pin 10 (0 V). Adjust the power supply output to obtain an indication of 10.0 V to 10.2 V.
- 40 Use the digital multimeter to measure the voltage between PL21 pin 10 (0 V) and each of the points shown in Table 7.3. Verify that the voltages measured are as shown in column B.
- 41 (1) Turn R10 slowly counter-clockwise until the 1990 shuts down completely (all display LEDs go out).

· ·

(2) Verify that the current drawn from the power supply immediately after the 1990 shuts down, as indicated on the multimeter, is less than 50 μ A (reduce the multimeter range as required).

1990 FD 511A

- (3) Verify that the current continues to fall towards zero.
- (4) Set the multimeter to measure direct current greater than 2 A.
- 42

(1) Connect the digital multimeter between PL12 pin 1 (positive) and PL12 pin 3 (negative).

- (2) Restore the power supply output to 15 V.
- (3) Switch the 1990 off and on. Wait until the start-up sequence is completed.
- (4) Verify that the digital multimeter indicates not more than 0.1 V.
- (5) Switch the 1990 to standby.
- (6) Adjust R36 on the battery pack until the digital multimeter indicates between 7.62 V and 7.64 V.
- (7) Switch the 1990 off. Disconnect the digital multimeter.
- (1) Set the second multimeter to measure direct current greater than 1.5 A.
 - (2) Connect the multimeter between PL12 pin 1 (positive) and PL12 pin 3 (negative).
 - (3) Disconnect the power supply and the multimeter. Connect the 1990 to an AC supply.
 - (4) Switch the 1990 on. Wait until the start-up sequence is completed.
 - (5) Switch the 1990 to standby. Verify that the current between PL12 pin 1 and PL12 pin 3 is between 0.9 A and 1.1 A.
 - (6) Switch the 1990 off.
- (1) Disconnect the multimeter from PL12.
 - (2) Connect the battery at PL12/SK12.
 - (3) Select INTERNAL. If necessary, switch the 1990 on and select STANDBY to charge the battery. Switch the 1990 off.
 - (4) Disconnect the 1990 from the AC supply.
 - (5) Switch the 1990 on. Verify that the instrument can be switched in and out of standby.
 - (6) Switch the 1990 off. Lock R10, R28 and R36 with a small quantity of silicone rubber.

τ.

1990 FD 511A

7-30

43

44

INTERNAL FREQUENCY STANDARD, ROUTINE CALIBRATION

Standard Oscillator and TCXO Option

45 Test equipment required:

Item	Table	7.1	Item	No
Frequency Standard Connecting lead Trimming tool		4 7 12		

- 46
- (1) If the instrument is fitted with the standard oscillator, remove the covers.
 - (2) Switch on the 1990. Select FREQ A and verify that 000000 is displayed. Press the RESOLUTION f key until 0000000 is displayed.
 - (3) Connect the test equipment as shown in Fig 7.14.



Fig 7.14 Connections for Internal Frequency Standard Adjustment : Standard Oscillator and TXCO Option

(4) Adjust the internal frequency standard to be as near 10 MHz as possible. The display limits are shown in Table 7.4. The standard oscillator is located on the motherboard. as shown in Fig 7.15, but the TCXO option may be adjusted via the rear panel.

1990 FD 511A



Fig 7.15 Location of Standard Oscillator OSC1

Table 7.4

Internal Frequency Standard Accuracy: Standard Oscillator and TCXO Option

Frequency Standard	1990 Display Limits	Accurac y
Standard oscillator	9.999995 E6 to 10.000005 E6	5 parts in 10 ⁷
Option O4T (TCXO)	9.999999 E6 to 10.000001 E6	1 part in 10 ⁷

(5) Switch off the 1990. Switch off and disconnect the test equipment

Ovened Oscillator Options O4A and O4B

47 Test equipment required

Item	Table 7.1	Item No
Frequency Standard High resolution counter Connecting le a ds Trimming tool	4 6 7 12	

- (1) Switch on the 1990. Allow the instrument to warm up for 24 hours before making any adjustment
- (2) Connect the test equipment as shown in Fig 7.16.
- (3) Set up the high resolution counter for an external frequency standard, and a resolution of 9 digits.
- (4) Adjust the frequency standard on the 1990, via the aperture in the rear panel, to be as near 10 MHz as possible. The display limits are shown in Table 7.5

۰.



Fig 7.16 Connections for Internal Frequency Standard Adjustment : Ovened Oscillator Options

TABLE 7.5

Internal Frequency Standard Accuracy : Ovened Oscillator Options

Frequency Standard	High Res Counter Display Limits	Accuracy
Option O4A	9.999999990 E6 to 10.00000010 E6	1 part in 10 <mark>8</mark>
Option O4B	9.999999999 E6 to 10.00000001 E6	1 part in 10

(5) Switch off the 1990. Switch off and disconnect the test equipment.

OVERALL SPECIFICATION CHECK

Introduction

48 Satisfactory completion of the following performance verification procedures (PVPs) will confirm that the instrument is functional and meets its specification. Before commencing the specification check ensure that the instrument passes the test given in Section 3 Paragraphs 9 and 10. The PVPs should be carried out in the order given.

1990 FD 511A
- 49 The following conditions must be maintained throughout the specification check:
 - (1) The instrument must be operated from an AC supply.
 - (2) The line voltage must be within the range indicated by the line voltage selector.
 - (3) The instrument covers must be fitted.
 - (4) The ambient temperature must be 23 °C \pm 2 °C.
 - (5) The power supply to the frequency standard must be uninterrupted.
- 50 The instrument should be allowed to warm up for one hour (switched to standby, if required) before commencing the specification check.

Channel A Sensitivity PVP

51 Test equipment required:

ItemTable 7.1 Item NoSignal Generator1Audio Oscillator5Connecting Leads7T-piece850Ω Load9

- 52 (1) Switch on the 1990, and ensure that the channel A trigger level control is switched to OV.
 - (2) Connect the test equipment as shown in Fig 7.17.



Fig 7.17 Connections for Channel A Sensitivity PVP

1990 FD 511A

- (3) Set the signal generator output to the frequencies shown in Table 7.6 in turn. Set the 1990 resolution to the corresponding value.
- (4) At each frequency, determine the minimum input level to the 1990 which gives stable counting. Verify that this is not more than the level shown in the table.
- (5) Disconnect the test equipment.

Channel A Sensitivity

Frequency	1990 Resolution	Signal Level
120 MHz	6 digits	45 mV
100 MHz	6 digits	22 mV
10 MHz	6 digits	22 mV
10 MHz	6 digits	22 mV
100 kHz	6 digits	22 mV

53

- (1) Connect the test equipment as shown in Fig 7.18.
 - (2) Set the audio oscillator output to the frequencies shown in Table 7.7 in turn. Set the 1990 resolution to the corresponding value.
 - (3) At each frequency, determine the minimum input level to the 1990 that gives stable counting. Verify that this is not more than the level shown in the table.
 - (4) Disconnect the test equipment.



Fig 7.18 Connections for Channel A Sensitivity PVP (Part 2)

1990 FD 511A

Channel A Sensitivity

Frequenc y	1990 Resolution	Signal Level
5 kHz	3	22 mV
10 Hz	3	22 mV

Channel B Sensitivity PVP

54 Test equipment required:

Item	Table 7.1 Item No
Signal Generator Audio Oscillator	1 5
Connecting Leads	7
T-piece	8
50Ω Load	9

(1) Ensure that the channel B trigger level control is set to 0 V.

- (2) Connect the test equipment as shown in Fig 7.19.
- (3) Press the DELAY key for 3s, until the DELAY LED comes on.
- (4) Set the signal generator output to the frequencies shown in Table 7.8 in turn. Set the 1990 resolution to the corresponding value.
- (5) At each frequency, determine the minimum input level to the 1990 that gives stable counting. Verify that this is not more than the level shown in the table.
- (6) Disconnect the test equipment.





1990 FD 511A

55

Frequency	1990 Resolution	Signal Level
100 MHz	6 digits	22 mV
10 MHz	6 digits	22 mV
100 kHz	6 digits	22 mV

Channel B Sensitivity

56

(1) Connect the test equipment as shown in Fig 7.20.

(2) Set the audio oscillator output to the frequencies shown in Table 7.9 in turn. Set the 1990 resolution to the corresponding value.

- (3) At each frequency, determine the minimum input level to the 1990 that gives stable counting. Verify that this is not more than the level shown in the table.
- (4) Press DELAY
- (5) Disconnect the test equipment.



Fig 7.20 Connections for Channel B Sensitivity PVP (Part 2)

TABLE 7.9

Channel B Sensitivity

Frequency	1990 Resolution	Signal Level
5 kHz	3	22 mV
10 Hz	3	22 mV

1990 FD 511A

Attenuator PVP

57 Test Equipment required

ItemTable 7.1 Item No.Signal Generator1Connecting lead7T-piece850Ω load9

58

(1) Ensure that both trigger level controls are switched to 0 V. Select 6 digits resolution on the 1990, and connect the test equipment as shown in Fig 7.21.



Fig 7.21 Connections for Attenuator PVP

- (2) Set the signal generator to 1 MHz, and set the output level so that the 1990 just counts correctly
- (3) Select the X10 attenuator on channel A, and increase the signal generator output level until the 1990 just counts correctly again. The increase should be in the range 17.5 to 22.5 dB.
- (4) Disable the X10 attenuator on channel A.
- (5) Transfer the signal to channel B of the 1990, and press DELAY for 3s, until the DELAY LED is lit.
- (6) Repeat sections (2) to (4) above, using the channel B attenuator.
- (7) Press DELAY again, and disconnect the equipment.

1990 FD 511A

Filter PVP

59 Test Equipment required

Item

Table 7.1 Item No.

Signal Generator	1
Connecting lead	7
T-piece	8
50Ω lead	9
50Ω lead	9

60

(1) Ensure that the channel A trigger level control is switched to
 0 V. Connect the test equipment as shown in Fig 7.22.



Fig 7.22 Connections for Filter PVP

- (2) Set the signal generator to 100 kHz, and measure the sensitivity of the 1990 at 100 kHz.
- (3) Select the filter, and check that the unit stops counting.
- (4) Increase the level by a factor of 2, and check that the unit counts 100 kHz correctly, as in (2).
- (5) Disable the filter.

1**9**90 FD 511A

Time Internal PVP

61 Test equipment required

Item

Table 7.1 Item No.

Signal Generator	1
Connecting lead	7
T-piece	8
50Ω lead	9
50Ω lead	9

62

Ensure that both trigger level controls are switched to 0 V. (1)Connect the test equipment as shown in Fig 7.23.



Fig 7.23 Connections for Time Interval PVP

Set the signal generator to 1 MHz at 450 mV, and select T.I. (2) A B and COM A on the 1990. With the trigger slope settings as shown in Table 7.10, check that the readings are within the limits given.

1990 FD 511A

Time Interval PVP Readings

A trigger slope	B trigger slope	Display
+	+	000 ± 100 E - 9s *
+	-	500 ± 100 E - 9s
-	-	000 ± 100 E - 9s *
-	+	500 ± 100 E - 9s

* Occasionally the instrument may measure one whole period instead of zero. This is acceptable provided that the display reads 1000ns ± 100ns.

(3) Set + slope on both channels, disable COM A, and select FREQ.A. Disconnect the equipment.

Table 7.1 Item No.

3

Trigger Level PVP

63 Test equipment required

Item

Digital Multimeter

- (1) Connect the test equipment as shown in Fig 7.24.
 - (2) Set the multimeter to measure DC volts.
 - (3) Turn the A trigger level control to the positions shown in Table 7.11, and verify that the multimeter readings are within the limits specified.

Table 7.11

Trigger Level Output Voltages

Control position	Multimeter reading
Fully clockwise	+2.60 V to +3.36 V
Fully anticlockwise but not switched	-2.60 V to -3.36 V
Switched O V	O V ± 10 mV

- (4) Transfer the multimeter to the channel B trig level output.
- (5) Turn the B trigger level control to the positions shown in Table 7.11. Verify that the multimeter readings are within the limits specified.

(6) Disconnect the test equipment.

1990 FD 511A

7-41

64

~ •





AC/DC Coupling PVP

65 Test equipment required

Item Table 7.1 Item No.

2

Oscilloscope with X1 probe

- 66 (1) Use the oscilloscope and probe to set the B trigger level to about + 2 V.
 - (2) Connect the test equipment as shown in Fig 7.25.



Fig 7.25 Connections for A Channel AC/DC Coupling PVP

- (3) Check that AC coupling is selected on Channel A, and slowly turn the A trigger level control clockwise from its O V switched position. Note the point at which the A TRIG LED goes out, and verify that the control is near the centre of its range. Return to the switched O V position.
- (4) Select DC coupling on Channel A. Turn the A trigger level control slowly clockwise and again note the point at which the A TRIG LED goes out. The A and B trigger level controls should be in approximately the same position.

1990 FD 511A

- (5)Transfer the probe to the A trigger level output and use the oscilloscope to set the A trigger level to about +2 V. Apply this level via the probe to the B input, and turn the B trigger level to its switched 0 V position.
- (6) Confirm that the B TRIG LED goes out as the B TRIG LEVEL control passes 0 in a clockwise direction.
- Return the B TRIG LEVEL control to the switched O V position. (7)
- (8)Select DC coupling on channel B.
- (9) Repeat (6); leaving the B TRIG LEVEL CONTROL in the position at which the B TRIG LED goes out. Confirm that the A and B TRIG LEVEL controls are in approximately the same physical position.
- (10)Select AC coupling on both channels, and return both TRIG LEVEL controls to the switched O V position. Disconnect the test equipment.

External Standard Input Sensitivity PVP (Reference Option 02 only) Test equipment required:

Item	Table 7.1 Item No
Signal Generator	1
Connecting Lead	7
T-Piece	8
50Ω Load	9

68 (1)Connect the equipment as shown in Fig 7.26.



Fig 7.26 Connections for External Standard Input Sensitivity PVP

1990 FD 511A

67

- (2) Set the signal generator output to 10 MHz at a level of 100 mV.
- (3) Slowly increase the signal level until the 1990 EXT STD indicator lights steadily.
- (4) Verify that the signal level is not more than 250 mV r.m.s.
- (5) Disconnect the test equipment.

10 MHz Standard Output Level PVP (Reference Option 02 only)
69 Test equipment required:

Item	Table	7.1	Item	No
Oscilloscope Connecting Lead T-piece Load		2 7 8 9		

70 (1) Connect the test equipment as shown in Fig 7.27.

- (2) Verify that the peak-to-peak amplitude of the displayed waveform is $1.0 \ V \pm 0.4 \ V$. Verify that the mark/space ratio is between 30:70 and 70:30.
- (3) Disconnect the test equipment.



Fig 7.27 Connections for 10 MHz Standard Output Level PVP

1990 FD 511A ŝ

Internal Frequency Standard PVP

Standard Oscillator and TXCO Option

71 Test equipment required:

Item	Table 7.1 Item No
Frequency Standard	4
Connecting Lead	7

72

(1)Select 7 digit resolution on the 1990, and verify that 0000000 is displayed. Check that both trigger level controls are in the switched O V position

(2) Connect the test equipment as shown in Fig 7.28.



Fig 7.28 Connections for Internal Frequency Standard PVP: Standard Oscillator and TXCO Option

Verify that the value displayed is within the limits shown in (3) Table 7.12.

TABLE 7.12

Internal Frequency Standard Accuracy: Standard Oscillator and TXCO Option

Frequency Standard	1990 Display Limits	Accuracy	
Standard Oscillator	9.999985 E6 to 10.000015 E6	15 parts in 107	
Option O4T (TXCO)	9.999997 R6 to 10.000003 E6	3 parts in 107	

1990 FD 511A

Ovened Oscillator Options O4A and O4B

Item Table 7.1 Item No. Frequency standard 4 High resolution counter 6 Connecting Leads 7

(1) Ensure that the 1990 has been switched on for 24 hours prior to making measurements.

(2) Connect the test equipment as shown in Fig 7.29



Fig 7.29 Connectors for Internal Frequency Standard PVP: Ovened Oscillator Options

- (3) Set up the high resolution counter for an external frequency standard, and a resolution of 9 digits.
- (4) Verify that the frequency displayed on the 1991 is within the limits shown in Table 7.13.

TABLE 7.13

Internal Frequency Standard Accuracy: Ovened Oscillator Options

Frequency Standard	High Res Counter Display Limits	Accuracy
Option O4A	9.999999 70 E6 to 10.00000030 E6	3 parts in 10 ⁹
Option O4B	9.999999 97 E6 to 10.00000003 E6	3 parts in 10 ⁹

(5) Switch off the 1990. Switch off and disconnect the test equipment.

1990 FD 511A

BNC MOUNTING BOARD 19-3003

Cct. Ref.	Value	Description	Rat.	Tol %	Racal Part Number
SK19 SK20		PC Board Connector			18-1206 23-5159 23-5159
SK24 SK26		Connector BNC socket BNC socket			23-3139 23-3421 23-3421

DISPLAY ASSEMBLY 19-3002

Fig 3

Cct. Ref.	Value	Description	Rat.	To1 %	Racal Part Number
Resist	tors		W		
R1 R2 R3/S20 R4 R5/S23 R6 R7 R8	820	POT (Modified) POT (Modified) SIL Array	0.1 0.1 0.1 0.1 0.1	5 5 20 5 20 5 5 5	20-1538 20-1535 16-6001 20-1538 16-6001 20-5521 20-1538 20-1538
Capac	itors		<u>v</u>		
C1 C2 C3 C4 C5	100n 100n 100n 4.7µ 100n	Ceramic Ceramic Ceramic Electrolytic Ceramic	50 50 50 63 50	20 20 20 20 20 20	21-1708 21-1708 21-1708 21-0750 21-1708
C6 C7	100n 100n	Ceramic Ceramic	50 50	20 20	21-1708 21-1708
<u>Diode</u>	5				
D1 LP1 LP2 LP3 LP4 LP5		Silicon 1N4149 LED red LED red LED red LED red LED red			22-1029 26-5026 26-5026 26-5026 26-5026 26-5026
LP6 LP7 LP8 LP9 LP10		LED red LED red LED red LED red LED red			26-5026 26-5026 26-5026 26-5026 26-5026
LP11 LP12 LP13 LP14 LP15		LED red LED red LED red LED orange LED red			26-5026 26-5026 26-5026 26-5027 26-5026

1990 FD 511A

Cct. Ref.	Value	Description		Rat	• • • • • • • • • • • • • • • • • • •	To1 %	Racal Part Number
LP16 LP17 LP18 LP19 LP20		LED red LED red LED red LED red LED red					26-5026 26-5026 26-5026 26-5026 26-5026
LP21 LP22 LP23 LP24 LP25		LED red LED red LED red LED red LED red					26-5026 26-5026 26-5026 26-5026 26-5026
LP26 LP27 LP28 LP29 LP30		LED red LED red LED red LED red LED red					26-5026 26-5026 26-5026 26-5026 26-5026
LP31 LP32 LP33 LP34 LP35	•	LED red LED red LED red LED red LED red	۱				26-5026 26-5026 26-5026 26-5026 26-5026
Integ	rated Circuits	5					-
IC1 IC2 IC3	· · ·	MM74C922N 7218AIJI 7218AIJI					22-4779 22-4778 22-4778
Displa	ays						
D11 D12 D13 D14 D15		Seven-segment Seven-segment Seven-segment Seven-segment Seven-segment	display; display; display;	double double double	digit digit digit		26-1512 26-1512 26-1512 26-1512 26-1512 26-1511
Misce	llaneous						
S1-S19 SK1 SK2	9	Switch Socket 14 way Socket 16 way Button Grey Button Blue					23-4125 23-5160 23-5185 15-0703 15-0705

MOTHERBOARD ASSEMBLY 19-3004

Figs 5, 6 and 7

Cct. Ref.	Value	Description	Rat.	Tol %	Racal Part Number
Decie	town		W		
Resis R1 R2 R3 R4 R5	10 10 100 100 12	Chip Chip Chip Chip Chip Chip	<u>.</u>	5 5 5 5 5	20-5771 20-5771 20-5764 20-5764 20-5772
R6 R7 R8 R9 R10	12 68 68 900k 111k	Chip Chip Chip	0.5 0.25	5 5 0.25 0.25	20-5772 20-5780 20-5780 20-7523 20-7522
R11 R12 R13 R14 R15	900k 111k 10 150 100	Chip Chip Chip	0.5 0.25	0.25 0.25 5 5 5	20-7523 20-7522 20-5771 20-5783 20-5764
R16 R17 R18 R19 R20	150k 150k 470 470 470	Chip Chip Chip	0.5 0.5	5 5 5 5 5	20-3154 20-3154 20-5765 20-5765 20-5765
R21 R22 R23 R24 R25	442k 412k 470 442k 412k	Chip	0.25 0.25 0.25 0.25	1 5 1 1	20-7551 20-7550 20-5765 20-7551 20-7550
R26 R27 R28 R29	47 330 470	Chip Chip Chip Not Used		5 5 5	20-5778 20-5787 20-5765
R30 R31 R32 R33 R34 R35 1990 FD 5		Chip Chip Chip POT Chip Chip Chip		5 5 5 5 5	20-5787 20-5765 20-5797 20-7071 20-5799 20-5797 8-4

Cct. Ref.	Value	Description	Rat.	To1 %	Racal Part Number
R36 R37 R38 R39 R40	10k 4.7k 220 1k 1k	POT Chip Chip Chip Chip		5 5 5 5	20-7071 20-5799 20-5785 20-5792 20-5792
R41 R42 R43 R44 R45	27k 220 1k 1k 27k	Chip Chip Chip Chip Chip		5 5 5 5 5	20-5806 20-5785 20-5792 20-5792 20-5806
R46 R47 R48 R49 R50	10 10k 412k 442k 10k	Chip Chip Chip	0.25 0.25	5 5 1 1 5	20-5771 20-5768 20-7550 20-7551 20-5768
R51 R52 R53 R54 R55	412k 442k 470 1k 470	Chip Chip Chip	0.25 0.25	1 1 5 5 5	20-7550 20-7551 20-5765 20-5792 20-5765
R56 R57 R58 R59 R60	1k 10 180 180 3.3k	Chip Chip Chip Chip Chip Chip		5 5 5 5 5	20-5792 20-5771 20-5784 20-5784 20-5797
R61 R62 R63 R64 R65	3.3k 3.3k 3.3k 4.7k 4.7k	Chip Chip Chip Chip Chip		5 5 5 5 5 5	20-5797 20-5797 20-5797 20-5799 20-5799
R66 R67 R67 R68 R69 R70	4.7 4.7 47 4.7 47 10k	Chip Chip Chip Chip Chip Chip Chip		5 5 5 5 5 5 5	20-5866 20-5866 20-5778 20-5866 20-5778 20-5768

Cct. Ref.	Value	Description	Rat.	To1 %	Racal Part Number
R71 R72 R73 R74 R75	10k 10k 10k 330 330	Chip POT POT Chip Chip		5 5 5	20-5768 20-7071 20-7071 20-5787 20-5787
R76 R77 R78 R79 R80	330 330 10k 1.5k 220	Chip Chip Chip Chip Chip Chip		5 5 5 5 5 5	20-5787 20-5787 20-5768 20-5794 20-5785
R81 R82 R83 R84 R85	10 330 330 68	Chip Chip Chip Not Used Chip		5 5 5	20-5771 20-5787 20-5787 20-5787
R86 R87 R88 R89 R90	100k 4.7k 4.7k 6.8k	Not Used Chip Chip Chip Chip Chip		5 5 5 5	20-5813 20-5799 20-5799 20-5801
R91 R92 R93 R94 R95	100k 10k 10k 2.2k 10k	Chip Chip Chip Chip Chip Chip		5 5 5 5 5 5	20-5813 20-5768 20-5768 20-5796 20-5768
R96 R97 R98 R99 R100	68 10k 4.7k 2.2k 4.7k	Chip Chip Chip Chip Chip Chip		5 5 5 5 5 5	20-5780 20-5768 20-5799 20-5796 20-5799
R101 R102 R103 R104 R105	10k 10k 10k 100k 1k	Chip Chip Chip Chip Chip Chip		5 5 5 5 5 5	20-5768 20-5768 20-5768 20-5813 20-5792
R106 R107 R108 R109 R110	330 10k 10k 1k 10k	Chip Chip Chip Chip Chip Chip		5 5 5 5 5 5	20-5787 20-5768 20-5768 20-5792 20-5768

1990 FD 511A

Cct. Ref.	Value	Description	Rat.	To1 %	Racal Part Number
R111 R112 R113 R114 R115	1k 1k 120k 1k 3.3k	Chip Chip Chip Chip Chip Chip		5 5 5 5 5	20-5792 20-5792 20-5851 20-5792 20-5797
R116 R117 R118 R119 R120	470 1k 470 1k 1k	Chip Chip Chip Chip Chip Chip		5 5 5 5 5 5	20-5765 20-5792 20-5765 20-5792 20-5792
R121 R122 R123 R124 R125	1k 150 1.5k 1.5k 150	Chip Chip Chip Chip Chip		5 5 5 5 5 5	20-5792 20-5783 20-5794 20-5794 20-5783
R126 R127 R128 R129 R130	9x1k 220 4.7k 4.7k 1k	S.I.L. Array Chip Chip Chip Chip	· .	5 5 5 5	20-5541 20-5785 20-5799 20-5799 20-5792
R131 R132 R133 R134 R135	1.5k 5x10k 1k 1k	Chip S.I.L. Array Not Used Chip Chip		5 5 5	20-5794 20-5562 20-5792 20-5792
R136 R137 R138 R139 R140	1k 220 4.7k 120	Chip Chip Chip S.I.L. Array	0.25	5 5 5 5	20-5792 20-5785 20-5799 20-2121 20-5556
R141 R142 R143 R144 R145	120 120 1k 220 18	Chip Chip Chip	0.25	5 5 5 5 5	20-2121 20-2121 20-5792 20-5785 20-5763
R146 R147 R148	68 1k 10	Chip Chip Chip		5 5 5	20-5780 20-5792 20-5771

Cct. Ref.	Value	Description	Rat.	To1 %	Racal Part Number
Capac	itors		<u>V</u>		
C1 C2 C3 C4 C5	20n 20n 6.8p 47p 6.8p	Chip Chip Chip Chip Chip	400 400 400 50 400		21-1847 21-1847 21-1859 21-1795 21-1859
C6 C7 C8 C9 C10	47p 10n 33p 10n 10n	Chip Chip Chip Chip Chip Chip	50 50 400 50 50		21-1795 21-1801 21-1865 21-1801 21-1801
C11 C12 C13 C14 C15	33p 10n 10n 10n 33n	Chip Chip Chip Chip Chip Chip	400 50 50 50 50		21-1865 21-1801 21-1801 21-1801 21-1808
C16 C17 C18 C19 C20	3.3n 33n 100n 100n 10n	Chip Chip Ceramic Ceramic Chip	50 50 50 50 50	• •	21-1858 21-1808 21-1647 21-1647 21-1801
C21 C22 C23 C24 C25	47μ 10n 10n 10n 10n	Electrolytic Chip Chip Chip Chip Chip	25 50 50 50 50		21-0789 21-1801 21-1801 21-1801 21-1801
C26 C27 C28 C29 C30	10n 10n 10n 47µ 47µ	Chip Chip Chip Electrolytic Electrolytic	50 50 25 25		21-1801 21-1801 21-1801 21-0789 21-0789
C31 C32 C33 C34 C35	47μ 10n 10n 10n	Electrolytic Chip Chip Chip Not Used	25 50 50 50		21-0789 21-1801 21-1801 21-1801

		•• - • .			
Cct. Ref.	Value	Description	Rat.	To1 %	Racal Part Number
C36 C37 C38 C39 C40	10n 47u 10n 47u	Not Used Chip Electrolytic Chip Electrolytic	50 25 50 25		21-1801 21-0789 21-1801 21-0789
C41 C42 C43 C44 C45	47μ 47μ 10n 10n 10n	Electrolytic Electrolytic Chip Chip Chip Chip	25 25 50 50 50		21-0789 21-0789 21-1801 21-1801 21-1801
C46 C47 C48 C49 C50	47µ 10n 47µ 10n 33n	Electrolytic Chip Electrolytic Chip Chip	25 50 25 50 50		21-0789 21-1801 21-0789 21-1801 21-1808
C51 C52 C53 C54 C55	10n 47µ 10n	Chip Electrolytic Not Used Not Used Chip	50 25 50		21-1801 21-0789 21-1801
C56 C57 C58 C59 C60	10n 1μ 1n 33n 47μ	Chip Electrolytic Chip Chip Electrolytic	50 50 50 50 25		21-1801 21-0779 21-1800 21-1808 21-0789
C61 C62 C63 C64 C65	1µ 33n 33n 33n 20n	Electrolytic Chip Chip Chip Chip Chip	50 50 50 50 50		21-0779 21-1808 21-1808 21-1808 21-1847
C66 C67 C68 C69 C70	47n 10n 2.5n 2.5n 10n	Polypropylene Chip Polypropylene Polypropylene Chip	250 50 250 250 50		21-7003 21-1801 21-7002 21-7002 21-1801
C71 C72 C73 C74 C75	10n 33n 47µ 220µ 220µ	Chip Chip Electrolytic Electrolytic Electrolytic	50 50 25 25 25		21-1801 21-1808 21-0789 21-0794 21-0794

j i

1990 FD 511A

Cct. Ref.	Value	Description	Rat.	To1 %	Racal Part Number
C76 C77 C78 C79 C80	10,000μ 4700μ 10n 10n 47μ	Electrolytic Electrolytic Chip Chip Electrolytic	16 16 50 50 25		21-0683 21-0667 21-1801 21-1801 21-0789
C81 C82 C83 C84 C85	1μ 220p 220p 220p 10n	Electrolytic Chip Chip Chip Chip Chip	50 50 50 50 50 50		21-0779 21-1838 21-1838 21-1838 21-1801
C86 C87 C88 C89 C90	47μ 47μ 47μ 47μ 10n	Electrolytic Electrolytic Electrolytic Electrolytic Chip	25 25 25 25 50		21-0789 21-0789 21-0789 21-0789 21-1801
C91 C92 C93 C94 C95	47μ 33n 33n 4.7μ 4.7μ	Electrolytic Chip Chip Electrolytic Electrolytic	25 50 50 50 50		21-0789 21-1808 21-1808 21-0785 21-0785
C96 C97	4.7μ 4.7μ	Electrolytic Electrolytic	50 50		21-0785 21-0785
Diode	<u>•S</u> ·				
D1 D2 D3 D4 D5		Zener BZX84C2V7 Silicon BAT18 Silicon BAT18 Zener BZX84C2V7 Zener BZX84C2V7			22-1876 22-1098 22-1098 22-1876 22-1876
D6 D7 D8 D9 D10		Silicon BAT18 Silicon BAT18 Zener BZX84C2V7 Dual BAV99 Not used			22-1098 22-1098 22-1876 22-1096
D11 D12 D13 D14 D15		Not used Dual BAV99 Silicon BAS16 Silicon BAS16 Dual BAV99	۰۰۰۰۰ ۱۹۰		22-1096 22-1093 22-1093 22-1096
D16 D17 D18 D19 D20	n de la construcción en la construcción este Nomenta de la construcción	Dual BAV99 Dual BAV99 Bridge Rectifier VH248 Zener BZX84C12V Zener BZX84C12V			22-1096 22-1096 22-1662 22-1892 22-1892
1990					8-10
FD 5	TTA				

Cct. Ref.	Value	Description	Rat.	Tol %	Racal Part Number
D21 D22 D23 D24		Silicon BAS16 Zener BZX79B5V1 Silicon BAS16 Silicon BAS16			22-1093 22-1857 22-1093 22-1093
Trans	istors				
Q1 Q2 Q3 Q4 Q5		BF256A BF256A BFS17 BFS17 3906			22-6163 22-6163 22-6206 22-6206 22-6199
Q6 Q7 Q8 Q9 Q10		3906 BFS17 BFS17 CA3083 3906			22-6199 22-6206 22-6206 22-4216 22-6199
Q11 Q12 Q13 Q14 Q15		3906 3904 3906 MPS3640 3904			22-6199 22-6197 22-6199 22-6018 22-6197
Q16 Q17 Q18 Q19 Q20		MPS3640 BDT92 3904 BDT92 3904			22-6018 22-6153 22-6197 22-6153 22-6197
Q21 Q22 Q23		3906 BDT91 MPS3640			22-6199 22-6152 22-6018
Integ	rated Circu	its			
IC1 IC2 IC3 IC4 IC5		MC34O3 74HCT373 MC1468O5E2 MCC1 Programmed ROM			22-4262 22-4808 22-8307 22-8403 22-8586

NOTE: When ordering a replacement for IC5 it is essential that the software issue number and the serial number of the instrument are quoted in addition to the part number. The software issue number is marked on the component.

1990 FD 511A

Cct. Ref.	Value	Description	Rat. Tol %	Racal Part Number
IC6 IC7 IC8 IC9 IC10		74LS04 74LS373 74HCT373 74LS32 74LS74		22-4533 22-4585 22-4808 22-4578 22-4534
IC11 IC12 IC13 IC14 IC15	10 a. 	74HCT244 40106 4011 74LS138 74LS10	· · · ·	22-4807 22-4756 22-4700 22-4587 22-4557
IC16 IC17 IC18 IC19 IC20		10116 10116 MCC2 Not Used 9687DG		22-4528 22-4528 22-8404 22-4686
IC21 IC22		CA3140E CA3140E		22-4269 22-4269
Induc	tor			
L1 L2 L3 L4 L5	100µН 100µН 100µН 100µН 100µН	Choke Choke Choke Choke Choke		23-7213 23-7213 23-7213 23-7213 23-7213 23-7213
L6 L7 L8 L9	100µН 100µН 40µН 40µН	Choke Choke Choke Mains Choke Mains		23-7213 23-7213 23-7217 23-7217
Conne	<u>ctors</u>			
PL1 PL2 PL3 PL4 PL5		Plug 2 x 7 Plug 2 x 8 Not Used Not Used Not Used		23-5162 23-5184
PL6 PL7 PL8 PL9 PL10	¢	Not Used Not Used Not Used Not Used Not Used		

1990 FD 511A

Cct. Value Ref. Value	Description	Rat. Tol %	Racal Part Number
PL11 PL12 PL13 PL14 PL15	Not Used Not Used Not Used Plug 6 way Plug 5 way		23-5188 23-5164
PL16 PL17 PL18 PL19 PL20	Plug 10 way Plug 5 way Not Used Plug 2 x 2 Plug 2 x 2		23-5165 23-5164 23-5161 23-5161
PL21	Plug 2 x 10		23-5168
SK1 SK2 SK3 SK4 SK5	Not Used Not Used Not Used IC socket 28 way BNC socket		23-3290 17-1039
SK6 SK7 SK8 SK9 SK10	BNC socket Not Used Mains Selector Socket Not Used Mains Socket		17-1039 23-5177 23-3429
Miscellaneous			
FS1 LK1 LK2 S1 T1 RLA RLB RLC RLD RLC RLD RLE RLF RLF RLG OSC1	Fuse Holder Link Link Mains Switch Mains Transformer Relay G57DX424 Relay G57DX423 Relay G57DX423 Relay G57DX423 Relay G57DX424 Relay G57DX424 Relay GT831C-238 Crystal Oscillator 10MHz		23-0062 23-5180 23-5180 23-4124 17-4102 23-7529 23-7529 23-7528 23-7528 23-7528 23-7529 23-7529 23-7529 23-7530 23-9134

GPIB ASSEMBLY 19-1146

_			~
_	•	\sim	0
÷.		11	9
	•	- T	

1 · · ·			F1g 9	1. 		· .
Cct. Ref.	Value	Description		Rat.	To1 %	Racal Part Number
Resist	tors Ω			W		
R1 R2 R3 R4 R5	9x3.3k 56 9x3.3k 330 330	SIL Array Carbon Film SIL Array Carbon Film Carbon Film		0.25 0.25 0.25	5 5 5	20-5532 20-2560 20-5532 20-2331 20-2331
R6 R7 R8 R9 R10	330 5x3.3k 18 56 9x100k	Carbon Film SIL Array Carbon Film Carbon Film SIL Array		0.25 0.25 0.25	5 5 5	20-2331 20-5531 20-2180 20-2560 20-5522
R11	5x100k	SIL Array				20-5558
Capac	itors F			V		
C1 C2 C3 C4 C5	47µ 100n 100n 100n 100n	Electrolytic Ceramic Ceramic Ceramic Ceramic	ı	25 50 50 50 50	20 20 20 20 20 20	21-0789 21-1708 21-1708 21-1708 21-1708 21-1708
C6 C7 C8 C9 C10	100n 100n 100n 10n 10n	Ceramic Ceramic Ceramic Ceramic Ceramic		50 50 25 25	20 20 20 -20+80 -20+80	21-1708 21-1708 21-1708 21-1545 21-1545
Integ	rated Circ	cuits				
IC1 IC2 IC3 IC4 IC5		74HCT374 74HCT374 74HCT138 7407 74LS125				22-4809 22-4809 22-4806 22-4063 22-4657

•. ,

Cct. Ref.	Value	Description	Rat.	To1 %	Racal Part Number
IC6 IC7 IC8 IC9 IC10		74HCTO2 74HCTOO 74HCT138 MC146805E2 Programmed ROM			22-4801 22-4800 22-4806 22-8307 22-8587
NOTE:	software are quot	lering a replacement for I e issue number and the ser ed in addition to the par is marked on the component	ial number of t number. Th	the ins	trument
IC11 IC12 IC13 IC14 IC15		74HCT373 68488 4066 75161 75160			22-4808 22-8305 22-4761 22-4284 22-4283
IC16 IC17 IC18 IC19 IC20		74HCT74 74HCT74 74HCT00 74HCT02 74HCT32			22-4805 22-4805 22-4800 22-4801 22-4804
Misce	llaneous				
		IC Socket, 28-way IC Socket, 40-way IC Socket, 14-way			23-3290 23-3297 23-3309
SK3		Connector, 24-way			23-3434
S1		Switch, 6-way, DIL			23-4102

REFERENCE FREQUENCY MULTIPLIER ASSEMBLY 19-1164

Fig 1	11
-------	----

Cct. Ref.	Value	Description		Rat.	To1 %	Racal Part Number
Resis	tors <u>Ω</u>			W		
R1 R2 R3 R4 R5	220 10k 12k 1.8k 100k	Chip Chip Chip Chip Chip Chip		0.125 0.125 0.125 0.125 0.125 0.125	5 5 5 5 5 5	20-5785 20-5768 20-5802 20-5795 20-5813
R6 R7 R8 R9 R10	560k 10k 2.2k 2.2k 560	Chip Chip Chip Chip Chip Chip		0.125 0.125 0.125 0.125 0.125 0.125	5 5 5 5 5	20-5817 20-5768 20-5796 20-5796 20-5789
R11 R12 R13 R14 R15	1.8k 330 2.2k 10k 10k	Chip Chip Chip Chip Chip	ı	0.125 0.125 0.125 0.125 0.125 0.125	5 5 5 5 5 5 5	20-5795 20-5787 20-5796 20-5768 20-5768
R16 R17 R18 R19 R20	820 56 330 1.8k 56	Chip Chip Chip Chip Chip		0.125 0.125 0.125 0.125 0.125 0.125	5 5 5 5 5 5	20-5791 20-5779 20-5787 20-5795 20-5779
R21 R22 R23 R24 R25	56 820 1.8k 1.8k 1.8k	Chip Chip Chip Chip Chip		0.125 0.125 0.125 0.125 0.125 0.125	5 5 5 5 5 5	20-5779 20-5791 20-5795 20-5795 20-5795
R26 R27 R28 R29 R30	1.8k 220 220 220 220 220	Chip Chip Chip Chip Chip		0.125 0.125 0.125 0.125 0.125 0.125	5 5 5 5 5 5	20-5795 20-5785 20-5785 20-5785 20-5785
R31	220	Chip		0.125	5	20-5785

•

Cct. Ref.	Value	Description	Rat.	To1 %	Racal Part Number		
Capaci	Capacitors						
	F		V				
C1 C2 C3 C4 C5	33n 2-15p 220p 220p 33n	Chip Variable Chip Chip Chip	50 50 50 50	10 5 5 10	21-1808 21-6043 21-1838 21-1838 21-1808		
C6 C7 C8 C9 C10	10n 10n 10n 10n 10n	Chip Chip Chip Chip Chip	50 50 50 50 50	20 20 20 20 20	21-1801 21-1801 21-1801 21-1801 21-1801		
C11 C12 C13 C14 C15	10n 10n 33n 33n 10n	Chip Chip Chip Chip Chip	50 50 50 50 50	20 20 10 10 20	21-1801 21-1801 21-1808 21-1808 21-1801		
Diodes	<u>i</u>		•				
D1 D2 D3 D4 D5		Varactor (MV1640) Silicon (BAS16) Voltage regulator (BZX84C4V7 Silicon (BAV99) Silicon (BAV99)	7)		22-1097 22-1093 22-1882 22-1096 22-1096		
Transi	stor						
Q1 Q2 Q3 Q4 Q5		3904 3906 3906 3904 3904			22-6197 22-6199 22-6199 22-6197 22-6197		
Q6 Q7		3904 3904			22-6197 22 - 6197		
Integr	ated Circu	its					
IC1 IC2 IC3 IC4		Not Used 741 MC10102 74LS132			22-4292 22-4514 22-4582		

1990 FD 511A

Cct. Value Ref.	Description Rat	t. ^{Tol}	Racal Part Number
Connectors			
SK16 SK17	Socket, 5-way Socket, 10-way		23-5166 23-5167
Transformer			
T1	Transformer to Racal-Dana speci	fication	17-3226

1990 FD 511A

.

REFERENCE FREQUENCY DOUBLER ASSEMBLY 19-1238

Fig 13

Cct. Ref.	Value	Description	Rat	To1 %	Racal Part Number
Resist	<u>cors</u>			· · · · · · · · · · · · · · · · · · ·	
	Ω		W		
R1 R2 R3 R4 R5	33 100 100 1k 470	Chip Chip Chip Chip Chip Chip	0.125 0.125 0.125 0.125 0.125 0.125	5 5 5 5 5 5	20-5776 20-5764 20-5764 20-5792 20-5765
R6 R7 R8 R9 R10	470 1.5k 3.9k 3.9k 1.5k	Chip Chip Chip Chip Chip	0.125 0.125 0.125 0.125 0.125	5 5 5 5 5 5	20-5765 20.5794 20-5798 20-5798 20-5794
R11 R12 R13 R14 R15	1k 39k 15k 330k 10k	Chip Chip Chip Chip Chip	0.125 0.125 0.125 0.125 0.125 0.125	5 5 5 5 5	20-5792 20-5808 20-5803 20-5816 20-5768
R16 R17 R18 R19 R20	1k 3.9k 3.9k 100 1k	Chip Chip Chip Chip Chip Chip	0.125 0.125 0.125 0.125 0.125 0.125	5 5 5 5 5	20-5792 20-5798 20-5798 20-5764 20-5792
Capac	itors				
	F		<u>V</u>		
C1 C2 C3 C4 C5	10n 10n 10n 10n 10n	Chip Chip Chip Chip Chip	50 50 50 50 50	20 20 20 20 20 20	21-1801 21-1801 21-1801 21-1801 21-1801
C6 C7 C8	10n 10n 10n	Chip Chip Chip	50 50 50	20 20 20	21-1801 21-1801 21-1801

1990 FD 511A

Cct. Ref.	Value	Description	Rat	To1 %	Racal Part Number
<u></u>			, , , , , , , , , , , , , , , , , , ,		
Diodes	5	· •			
D1 D2	- *	Silicon (1N4149) Silicon (1N4149)			22-1029 22-1029
Trans	istors				
Q1 Q2 Q3 Q4 Q5		2N3906 2N3906 2N3904 2N3904 2N3904 2N3904			22-6008 22-6008 22-6007 22-6007 22-6007
Q6		2N3904			22-6007
Induc	tors				
	H	·			
L1	100µ	Choke	1	10	23-7213
T1 T2	•••	10.7 MHz IF Transf 10.7 MHz IF Transf			23-7149 23-7149

1990 FD 511A

OSCILLATOR ASSEMBLY 19-1208

Fig 14

Cct. Ref.	Value	Description	Rat	To1 %	Racal Part Number	
Capac	itors <u>F</u>		V		· .	
C1	100n	Ceramic	50	20	21-1708	
Connector						
SK14		Connector, 5-way			23-5166	
<u>Oscil</u>	lator					
	10MHz	Oscillator, temperature com	pensated		23-9135	

1990 FD 511A

,

BATTERY PACK 11-1625

Fig 17

Cct. Ref.	Value	Description	Rat.	To1 %	Racal Part Number
CHASS	IS COMPONE	NTS			
	Ω		W		
R1	5.6	Wire Wound	10	5	20-5081
	10 July 10	Battery Chassis Assembly (complete with batteries B1 and B2)			11-1723
		Cableform	a.,		10-2906
FS2 FS3	a and	Fuselink $1\frac{1}{4}$ in x $\frac{1}{4}$ in Fuselink $1\frac{1}{4}$ in x $\frac{1}{4}$ in	ЗАТ ЗАТ		23-0069 23-0069

BATTERY BOARD ASSEMBLY 19-1203

Resist	ors Ω	ι	W		
R1 R2 R3 R4 R5	39 1M 4.7k 1M 56	Carbon Film Chip Chip Chip Carbon Film	0.25 0.125 0.125 0.125 0.125 0.25	5 5 5 5 5	20-2390 20-5770 20-5799 20-2560 20-2560
R6 R7 R8 R9 R10	10M 1M 560k 560k 50k	Carbon Film Chip Chip Chip Variable	0.25 0.125 0.125 0.125 0.125	10 5 5 5	20-2106 20-5770 20-5817 20-5817 20-7086
R11 R12 R13 R14 R15	56k 1k 22k 1M 560k	Chip Chip Chip Chip Chip	0.125 0.125 0.125 0.125 0.125 0.125	5 5 5 5 5	20-5810 20-5792 20-5805 20-5817 20-5817

•

1990 FD 511A

Cct. Ref.	Value	Description	Rat.	То1 %	Racal Part Number
R16 R17 R18 R19 R20	1M 10k 1M 1M 1M	Chip Chip Chip Chip Chip	0.125 0.125 0.125 0.125 0.125 0.125	5 5 5 5 5 5	20-5770 20-5768 20-5770 20-5770 20-5770
R21 R22 R23 R24 R25	10MM 10k 10k 100k 56k	Carbon Film Chip Chip Chip Chip Chip	0.25 0.125 0.125 0.125 0.125 0.125	10 5 5 5 5	20-2106 20-5768 20-5768 20-5813 20-5810
R26 R27 R28 R29	220 1k 20k 22k	Chip Carbon film Variable Chip	0.125 0.25 0.125	5 5 5	20-5785 20-2102 20-7116 20-5805
R29 R30	22k 22k	Chip	0.125	5	20-5805
R31 R32 R33 R34 R35	4.7k 4.7k 180 68 180	Chip Chip Carbon Film Carbon Film Chip	0.125 0.125 0.25 0.5 0.125	5 5 5 5 5 5	20-5799 20-5799 20-2181 20-3680 20-5784
R36 R37 R38 R39 R40	50k 220k 10k 3.9k 560	Variable Chip Chip Chip Chip	0.125 0.125 0.125 0.125	5 5 5 5	20-7086 20-5829 20-5768 20-5798 20-5789
R41 R42 R43 R44 R45	39k 1k 27k 10k 8.2k	Chip Chip Chip Chip Chip	0.125 0.125 0.125 0.125 0.125 0.125	5 5 5 5 5 5	20-5808 20-5792 20-5806 20-5768 20-5767
R46 R47 R48 R49 R50	1k 1M 100k 10M 150	Chip Chip Chip Carbon Film Carbon Film	0.125 0.125 0.125 0.25 0.5	5 5 5 10 5	20-5792 20-5770 20-5813 20-2106 20-3151
R51	10k	Chip	0.125	5	20-5768

1990 FD 511A
Cct. Ref.	Value	Description	Rat	To1 %	Racal Part Number
Capac	itors F		<u>V</u>	n. n .	
C1 C2 C3 C4 C5	330n 10u 100n 100n 220p	Electrolytic Electrolytic Ceramic Ceramic Chip	50 16		21-0793 21-0775 21-1708 21-1708 21-1838
C6 C7 C8 C9 C10	330n 10n 1.5µ 33n 22µ	Electrolytic Chip Electrolytic Ceramic Electrolytic	50 50 16		21-0793 21-1801 21-0787 21-1547 21-0776
C11 C12 C13 C14 C15	33µ 100n 10n 100n 330µ	Electrolytic Electrolytic Ceramic Electrolytic Electrolytic	25 50 50 40	•	21-0782 21-0778 21-1752 21-0778 21-0687
C16 C17 C18 C19 C20	100n 100n 10µ 10µ 10ŋ	Ceramic Ceramic Electrolytic Electrolytic Chip	16 16	a.	21-1708 21-1708 21-0716 21-0716 21-1801
C21 C22 C23 C24 C25	10n 10n 47μ 47μ 1μ	Chip Chip Electrolytic Electrolytic Electrolytic	25 25 50		21-1801 21-1801 21-0789 21-0789 21-0779
Diode	<u>S</u>				
D1 D2 D3 D4 D5		Silicon (1N4002) Silicon (1N4149) Silicon (1N4149) Silicon (1N4149) Silicon (1N4149)			22-1602 22-1029 22-1029 22-1029 22-1029 22-1029

.

8-24

Cct. Ref.	Value	Description	Rat.	To 1 %	Racal Part Number
D6 D7 D8 D9 D10		Silicon (1N4149) Avalanche (BYV95A) Avalanche (BYV95A) Schottky (MBR340P) Schottky (MBR340P)			22-1029 22-2009 22-2009 22-2008 22-2008
D11 D12 D13 D14 D15		Voltage regulator (BZX Silicon (1N4002) Voltage regulator (BZX Silicon (1N4149) Silicon (1N5401)	79B3¥9) 79B5¥6)		22-1825 22-1602 22-1856 22-1029 22-2010
<u>Trans</u> T1	formers				17-4104
Trans	istors				
Q1 Q2 Q3 Q4 Q5		2N3904 2N3906 2N3904 2N3906 BUZ21	,		22-6007 22-6008 22-6007 22-6008 22-6208
Q6 Q7 Q8 Q9 Q10		2N3904 MJE371 2N3904 2N3904 BDT92			22-6007 22-6139 22-6007 22-6007 22-6153
Integ	rated Circ	cuits			
IC1 IC2 IC3 IC4 IC5		4072 4030 4001 CA358E 4001			22-4770 22-4729 22-4738 22-4295 22-4738
IC6 IC7 IC8		LM339N LA56320P 78L05			22-4249 22-4291 22-4247

•.

۰.

1990 FD 511A

8-25

Cct. Ref.	Value	Description	Rat.	Tol %	Racal Part Number
Connec	ctors				
SK21	,	Connector 24-way			23-5169
Misce	llaneous				
RLA		Relay			23-7531
	÷				

SWITCH BOARD ASSEMBLY 19-1242

Resistors

	Ω		W		
R1 R2 R3 R4 R5	100k 10k 10k 100k 1k	Chip Chip Chip Chip Chip	0.125 0.125 0.125 0.125 0.125 0.125	5 5 5 5 5 5	20-5813 20-5768 20-5768 20-5813 20-5792
R6 R7 R8 R9 R10	1k 10k 100k 10k 10k	Chip Chip Chip Chip Chip	0.125 0.125 0.125 0.125 0.125 0.125	5 5 5 5 5 5	20-5792 20-5768 20-5813 20-5768 20-5768

Capacitors

V

C1 C2	200µ 100n	Electrolytic Ceramic	40	21-0686 21-1708
Diodes				
D1 D2		Silicon 1N4002 Schottky (MBR340P)		22-1602 22-2008

•

Cct. Valu Ref. Valu	e Description	Rat	Tol Racal Part % Number
Transistors		₩, ₩,	
Q1 Q2 Q3 Q4 Q5	2N3904 2N3906 2N3906 2N3906 2N3906 2N3906		22-6007 22-6008 22-6008 22-6008 22-6008
Q6	2N3906		22-6008
Miscellaneo	us		
JK1 S1 S2	Socket Switch SPDT Switch DPDT		23-3433 23-4126 23-4127
FS1	Fuselink 1靠in x 靠in Fuseholder for FS1 Top for 23-0062	ЗАТ	23-0069 23-0062 23-0063





Internal Layout

Fig. 1

_63___ C-RS.-19-3002/ \square LP21 P19 512 S1E LP11 DII LP1 ╚╩╲ᢕ╻╚╩ 514 517 17.0 1 2 513 ԼԲ 15 பு 16 - sa ក្ត \bigcirc) 515 S18 ъ IC1 ß ĥ - _____ . _____] ' ยื . _____] ' ยื C\$ 57

<u>ВАСА</u> Тн 9099

> Display Assembly 19-3002 : Component Layout

Fig.2



Display Assembly 19-3002 : Circuit Diagram

-

Fig. 3

•





RACAL TH 9099

· ·

Motherboard Assembly 19-3004: Component Layout Fig. Fig. 4



Motherboard Assembly 19-3004 : Circuit Diagram Fig.5

× .

TO SHT. 3 1c7 PINS 2,5,6, 9,12,15,16

RELAY CONTROL

RACAL



Circuit Diagram Fig. 6

•,



TH 9099

•





GPIB Assembly 19-1146 : Component Layout Fig. 8



· ·





Reference Frequency Multiplier 19–1164 : Component Layout Fig. 10



.

COMPONENT REF

R1-31 C1-15 D1-5 102-4 01-7 T1 XL1 SK16,17

REFERENCE	PART NO.	TYPE NO.	-5.2V	۵v	+5V	+11.2V
D2	22-1093	BAS16				
D4,5	22-1096	BAV99				
D1	22-1097	MV1640]
D3	22-1882	BZX84C4V7				
IC2	22-4292	FFC2741UC	4			7
IСЭ	22-4514	MC10102	8	1.16		
IC4	22-4582	74L5132		7	14	
Q1, 4-7	22-6197	FMMT3904				
02,3	22-6199	FMMT3906				
						+



Reference Frequency Multiplier 19-1164 : Circuit Diagram

Fig.11



VIEWED FROM COMPONENT SIDE



VIEWED FROM TRACK SIDE



Reference Doubler 19-1238 : Component Layout Fig.12





Reference Doubler 19-1238: Circuit Diagram Fig. 13

EAGAD TH 9099

OSC 1

CI SK 14

Oscillator Assembly 19–1208 : Component Layout Fig Fig. 14



TRACKSIDE VIEW

COMPSIDE VIEW



RACAL TH 9099

Battery Board Assembly: Component Layout

Fig.15



COMPONENT SIDE VIEW

TRACKSIDE VIEW



DAOAU TH 9099

Switchboard Assembly 19–1242: Component Layout Fig Fig.16





Circuit Diagram Fig. 17







Interconnections

Fig. 18