

# Agilent PN 8791-5 Tips on External Clock Operation with FASS

Product Note



# Abstract

This product note provides helpful tips and examples of external clock operation with the Agilent Technologies 8791/10 Frequency Agile Signal Simulator. Examples of successful external clock operation are considered in the context of two real applications: secure communication receiver test and radar target simulation.



Figure 1. External clock operation with FASS



### Introduction

Standard operation of Agilent Technologies FASS uses an internal clock of 134.217728 MHz (2<sup>27</sup> Hz) to provide synthesized frequency resolution of 0.125 Hz nominal. This powerof-two timebase was selected to provide "convenient" frequency resolution when used with the direct digital synthesizer inside FASS. Because the direct digital synthesizer uses a binary phase accumulator, any timebase other than a power-of-two would result in an awkward frequency resolution.

The tradeoff here is that the powerof-two timebase—while providing a convenient frequency increment—has a non-power-of-ten reciprocal timing interval. Specifically, the  $2^{27}$  Hz clock yields a nominal system sampling period of  $1/2^{27}$  seconds, giving roughly 7.45 ns data resolution. For most applications, this timing resolution is of little consequence, hence the FASS internal clock can be used directly.

However, there are some applications where exact timing is critical, particularly in many radar and secure communication simulations where trigger jitter or timing skew between the simulator and the D.U.T. may be intolerable. In such cases, the FASS can be successfully synchronized to the system under test by using a suitable external clock source. Of course, there are certain ramifications of external clock operation that must be understood before one can proceed without consequence. Some of these issues concern the range of valid clock operation, triggering and synchronization. effect of external clocks on spectral purity, and possible residual Doppler drift. We will examine these effects along with two practical application examples in communications and radar.

### **System Clock Fundamentals**

Let's begin by understanding how FASS clocks are distributed. Figure 2 shows a block diagram of the system clocks where CLK represents the system clock, whether internal or external.

When you are using the standard INTERNAL system clock, connect the 134.217728 MHz signal, CLK OUT (134 MHz), from the Agile Upconverter (AUC) to the EXT CLK INPUT of the Agile Carrier Synthesizer (ACS).

To use an EXTERNAL user-supplied clock, you must input the clock into the EXT CLOCK INPUT of ACS. For specified operation, the clock must not exceed these conditions:

- Frequency: 120 to 140 MHz
- Power Level: 0 to 10 dBm



Figure 2. System clock distribution

Once an external clock frequency is chosen and connected to FASS, ACS divides the clock into CLK, CLK-4, and CLK/8 signals which drive the ACS, MDS, and Direct Digital Delay circuitry.

Although the specified external clock frequency range is 120 to 140 MHz, optimal signal performance is obtained by using a 134.217728 MHz clock. Figure 3 shows worst-case spur performance for three different CW signals given an external clock ranging from 110 MHz to 160 MHz. The consistent increase in spur level on either side of the 134 MHz clock results from factory spur optimization at the standard  $2^{27}$  internal clock frequency. These spurs could be optimized for your specific clock frequency by following a special calibration procedure. Consult your Agilent representative for assistance if you require more information.



Figure 3. Spectral purity at 134 MHz using various external clocks



Figure 4. Simplified FASS block diagram

Note also that Agilent FASS may successfully operate beyond the 120 to 140 MHz external clock range, however such operation is not tested at the factory and, therefore, is not guaranteed or recommended. The system used for this particular example worked reliably from 100 MHz to nearly 160 MHz. Other units have been observed to operate over a lesser range, depending on the particular batch of digital boards inside the system. Operation at unspecified clock frequencies will not damage FASS, however you may not get the signal you expect. Please consult with Agilent if you have any questions regarding this matter.

As alluded to above, the external clock drives most, but not all, of FASS. Thus, it is important to note the following rule:

### ACS AND AUC DO NOT NECESSARILY RUN OFF THE SAME CLOCK.

In external clock mode, ACS uses external clock signals to perform calculations and latch data while AUC uses its internal standard reference clocks and oscillators. This results from a design restriction of the AUC which is a direct synthesizer/upconverter. For optimal performance, AUC uses filters with bandwidths of 2% or less. These narrow bandwidths are necessary to minimize spurs. However, wider bandwidths are necessary to accommodate the mixed signals which would result from the LO dependency on an external clock. For instance, if the 268 MHz LO in AUC (a LO used for upconversion referenced in Figure 4) were varied by 10% then mixed with the instantaneous signal from ACS, the resultant signal would not be in the bandpass of the SAW filter! (See section 6 of Product Note 8791-3 "Theory of Operation for the 8791 Model 10 Frequency Agile Signal Simulator" for more information on AUC system theory.)

### **Programming Considerations**

An important point to consider is that when using a non-standard clock you must account for any frequency offsets when programming the system. Table 1 summarizes the effects of an external clock on FASS modulation types.

FREQ RAM Data. Data loaded into the FREQ RAM must be divided into an ACS frequency and an AUC band. Normally, the ACS frequency is a baseband frequency of 33.554432 MHz (2<sup>25</sup> Hz) plus an offset ranging from 0 to 4 MHz for fine-tuning the carrier frequency with 0.125 Hz resolution. The AUC band tells the AUC which frequency band to engage. Using an external clock requires that you scale the ACS data (by 2<sup>27</sup>/EXTCLK) before downloading to the FREQ RAM. Since AUC does not use the external clock, its values do not have to be scaled. For your convenience, lines 160 through 180 of the BASIC code shown in Figure 5, illustrate how to calculate the proper ACS and AUC values for any clock frequency. Note that line 180 is necessary to account for the architecture of the phase accumulator which has a minimum frequency resolution of 0.125 Hz. Figure 6 shows the results calculated by the BASIC code shown in Figure 5 using the following inputs:

- Desired output frequency = 1 GHz
- External clock frequency = 120 MHz

| 10<br>20  | I BASIC PROGRAM CALCULATES ACS, AUC VALUES FOR SETTING<br>A FREQUENCY IN HP FASS USING A VARIABLE EXTERNAL CLOCK. | Table 1. Effects of an external clock on modulation deviations.    |   |  |
|---|---|--|---|--|
| 30<br>40  | ! IF AN EXTERNAL CLOCK IS NOT USED, SIMPLY SET F_clock = 2^27 Hz<br>!   |  | Correction  |  |
| 50  | ! INPUTS: F_desired = desired output frequency  |  |   |  |
| 60  | <pre>! F_clock = external clock frequency</pre>   | AM   | No effect   |  |
| 70  | ! OUTPUTS: F_actual = actual output frequency   |  |   |  |
| 80  | ACS = value to load into ACS memory field   | PM   | No effect   |  |
| 90<br>100   | ! AUC= value to load into AUC memory field<br>! Frequency Error = F actual - F desired                            |  |   |  |
| 110   |   | FM   | Scale data by 2 <sup>27</sup> /EXTCLK before loading<br>into memory |  |
| 120 F_desired=1.E+9                                     | ! User-selectable value between .01 and 3 GHz   |  |   |  |
| 130 F_clock=1.20E+8                                     | ! User-selectable value typically between   | ACS  | Scale data by 2 <sup>27</sup> /EXTCLK before loading                |  |
| 140   | ! 120 and 140 MHz.  | 700  | into memory   |  |
| 150   | !   |  |   |  |
| 160 Auc=INT(F_desired/2^22)                             |   | AUC  | No effect   |  |
|   | uc-8)*2^22]*2^27/F_clock  |  |   |  |
|   | )]/8 ! accounts for phase accumulator freq resolution   | FLC  | No effect   |  |
| 190   | ! and rounds to nearest fractional value  |  |   |  |
| 200<br>210 E. actual=[Acc*/E. c                         | :<br>lock/2^27)+(Auc-8)*2^22]   | PULS   | No effect   |  |
| 220 PRINT "F_desired =                                  |   |  |   |  |
| 230 PRINT "F_actual = "                                 |   |  |   |  |
| 240 PRINT "F_clock = " ;                                |   |  |   |  |
| 250 PRINT "Frequency Error (Hz) = " ;F_actual-F_desired |   | F_desired = 1.E+9<br>F_actual = 1.0000000005E+9<br>F_lock = 1.2E+8 |   |  |
| 260 PRINT   |   |  |   |  |
| 270 PRINT "Program AUC band = " ;Auc                    |   |  |   |  |
| 280 PRINT "Program ACS frequency = " ;Acs               |   |  | Frequency Error (Hz) = .0514221191406                               |  |
| 290 END   |   |  |   |  |

Figure 5. BASIC code used to calculate ACS and AUC values for external clock operation

Program AUC band = 238 Program ACS frequency = 3.9493656E+7

Figure 6. Frequency calculations based on a desired output frequency of 1 GHz and an external clock frequency of 120 MHz The actual output frequency is calculated in line 210. As expected, this value is slightly higher than the desired frequency—by +0.05 Hz. This is due to the clock shift of the phase accumulator in ACS FM RAM data. Data from the FM and ACS memory fields combine in the MDS before being passed to the phase accumulator in ACS. Thus, the FM data must also be scaled by the internal clock divided by the external clock frequency  $(2^{27}/\text{CLK})$ .

# How to Calculate Frequency Resolution

The following equation demonstrates how to calculate frequency resolution for any clock frequency:

• Freq\_res = CLK\_freq/2<sup>30</sup>

This is the frequency resolution of a 30-bit phase accumulator. When using the internal clock, frequency resolution is given by  $2^{27}/2^{30} = \frac{1}{2^3}$  or 0.125 Hz.

### WGL Considerations

The Agilent 11776K Waveform Generation Language Software (WGL) assumes a clock frequency of 134 MHZ at start-up. This clock frequency affects commands such as FASS-FREQ, FREQ, HZ, INHZ, SECS, and INSECS. Thus, when using a nonstandard clock frequency, you should set the WGL clock to your external clock frequency using the command CLOCK. Although FASSFREQ conveniently calculates the proper values to load into the ACS and AUC memory fields for setting CW frequencies, there is no command which automatically scales FM data. FM data must be scaled by 227/CLK, otherwise modulation bandwidth compression or expansion will occur.

This is also true when using Instrument-on-a-Disk software such as RSID (Radar Simulator). That is, when using an external clock, you must artificially compensate for this when setting FM deviation. Carrier frequency is automatically corrected.

### **Sequencer Limitations**

Sequencer limitations such as

- 1. number of packets
- 2. wave segment length (by points)
- 3. minimum points in segment, and
- 4. minimum points scanned

remain the same regardless of the clock frequency used. However, since each point represents a sampling period which is clock dependent, dwell times for sequencer characteristics 2 through 4 above will differ for different clock frequencies. To calculate dwell time, simply divide the number of points you are using by your clock frequency.

### **Dynamic Data**

All dynamic data characteristics remain the same regardless of the clock frequency used. See Chapter 5 "Specifications and Limitations" of Product Note 8791-1 "Using Dynamic Data with FASS" for more detail regarding the characteristics of synchronous and asynchronous dynamic data operation.

### **Secure Communications Example**

Most secure communication systems derive their clocks from 5 or 10 MHz crystal references. For example, as described in PN 8791-4, the JTIDS and PLRS systems both operate with a 5 MHz data rate yielding a 200 ns chip width. To avoid inadvertent data dropouts and possible timing skew during a simulation, it is advisable to operate FASS from an external clock whose fundamental period is, in this example, an integral submultiple of 200 ns (or integral multiple of 5 MHz). Because FASS is specified to operate over a 120 to 140 MHz range, the 120 MHz clock is chosen, giving a fundamental period of 1/120 MHz, or 8.33 ns. Because 8.33 ns divides wholly into 200 ns, synchronism with the device under test is then possible. Table 2 provides a useful reference for determining clock frequencies to obtain a given timing resolution. Figure 7 shows the output of the FASS generating a secure communication signal used to test a PLRS (Position Location Reporting System) radio. The signal is MSK (Minimum-Shift Keying) with a 5 MHz data rate and a 2.5 MHz p-p frequency toggle.

Note in this example that because the external 120 MHz clock controls the direct digital synthesizer, and not the agile upconverter (AUC), the final output frequency of FASS will no longer have 0.125 Hz resolution. For most applications, this is of little consequence as you will be able to program any frequency with a worst-case error of  $\pm 1/_{16}$  Hz, typically.

| CLK FREQ<br>MHz | Period<br>ns | MIN Trigger<br>INT ns | <b>Common</b><br>µ <b>S RES</b> | Other Convenient Value |
|-----------------|--------------|-----------------------|---------------------------------|------------------------|
| 110             | 9.0909       | 72.727                | 4                               |                        |
| 111             | 9.009        | 72.072                | 8                               |                        |
| 112             | 8.9286       | 71.429                | 1                               | 0.500 µs               |
| 113             | 8.8496       | 70.796                | 8                               | ·                      |
| 114             | 8.7719       | 70.175                | 4                               |                        |
| 115             | 8.6957       | 69.565                | 8                               |                        |
| 116             | 8.6207       | 68.966                | 2                               |                        |
| 117             | 8.547        | 68.376                | 8                               |                        |
| 118             | 8.4746       | 67.797                | 4                               |                        |
| 119             | 8.4034       | 67.227                | 8                               |                        |
| 120             | 8.3333       | 66.667                | 1                               | 0.200 µs               |
| 121             | 8.2645       | 64.516                | 2                               |                        |
| 122             | 8.1967       | 65.574                | 4                               |                        |
| 123             | 8.1301       | 65.041                | 8                               |                        |
| 124             | 8.0645       | 64.516                | 2                               |                        |
| 125             | 8            | 64                    | 8                               |                        |
| 126             | 7.9365       | 63.492                | 4                               |                        |
| 127             | 7.874        | 62.992                | 8                               |                        |
| 128             | 7.8125       | 62.5                  | 1                               | 0.250 µs, 0.500 µs     |
| 129             | 7.7519       | 62.016                | 8                               |                        |
| 130             | 7.6923       | 61.538                | 4                               |                        |
| 131             | 7.6336       | 61.069                | 8                               |                        |
| 132             | 7.5758       | 60.606                | 2                               |                        |
| 133             | 7.5188       | 60.15                 | 8                               |                        |
| 134             | 7.4627       | 59.701                | 4                               |                        |
| 135             | 7.4074       | 59.259                | 8                               |                        |
| 136             | 7.3529       | 58.824                | 1                               |                        |
| 137             | 7.2993       | 58.394                | 8                               |                        |
| 138             | 7.2464       | 57.971                | 4                               |                        |
| 139             | 7.1942       | 57.554                | 8                               |                        |
| 140             | 7.1429       | 57.143                | 2                               |                        |
| 141             | 7.0922       | 56.738                | 8                               |                        |
| 142             | 7.0423       | 56.338                | 4                               |                        |
| 143             | 6.993        | 55.944                | 8                               |                        |
| 144             | 6.9444       | 55.556                | 1                               | 0.500 µs               |
| 145             | 6.8966       | 55.172                | 8                               |                        |
| 146             | 6.8493       | 54.795                | 4                               |                        |
| 147             | 6.8027       | 54.422                | 8                               |                        |
| 148             | 6.7568       | 54.054                | 2                               |                        |
| 149             | 6.7114       | 53.691                | 8                               |                        |
| 150             | 6.6667       | 53.333                | 4                               |                        |





Figure 7. PLRS (Position Location Reporting System) test signal

This small frequency offset can be observed with the test setup of Figure 8. Here an external RF source (the Agilent 8780A Vector Signal Generator) provides a 120 MHz clock to FASS. The 10 MHz timebase output of the external clock is also used to phase lock the agile upconverter to minimize additional phase drift between the two sources. The agile upconverter can also accept a 5 MHz phase lock signal if a 10 MHz signal is not available. In many applications where a few Hertz residual frequency error is unimportant, then no phase locking is required. The coherent reference output of the 8780A provides the COHO reference for the Agilent 8981A Vector Modulation Analyzer, which is basically a two-channel digital scope with an integral I/Q demodulator (synchronous detector). The RF output of FASS is programmed for 120 MHz, or as close to 120 MHz as is possible given that an external clock is employed. Running the BASIC program of Figure 5 (with the appropriate inputs) predicts the exact frequency error. The FASS RF output is then fed into the RF input of the 8981A demodulator. With the modulation analyzer in DEMOD mode and the display in VECTOR mode (Q vs. I), any residual Doppler shift relative to the coherent external clock will show up as a rotating vector on the display. The period of rotation is exactly the reciprocal of the frequency error resulting from external clock operation. Without this test setup, it would be difficult to observe frequency errors so small.



Figure 8. Test setup to observe effect of frequency offset

### **Radar Target Simulation**

Let's examine a slightly more complex example. Suppose we wish to simulate a coherent target return to a radar under test. The simplified radar block diagram in Figure 9 is a UHF radar with a 450 MHz center frequency. It is desired to inject the target return at RF (450 MHz) or IF (75 MHz). This radar also provides a PRF trigger which is synchronized to an internal 5 MHz clock. The PRF trigger intentionally varies between 10 and 15 µs, with a 200 ns jitter resolution. Both a 5 MHz timebase and a 75 MHz coherent reference are available from the radar.

At first glance, one solution might be to double and condition the radar COHO to provide a 150 MHz clock to FASS. From Table 2, the 150 MHz clock rate gives a 6.66 ns period. But to guarantee no time slipping, FASS also requires that an external trigger be synchronized to CLK/8. This would give a 53.3 ns trigger period which, unfortunately, is not an integral submultiple of the required 200 ns jitter resolution. Rather than quitting here, a more general solution to this and similar problems is to phase lock an external COHO to the radar. This way we have complete flexibility in choosing an appropriate clock to drive FASS. One solution uses the 5 MHz radar timebase to lock up an 8662 RF signal generator. The 8662 can accept a 5 or 10 MHz external timebase. (If an alternative source were available that could only accept a 10 MHz external timebase, then the 5 MHz signal could be doubled and conditioned).

Because of the 200 ns timing resolution imposed by the radar, a 120 MHz clock makes a good choice for both triggering and synchronization.

Choosing the 120 MHz clock means that FASS will have a residual frequency error of roughly -0.047 Hz for a 450 MHz nominal center frequency and +0.0059 Hz for a 75 MHz center IF. Such a slow Doppler offset is negligible for most systems.

Furthermore, because the error is precisely predictable, its effect can often be subtracted during signal processing. For a moving target simulation, this type of frequency error is much less than the Doppler bin resolution of the DSP. As such, any slight Doppler offset will be undetectable. Despite this offset, the target return will still be coherent with respect to the radar, such that coherent processing gain will be preserved. Even for MTI canceller systems, Doppler errors of this order are typically well below the high-pass filter threshold that separates moving targets from stationary targets.



Figure 9. Simplified block diagram of a radar under test

Use of Agilent FASS in external clock mode is relatively straightforward. But because every situation is different, it is impossible to anticipate all potential problems when trying to synchronize a simulator to a device under test. However, if you run into unusual circumstances that are not readily addressed by this product note, please contact your Agilent representative for assistance. In some situations, we may be able to supply special clocks, calibration methods, or other hardware to solve your particular challenge.

# External Clock Operation Specifications

The main clock reference signal enters the ACS from an external source. The signal should have the following characteristics:

- Frequency: 120 to 140 MHz
- Amplitude: 0 to +10 dBm into 50 ohms

## Waveshape

Square wave to sinewave (approximately 50% duty cycle).

## **Summary of Clock Signals**

|     |   | Input/Output              | Power   | Effect of External Clock<br>(EXTCLOCK) |
|-----|---|---------------------------|---|--|
| AUC | Frequency standard<br>Input 5 or 10 MHz               | Input                     | +10 to 13 dBm for<br>5 MHz; 0 to 13 dBm<br>for 10 MHz | 5 or 10 MHz                            |
|     | Output 10 MHz   | Output                    | 7 to 10 dBm   | 10 MHz                                 |
|     | CLK Out 134 MHz                                       | Output                    | 2.5 dBm   | 134 MHz (2 <sup>27</sup> Hz)           |
|     | TTL CLK In 16.8 MHz<br>(CLK/8)                        | Input                     | TTL   | EXTCLOCK/8                             |
|     | 38 MHz Output*  | Output                    | –9 dBm  | 37.748736 MHz                          |
|     | REF Out 537 MHz**                                     | Output                    | 10 dBm (typical)                                      | 537 MHz (2 <sup>29</sup> Hz)           |
|     | TTL CLK Out 16.8 MHz<br>(CLK/8)                       | Output                    | TTL   | EXTCLOCK/8                             |
| MDS | TTL Output  |                           |   |  |
|     | CLK/4<br>CLK/8  | Output<br>Output          | TTL<br>TTL  | EXTCLOCK/4<br>EXTCLOCK/8               |
| ACS | TTL Output CLK/8                                      | Output                    | TTL   | EXTCLOCK/8                             |
|     | 10 MHz Reference<br>Output 1                          |                           |   | (not used)                             |
|     | Output 2<br>Input                                     |                           |   | (not used)<br>(not used)               |
|     | System Sync   |                           |   |  |
|     | Sync Input<br>Sync Output<br>Sync Output for<br>Slave | Input<br>Output<br>Output | ECL<br>ECL or –2 V<br>ECL or –2 V                     | EXTCLOCK<br>EXTCLOCK<br>EXTCLOCK       |
|     | EXT CLOCK Input                                       | Input                     | ECL   | EXTCLOCK                               |

\* Used for performance tests

\*\* Used to drive AMUC

# Agilent Technologies' Test and Measurement Support, Services, and Assistance

Agilent Technologies aims to maximize the value you receive, while minimizing your risk and problems. We strive to ensure that you get the test and measurement capabilities you paid for and obtain the support you need. Our extensive support resources and services can help you choose the right Agilent products for your applications and apply them successfully. Every instrument and system we sell has a global warranty. Support is available for at least five years beyond the production life of the product. Two concepts underlie Agilent's overall support policy: "Our Promise" and "Your Advantage."

### **Our Promise**

"Our Promise" means your Agilent test and measurement equipment will meet its advertised performance and functionality. When you are choosing new equipment, we will help you with product information, including realistic performance specifications and practical recommendations from experienced test engineers. When you use Agilent equipment, we can verify that it works properly, help with product operation, and provide basic measurement assistance for the use of specified capabilities, at no extra cost upon request. Many self-help tools are available.

### Your Advantage

"Your Advantage" means that Agilent offers a wide range of additional expert test and measurement services, which you can purchase according to your unique technical and business needs. Solve problems efficiently and gain a competitive edge by contracting with us for calibration, extracost upgrades, out-of-warranty repairs, and on-site education and training, as well as design, system integration, project management, and other professional services. Experienced Agilent engineers and technicians worldwide can help you maximize your productivity, optimize the return on investment of your Agilent instruments and systems, and obtain dependable measurement accuracy for the life of those products. By internet, phone, or fax, get assistance with all your test and measurement needs.

### **Online Assistance**

www.agilent.com/find/assist

### Phone or Fax

United States: (tel) 1 800 452 4844 Canada:

(tel) 1 877 894 4414

(fax) (905) 206 4120

## Europe:

(tel) (31 20) 547 2323 (fax) (31 20) 547 2390

#### Japan:

(tel) (81) 426 56 7832 (fax) (81) 426 56 7840

Latin America: (tel) (305) 269 7500 (fax) (305) 269 7599

Australia: (tel) 1 800 629 485 (fax) (61 3) 9210 5947

New Zealand: (tel) 0 800 738 378 (fax) (64 4) 495 8950

Asia Pacific: (tel) (852) 3197 7777 (fax) (852) 2506 9284

Product specifications and descriptions in this document subject to change without notice.

Copyright © 1990, 2000 Agilent Technologies Printed in U.S.A. 10/00 5952-1901

