For the benefit and convenience of its customers, Fluke Corporation (Fluke) has reproduced this copy of a manual which is no longer in production. This manual has not been edited or updated since the revision date shown on the *lower left hand corner of the first page*. Fluke will not be liable for any claims, losses or damages of any kind incurred by any user arising from use of this manual.

2280 SERIES DATA LOGGER

(incorporates service information on the 2286A, 2280B, 2285B, and the 2280A)

PN 753111 FEBURARY 1985 Rev. 2, 1/90 ©1990 John Fluke Mfg. Co., Inc. All rights reserved. Litho in U.S.A.



WARRANTY

Notwithstanding any provision of any agreement the following warranty is exclusive:

The JOHN FLUKE MFG. CO., INC., warrants each instrument it manufactures to be free from defects in material and workmanship under normal use and service for the period of 1-year from date of purchase. This warranty extends only to the original purchaser. This warranty shall not apply to fuses, disposable batteries (rechargeable type batteries are warranted for 90-days), or any product or parts which have been subject to misuse, neglect, accident, or abnormal conditions of operations.

In the event of failure of a product covered by this warranty, John Fluke Mfg. Co., Inc., will repair and calibrate an instrument returned to an authorized Service Facility within 1 year of the original purchase; provided the warrantor's examination discloses to its satisfaction that the product was defective. The warrantor may, at its option, replace the product in lieu of repair. With regard to any instrument returned within 1 year of the original purchase, said repairs or replacement will be made without charge. If the failure has been caused by misuse, neglect, accident, or abnormal conditions of operations, repairs will be billed at a nominal cost. In such case, an estimate will be submitted before work is started, if requested.

THE FOREGOING WARRANTY IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS, OR ADEQUACY FOR ANY PARTICULAR PURPOSE OR USE. JOHN FLUKE MFG. CO., INC., SHALL NOT BE LIABLE FOR ANY SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, WHETHER IN CONTRACT, TORT, OR OTHERWISE.

If any failure occurs, the following steps should be taken:

1. Notify the JOHN FLUKE MFG. CO., INC., or nearest Service facility, giving full details of the difficulty, and include the model number, type number, and serial number. On receipt of this information, service data, or shipping instructions will be forwarded to you.

2. On receipt of the shipping instructions, forward the instrument, transportation prepaid. Repairs will be made at the Service Facility and the instrument returned, transportation prepaid.

SHIPPING TO MANUFACTURER FOR REPAIR OR ADJUSTMENT

All shipments of JOHN FLUKE MFG. CO., INC., instruments should be made via United Parcel Service or "Best Way"* prepaid. The instrument should be shipped in the original packing carton; or if it is not available, use any suitable container that is rigid and of adequate size. If a substitute container is used, the instrument should be wrapped in paper and surrounded with at least four inches of excelsior or similar shock-absorbing material.

CLAIM FOR DAMAGE IN SHIPMENT TO ORIGINAL PURCHASER

The instrument should be thoroughly inspected immediately upon original delivery to purchaser. All material in the container should be checked against the enclosed packing list. The manufacturer will not be responsible for shortages against the packing sheet unless notified immediately. If the instrument is damaged in any way, a claim should be filed with the carrier immediately. (To obtain a quotation to repair shipment damage, contact the nearest Fluke Technical Center.) Final claim and negotiations with the carrier must be completed by the customer.

The JOHN FLUKE MFG. CO., INC, will be happy to answer all applications or use questions, which will enhance your use of this instrument. Please address your requests or correspondence to: JOHN FLUKE MFG. CO., INC., P.O. BOX C9090, EVERETT, WASHINGTON 98206, ATTN: Sales Dept. For European Customers: Fluke (Holland) B.V., P.O. Box 2269, 5600 CG, Eindhoven, The Netherlands.

*For European customers, Air Freight prepaid.

John Fluke Mfg. Co., Inc., P.O. Box C9090, Everett, Washington 98206

TABLE OF CONTENTS

SECTION 1: HOW TO USE THIS MANUAL

é

Introduction 1-	-2
Organization 1-	-3
How to Use the Manual Set 1-	-5
2280B User Guide 1-	-5
2280B System Guide 1-	-5
2280B Service Manual 1-	-5
Notation Conventions 1-	-6

SECTION 2: GENERAL INFORMATION

Description	2-2
Front Panel Controls	2-2
Rear Panel Components and Connectors	2-2
Power Requirements	2-5
Required Test Equipment	
Options, Accessories, and Other Related Equipment	2-7
Shipping Information	2-12
Service Information	2-13

.

SECTION 3: THEORY OF OPERATION

Overall Functional Description3-5Detailed Description3-9Motherboard3-9Transformer3-9Power Supply3-9Controller3-21
Motherboard3-9Transformer3-9Power Supply3-9
Transformer3-9PowerSupply3-9
Power Supply 3-9
Controller
Memory
Display
Printer
Microfloppy Disk Drive 3-61
Details of Interprocessor Communication 3-72
PIO Bus
Serial Link 3-76

SECTION 4: MAINTENANCE

Introduction	4-2
General Maintenance	4-2
Line Voltage Selection	4-2
Fuse Replacement	
General Cleaning	
PCA Cleaning	4-4
Fan Filter Cleaning	
Access Procedures	4-7
Access to Options	4-7
Top and Bottom Cover Removal	4-7
Power Supply Access	4-9
Front Panel Access	
Transformer Assembly Access	4-10
Printer Access	4-10
Disk Drive Access	4-11
Fan Motor and Display Assembly Access	4-12

SECTION 5: TROUBLESHOOTING

Introduction	5-2
Performance Testing	
System Diagnostics	
Entering And Running System Tests	5-3
Summary of System Diagnostics	
Performance Test Procedures	5-10
Display And Keyboard Performance Test	
Functional Capability Performance Test	5-12
Serial Link Performance Test	5-18
Printer Performance Test	5-21
Microfloppy Disk Drive	5-24
Interface Communication Test	5-26
Calibration And Adjustments	5-28
Power Supply Calibration	5-28
Audio Tone Adjustment	
Printer Calibration	5-29

SECTION 6: LIST OF REPLACEABLE PARTS

- SECTION 7: SCHEMATIC DIAGRAMS
- SECTION 8: OPTIONS 160 -- 169
- SECTION 9: OPTIONS 170 -- 179
- SECTION 10: OPTIONS 200 AND ABOVE

SECTION 11: APPENDICES

SECTION 1

HOW TO USE THIS MANUAL

CONTENTS

í

Introduction	-2
Organization 1	-3
How to Use the Manual Set 1	-5
2280 Series and 2286/5 User Guide 1	-5
2280 Series and 2286/5 System Guide 1	-5
2280 Series Service Manual 1	-5
Notation Conventions 1	-6

.

INTRODUCTION

WARNING

THESE SERVICING INSTRUCTIONS ARE FOR USE BY QUALIFIED PERSONNEL ONLY. TO AVOID ELECTRIC SHOCK, DO NOT PERFORM ANY SERVICING OTHER THAN THAT CONTAINED IN THE USER MANUAL UNLESS YOU ARE QUALIFIED TO DO SO.

The 2280 Series Service Manual is a service and maintenance guide to the Data Logger. It complements four other volumes in the 2280 Series Manual Set: the 2280 Series System Guide, the 2286/5 System Guide, and the 2286/5 User Guide.

The Service Manual covers standard mainframe and option assemblies, and presents general maintenance, cleaning, performance testing, calibration, and board-level troubleshooting procedures. Theory of operation, parts lists and schematics are also included.

Information provided in this manual reflects the revision of the instruments manufactured as of the revision date on the title page.

This Service Manual is intended for use by technicians and maintenance personnel who need an in-depth coverage of the inner workings of the 2280 Series Data Logger. Information needed to maintain the Data Logger as well as isolate problems to specific circuit board assemblies is given in this manual. Once the defective assembly has been identified, repair can be accomplished through our Module Exchange Program (MEP) in most cases. MEP cannot be transacted in some countries. It is recommended that you contact your local Fluke authorized Service Facility (listed in Appendix B) to obtain instructions for replacement or repair. Theory of operation sections and schematics are provided in this manual to aid a qualified person in troubleshooting beyond the circuit board level.

ORGANIZATION

Section 1 How to Use This Manual

Describes the organization and use of the Service Manual.

Section 2 General Information

Describes the Data Logger and its available accessories and options. Required test equipment, shipping, and factory service information are included here.

Section 3 Theory of Operation

Covers the theory of operation for the Data Logger mainframe. Option assembly theory is contained in the individual option subsections of Sections 8, 9, and 10.

Section 4 Maintenance

Describes maintenance of the instrument. Cleaning instructions and internal access procedures are included here.

Section 5 Troubleshooting

Consists of diagnostic self-tests and performance tests designed to isolate a malfunction to the circuit board level. Component level troubleshooting may be performed using the Theory of Operation (Section 3) and Schematic Diagrams (Section 7).

Section 6 List of Replaceable Parts

Contains parts lists for the Data Logger mainframe and gives parts ordering information. Option assembly parts lists are in the individual subsections of Sections 8, 9, and 10.

Section 7 Schematic Diagrams

Presents Data Logger mainframe schematics on foldout pages. Schematics for option assemblies are located in the individual option subsections.

Section 8 Options -160 Through -169

Covers Options -160 through -169 in subsections ordered numerically by option number. Includes theory of operation, maintenance procedures, performance validation procedures, calibration instructions, schematics, and a replacement parts list. Section 9 Options -170 Through -179

Covers Options -170 through -179 in subsections ordered numerically by option number. Includes theory of operation, maintenance procedures, performance validation procedures, calibration instructions, schematics, and a replacement parts list.

Section 10 Options -200 and Above

Covers Options -200 and above in subsections ordered numerically by option number. Includes theory of operation, maintenance procedures, performance validation procedures, calibration instructions, schematics, and a replacement parts list.

- Section 11 Appendices
 - A Specifications
 - B Fluke Service Centers
 - C Manual Change Information
 - D Differences Between 2280A, 2280B, 2285B, and 2286A

HOW TO USE THE MANUAL SET

2280 Series and 2286/5 User Guide

These books describe the Data Logger from top to bottom. The 2280 Series User Guide is specifically written for the 2280A and 2280B. The 2286/5 User Guide is written for the 2286A and 2285B. A beginner could use them as a complete course in programming the Data Logger in a data acquisition system; whereas, a more experienced user would probably only need parts of them for orientation and quick reference. An untrained operator will find all the basics here as well.

2280 Series and 2286/5 System Guide

These manuals describe all aspects of 2280A, 2280B, 2285B, and 2286A installation in a data logging system. The System Guide serves as a complete course in defining the user's data logging functions, identifying system requirements, making the necessary hardware connections, and verifying correct operation. An inexperienced user may need all this information to get the Data Logger up and running. A user who is already familiar with data logging may only need to refer to this information occasionally. In either case, each element of the installation process is easily accessible and fully referenced.

2280 Series Service Manual

The Service manual, which is primarily a maintenance guide to the 2280 Series Data Loggers, covers general maintenance, cleaning, performance testing, calibration, and board-level troubleshooting procedures. The Service Manual also includes theory of operation, parts lists and schematic diagrams for mainframe and option assemblies.

NOTATION CONVENTIONS

o Reference to the Instrument

Generally, the instrument is referred to as the "2280 Series Data Logger." The terms "2280" or "Data Logger" are also frequently used for brevity. These terms are all-encompassing, referring to the 2280A, 2280B, 2285B, and 2286A. Differences between these three models are defined in the Appendices to this manual.

o Printed Circuit Board Assemblies

The notation "PCA" (printed circuit assembly) is used when referring to printed circuit board assemblies.

o Logic Polarity of Signals

Throughout the theory of operation sections of the Service Manual, logic signals whose names are followed by "(L)" are asserted or active low. The same signal also appears as SIGNAL(L) on the schematic. When a signal followed by "(H)" has no parenthetical postscript, it is active or asserted high.

o Address Notations

Memory addresses in hexadecimal and address ranges, where specified, are inclusive. That is, address range 0000 to 2000 includes addresses 0000 and 2000.

o Keystroke Notations

The Data Logger uses literal notation for keyboard entries. Therefore, programming examples found in this manual are presented exactly as they should be entered from the keyboard.

Some other notation conventions used to identify and differentiate keyboard entries are:

- (xxx) Requests a required input of your choice. For example, "NOT (operand)" inverts the logical value of the operand in parentheses and requires you to specify the operand.
- XXX Here, the name of the input should be typed exactly as shown. For example, "TIME" requires that you enter the literal word "TIME" into the keyboard.

SECTION 2

GENERAL INFORMATION

CONTENTS

.

)

Description	2
Front Panel Controls 2-	2
Rear Panel Components and Connectors 2-	2
Power Requirements 2-	5
Required Test Equipment 2-	
Options, Accessories, and Other Related Equipment 2-	
Shipping Information 2-	12
Service Information 2-	13

DESCRIPTION

The data logger functions as a programmable electronic notebook, that takes and records measurements in a wide variety of ways. The data logger is operated and programmed through the front panel keys or through an optional interface from a remote host device. Programming is prompted in English and menu-driven, so that a special programming language is not required. The front panel of the data logger contains operating and programming keys, a 40-character alphanumeric display, and a 40-column thermal printer. A cartridge tape drive unit, Option 2280A-214, is available for the 2280A and 2280B. The 2286A contains, as a standard feature, a 3.5 inch microfloppy disk drive system.

One data logger mainframe can service up to 100 analog channels or 120 digital data channels. System channel capacity can be increased to 1500 by adding Model 2281A Extender Chassis to house additional I/O options.

In addition to the data acquisition ability, the data logger has extensive computational power that allows it to perform complex data reductions. Combinations of addition, subtraction, multiplication, and division functions may be used to convert raw data to relevant values. Option 2280A-211 Math Coprocessor provides square root, exponentiation, trigonometric functions, standard deviation, logarithms, and Boolean and other logical operator functions. The Math Coprocessor also enhances data throughput by assisting with operations that the data logger Controller normally handles alone.

Front Panel Controls

Figure 2-1 shows the operating and programming keys located on the data logger front panel. The programming keys are covered by a snap-on cover with a thumb latch on the right edge. These keys are called programming keys because they are only used for programming functions. The operating keys are located to the right of the programming keys and can be used when the keyboard cover is in place. Depending on the system you have, refer to the 2280 Series, or the 2286/5, System and User Guides for programming and operating instructions.

Rear Panel Components and Connectors

The components and connectors located on the rear panel of the Data Logger are shown in Figure 2-2. Six horizontal slots are available for installing scanners, A/D Converters, and other measurement and control options. To the left of the horizontal option slots are two vertical slots, Port A (closest to the horizontal slots) and Port B (shown in Figure 2-2 with the IEEE-488 Interface Option installed). Ports A and B accept interface options that allow the data logger to communicate with peripheral devices. Port A can be used to output data or to program and operate the data logger from a terminal or computer host device, but Port B can only be used to output data.



Figure 2-1. Data Logger Front Panel (2280 shown)



Figure 2-2. Data Logger Rear Panel

Fuses, power inputs, and two connectors are mounted in the main panel on the extreme left side of the data logger as viewed from the rear. The uppermost connector, J23, is the Extender Chassis Connector. Just below J23 is the Hardware Trigger and Master Alarm Output Connector, J25. Two screw-terminal connections and a ground terminal are provided in the center of the rear panel for dc power input and earth ground connection. Two input fuses are located just below the dc input terminals, and the ac line input connector is located at the bottom of the rear panel.

Power Requirements

The data logger operates on any of four ac line voltage ranges: 100V ac, 120V ac, 200V ac, or 240V ac. Line voltage variance of 10% is acceptable on all input voltage ranges except the 240V range. In the 240V ac range, maximum input voltage is limited to 250V ac. Line frequency for all ac voltage inputs may be either 50 Hz or 60 Hz. The data logger also operates on 12V dc power input. The data logger automatically switches to dc voltage operation if the ac line input is interrupted while a dc source is connected to the rear panel terminals. Both the ac and dc power inputs are fuse protected. Fuse F1 protects the ac input circuit and fuse F2 protects the dc input circuit. Refer to the rear panel decal or Table 4-1 for correct fuse ratings for each voltage range. See Section 4 for fuse replacement procedure.

Two switches, located on the edge of the transformer assembly closest to the front panel, are used to select any one of the four possible ac input voltage ranges. Refer to the line voltage selection procedure in Section 4 when setting the line voltage switches.

2/Required Test Equipment

REQUIRED TEST EQUIPMENT

Test equipment required for all data logger performance tests and calibration procedures is summarized in Table 2-1. Equipment required for each test is also listed with the procedure in the applicable section or subsection.

INSTRUMENT	REQUIRED SPECIFICATIONS	RECOMMENDED MODEL
DC Calibrator	+31.3 mV +/- 20 uV +2.048V +/- 50 uV -2.048V +/- 2 uV of +2.048 500 mV +/- 20 uV 6.2V +/- 155 uV 6.8V +/- 0.1V 5.0V +/- 100 uV 7.9V +/- 200 uV 63V +/- 800 uV (used only for one optional 1.008V +/- 40 uV	Fluke Model 343 al test)
100:1 Divider	+/- 0.005%	Fluke Accessory Y2022
DC Voltmeter	+10V +/- 0.06V 50.0 mV +/- 0.001 mV 500.0 mV +/- 0.005 mV	Fluke Model 8502A
Resistor	1 kilohm +/- 5%, 1/2 W	Fluke Part # 108597
Resistor	10 kilohm +/- 5%, 1/2 W	Fluke Part # 109165
Resistor	8 ohm +/- 0.25%, 1/2 W	Fluke Part # 641449
Room Temperature Oil or Water Bath		•••••
Mercury Thermometer	0.02 °C resolution Pr	ninco ASTM-56C
Calibration Extender/Fixture	* • • • • • • • • • •	Fluke Part # 648741
Digital Extender Assembly		2400A-4021 Fluke Part # 486910

Table 2-1.	Summary	of	Required	Test	Equipment
------------	---------	----	----------	------	-----------

OPTIONS, ACCESSORIES, AND OTHER RELATED EQUIPMENT

)

All options available for the 2280 Series data loggers at the time of this printing are listed in Table 2-2. All Accessories are listed in Table 2-3. Table 2-4 lists other related equipment for use with the data logger. Refer to Sections 8, 9, and 10 of this manual for further information on data logger options. Refer to Section 11D for information on Instrument/Option incompatibility.

OPTION NUMBER	NAME	FUNCTION
2280A-160	AC Voltage Input Connector	AC to dc conversion, voltage division, screw-terminal connections (for use with Option 2280A-162).
2280A-161	High Performance A/D Converter	Analog-to-digital converter, dual slope integration.
2280A-162	Thermocouple/DC Volts Scanner	Scans 20 channels, 1 microvolt, 3 poles per channel (for use with Options 2280A-160, 2280A-171, 2280A-175, or 2280A-176).
2280B-163	RTD/Resistance Scanner	Scans 20 channels, 4 poles per channel, 1 pole per decade, precision current source excitation (for use with Option 2280B-177). Cannot be used in the 2280A.
2280A-164	Transducer Excitation	Contains one precision 2V or 4V source and five precision 1 mA current sources (for use with Option 2280A-174 and 2280A-162).
2280B-167	Counter/Totalizer	Measures frequency or counts events on six channels. Cannot be used in the 2280A or 2285B.
2280A-168	Digital I/O Assembly	Provides 20 single-bit channels for Alarm or Status input or output or for bcd or binary input (for use with Options 2280A-169 or 2280A-179).
2280A-169	Status Output Connector	Provides 20 screw-terminal connections for external digital devices (for use with Option 2280A-168).

Table 2-2. Data Logger Options

OPTION NUMBER	NAME	FUNCTION
2280B-170	Analog Output	Four-channel current (4 to 20 mA) or voltage (OV to 10V or -5V to +5V) outputs, 12 bit. Cannot be used in 2280A or 2285B.
2280A-171	Current Input Connector	Provides 20 current input connections each with a shunt resistor (for use with Option 2280A-162).
2280A-174	Transducer Excitation Connector	Provides screw-terminal connections for voltage and current sources (for use with Option 2280A-164).
2280A-175	Isothermal Input Connector	Provides screw-terminal connections for 20 thermocouple input channels (for use with Option 2280A-162).
2280A-176	Voltage Input Connector	Provides screw-terminal connections for 20 voltage input scanner channels (for use with Option 2280A-162).
2280B-177	RTD/Resistance Input Connector	Provides screw-terminal connections for 20 channels of 3- or 4-wire RTD or resistance measurement (for use with Option 2280B-163). Cannot be used in 2280A.
2280A-179	Digital/Status Input Connector	Provides screw-terminal connections for binary or status digital input signals (for use with Option 2280A-168).
2280A-211	Math Coprocessor (formerly Advanced Math Processor)	Provides complex mathematical computation capability for the data logger.
2280A-214	DC-100 Cartridge Tape Drive	Cartridge tape program and data storage and retrieval option. (For use with the 2280A or 2280B Data Logger.)
2280A-341	RS-232-C Interface	Provides full duplex serial data communication with selectable baud rate and parity.

Table 2-2. Data Logger Options, cont.

2280A-342IEEE-488 InterfaceProvides parallel communication with external devices compatible with the IEEE-488 standard.2280A-UGK2280A Upgrade KitFluke Service Center provides and installs kit to upgrade a 2280A to a 2280B (see Appendix D in the Servic Manual for differences between 2280A and 2280B).2280X/2286A-UGK2280A or 2280B Upgrade KitFluke Service Center provides and installs kit to upgrade a 2280A or 2280B to a 2286A (see appendix D in the service manual for differences between 2280A, 2280B, and 2286A).2285B/2286A-UGK2285B Upgrade KitFluke Service Center provides and installs kit to upgrade a 2285B to a 2286A (see appendix D in the service manual for differences between 2286A).	OPTION NUMBER	NAME	FUNCTION
 installs kit to upgrade a 2280A to a 2280B (see Appendix D in the Servic Manual for differences between 2280A and 2280B). 2280X/2286A-UGK 2280A or 2280B Upgrade Kit Fluke Service Center provides and installs kit to upgrade a 2280A or 2280B to a 2286A (see appendix D in the service manual for differences between 2280A, 2280B, and 2286A). 2285B/2286A-UGK 2285B Upgrade Kit Fluke Service Center provides and installs kit to upgrade a 2285B to a 2286A (see appendix D in the service manual for differences between 2285B, 	2280A-342	IEEE-488 Interface	external devices compatible with the
Upgrade Kit installs kit to upgrade a 2280A or 2280B to a 2286A (see appendix D in the service manual for differences between 2280A, 2280B, and 2286A). 2285B/2286A-UGK 2285B Upgrade Kit Fluke Service Center provides and installs kit to upgrade a 2285B to a 2286A (see appendix D in the service manual for differences between 2285B,	2280A-UGK	2280A Upgrade Kit	installs kit to upgrade a 2280A to a 2280B (see Appendix D in the Service Manual for differences between 2280A
installs kit to upgrade a 2285B to a 2286A (see appendix D in the service manual for differences between 2285B,	2280X/2286A-UG		installs kit to upgrade a 2280A or 2280B to a 2286A (see appendix D in the service manual for differences
	2285B/2286A-UG	K 2285B Upgrade Kit	installs kit to upgrade a 2285B to a 2286A (see appendix D in the service manual for differences between 2285B,

Table 2-2. Data Logger Options, cont.

)

,

٠

ACCESSORY	DESCRIPTION
Y8091 DSDD 3.5 inch Microfloppy Disks	Package of 10 disks for use with 2286A only.
Y8092 DSHD 3.5 inch Microfloppy Disks	Package of 10 disks for use with 2286A only.
Y2042 DC-100A Cartridges	Package of five tape cartridges for use with Option 2280A-214 DC-100 Cartridge Tape Drive.
Y2044 Rack Slide Kit	Slide kit for mounting the Data Logger or the 2281A Extender Chassis in a 19-inch-wide, 24-inch-deep equipment rack.
Y2045 Rack Mount Kit	Mounting flanges for installing the data logger or the 2281A Extender Chassis in a 19-inch-wide, 24-inch-deep equipment rack.
Y2046 Thermal Printer Paper (10-pack)	Paper for the data logger Printer. Each roll contains 4000 lines.
Y1060 Serial Link Multi-Connector	Interconnection unit for connecting the multiple 2281A Extender Chassis to the data logger.
Y2050 Data Logger Programming Forms	Tablets of preprinted forms to aid in developing data logger programs.
Fluke Part # 486910 Digital Extender PCA	Allows the vertical digital boards to be extended out from the mainframe for troubleshooting.
Fluke Part # 648741 Calibration Extender/Fixture	Allows the horizontal circuit boards to be extended out from the mainframe for calibration or troubleshooting.

Table	2-3.	Accessories	for	the	Data	Logger
10010					2000	

)

ITEM	DESCRIPTION			
Fluke Model 2281A Extender Chassis	Allows adding extra data logger channels by housing additional option assemblies.			
Fluke Option 2281A-402 Extender Chassis Cable	Cable to connect a 2280 Series Data Logger to a 2281A Extender Chassis or to link two 2281A Extender Chassis. Ordered in lengths from 1 to 1000 meters.			
Fluke Option 2281A-403 Connectors for Extender Chassis Cable	Connectors for each end of a 2281A-402 Cable. Installed onto the cable at the factory.			
Fluke Option 2281A-431 Power Supply for the 2281A Extender Chassis	Optional power supply for the 2281A Extender Chassis. Used for remote operation in some cases.			
Fluke Accessories Y8021, Y8022, and Y8023 IEEE-488-Compatible Cables	Used to connect the data logger (with Option 2280A-342 installed) to IEEE-488-compatible devices.			
Fluke Accessories Y1707, Y1708, and Y1709 RS-232-C Cables	Used to connect the data logger (with Option 2280A-341 installed) to a device with an RS-232-C port.			

Table 2-4. Other Related Equipment For Use With the Data Logger

)

SHIPPING INFORMATION

The data logger mainframe is packaged with foam end caps in a cardboard shipping container. This container also contains a smaller box holding the manual set, the line cord, a tablet of programming forms, extra rolls of paper, the keyboard and printer doors, the connector and housing for the trigger input, and the master alarm output connector.

Upon receipt of the instrument, inspect the shipping container for any possible shipping damage. Special instructions for inspection and claims are included on the shipping container.

If it is necessary to reship the instrument, use the original container. If the original container is not available, a new one can be obtained from the John Fluke Manufacturing Co., Inc. upon request.

SERVICE INFORMATION

The data logger is warranted for a period of one year upon delivery to the original purchaser. The warranty is located on the back of the title page in the front of this manual.

Factory authorized calibration and service for each Fluke product is available at various locations worldwide. A complete list of these service centers is provided in Appendix B, located in Section 11 of this manual. If requested, an estimate will be provided to the customer before any work is begun on an instrument whose warranty period has expired. Maintenance plans are available to maintain the data logger at your site, to supplement the normal warranty period, or to do both. For specific information, contact your nearest Fluke Technical Service Center or Sales Representative.

SECTION 3

THEORY OF OPERATION

CONTENTS

)

ĺ

Introduction	3-4
Overall Functional Description	3-5
Detailed Description	3-9
Motherboard	3-9
Transformer	3-9
Power Supply	
+5 Volt and -12 Volt Supply	
+24 Volt Supply	
+5B Backup Circuit	
Reset Circuitry	
Communication Circuitry	
Controller	
Functional Description	
Block Diagram Analysis	
Detailed Circuit Analysis	
Microprocessor	
Oscillator	
Control Logic	
Memory Accesses	
I/O Accesses	
Address Decoding	
Memory	
PIO Bus Communication	
PIO Bus Communication and Control	
PIO Bus Addressing and Mode Control	
Device Quiet Transactions	
Device Write Transactions	3-33
Device Read Transactions	
Device Poll Transactions	
Serial Link Communication	
Interrupt Generation and Acknowledgement	
Interrupt Mask Register	3-37

Interrupt Source Register	3-37
Interrupt Priority Encoder	
Interrupt Vector Generator	
Controller Statue Input and Output	
	3-39
	3-39
	3-40
5	3-41
8	3-41
	3-42
	3-42
	3-42
Circuit Analysis	3-43
	3-43
	3-44
	3-44
	3-44
	3-45
	3-46
	3-40
1 5	3-47
•	3-47
\mathbf{c}	3-47
J	3-49
PIO Interface	3-49
Microprocessor	3-49
Keyboard Control	3-50
	3-50
•	3-50
	3-50
	3-51
Character Select Circuitry	
Display Refresh Cycle	
Vacuum Fluorescent Display Tube	
Printer	
Functional Description	
Block Diagram Analysis	3-52
Detailed Circuit Analysis	3-55
Microprocessor and ROM	
PIO Interface	3-57
Power Supply Arbitration Logic	3-57
Printer Mechanism	
Printer Control Logic	
Printer Motor Control	
Microfloppy Disk Drive	
4	
Block Diagram Analysis	
Circuit Analysis	
Clock	3-63

)

Microprocessor and ROM	3-64
RAM and Memory Banks	3-64
Address Decoding	3-65
PIO Bus Interface	3-67
Status Signals	3-68
Microfloppy Disk Controller	
Disk Drive	
Self-Test Status LED	
Details of Interprocessor Communication	3-72
PIO Bus	3-72
Power Supplies	
Logic Signals	
Serial Link	
Hardware	
General Protocol	3-76

)

INTRODUCTION

This section of the Service Manual contains the theory of operation for 2280 Series Data Logger standard mainframe assemblies. Theory of operation explanations are supported by block diagrams, simplified schematics, and tables where necessary to clarify concepts. All data logger standard assembly schematics are on fold-out pages in Section 7, which you can refer to while reading the text by folding them open and out away from the manual.

Installation and configuration instructions for the Data Logger are located in the 2280 Series System Guide or 2286/5 System Guide. Operating and programming instructions and reference material are located in the 2280 Series User Guide or 2286/5 User Guide.

Many options are available to provide the Data Logger with many measurement, control, logging, and interface functions. Theory of operation discussions and schematics for Data Logger options are included in individual option subsections of Sections 8, 9, and 10.

NOTE

The Math Coprocessor (Option 2280A-211) was formerly named Advanced Math Processor.

OVERALL FUNCTIONAL DESCRIPTION

Figure 3-1 provides a simplified block diagram illustrating the interrelation of the major parts of the Data Logger. Referring to it while reading the overall functional description will help clarify how the Data Logger assemblies work together.

At the heart of the Data Logger are the controller and memory assemblies. The controller is a Z-80-microprocessor-based CPU that commands all operations and functions of the Data Logger. The controller shares the use of the memory assembly with the optional Math Coprocessor assembly. The controller, memory, and Math Coprocessor assemblies are linked by the shared memory bus, which consists of an address bus and a data bus for the controller, and an address bus and a data bus for the Math Coprocessor option.

The Data Logger controller also communicates with other assemblies using the Serial Link and the PIO Bus. The busses are described in the next two paragraphs, and their communication protocols are described in greater detail under the heading, "Details of Interprocessor Communication," following the block diagram analysis.

The serial link connects the 2280 Series mainframe CPU assembly with all measurement and control options, which include the a/d converter, digital I/O options, and analog I/O options in the Data Logger system. To communicate with all option assemblies, the serial link circuitry (on the power supply assembly) translates TTL-level signals from the controller into RS-422 signals. The RS-422 signals are sent and received through two pairs of conductors. Through one pair, the controller transmits while all options listen. Through the other pair, an option selected by the controller can transmit only to the controller.

The PIO bus is an 8-bit parallel bus that carries messages between the controller assembly and the logging and interface assemblies. The logging and interface assemblies are the Display/Keyboard assembly, the Printer assembly, the microfloppy disk assembly, the DC-100 Cartridge Tape option, the IEEE-488 Interface option, and the RS-232-C Interface option.

Operating voltages from the power supply are delivered to the controller and all other blocks on the serial link over the serial link. A separate power supply bus delivers power to all blocks linked to the device bus.

The following summary breaks the Data Logger down into its major circuit blocks and briefly describes the function of each. The circuit analysis explains in detail how each of the the major blocks operates. The major blocks in the Data Logger are discussed in the following paragraphs in the same order they are presented in the circuit analysis.



Figure 3-1. Mainframe Assemblies Block Diagram

o Motherboard

The motherboard provides interconnection between the various data logger assemblies through the PIO bus and the connectors mounted on the motherboard. Power is also distributed to all assemblies through the motherboard.

o Transformer

Both ac and dc power, after entering the Data Logger through rear panel terminals, passes through the transformer assembly. Ac power is rectified and filtered to provide an unregulated +dc voltage to the power supply assembly. Dc power, which can be used as primary or backup power for the instrument, is switched to the power supply assembly when needed. Additional circuitry on this assembly trickle charges the 12V battery connected to the rear dc input terminals.

o Power Supply

The power supply converts a non-regulated dc input voltage, called +dc on the schematic and in the circuit analysis, into several regulated and protected output voltages. The power supply input voltage (+dc) is obtained from the transformer assembly and ranges from 10 to 22 volts.

Two of the outputs provide current-limited, regulated dc voltages of +5 volts and +24 volts. The power supply also outputs -12 volts and a voltage called +5B that varies between +3 and +5 volts for charging the memory-hold battery. All outputs are supplied to the Data Logger mainframe through the motherboard, while +24 volts is supplied to extender chassis through a serial link connector and cable. The power supply also contains circuitry that generates three TTL-logic reset signals, alarm, and trigger signals. Communication circuitry on the power supply assembly translates TTL-level signals from the controller into RS-422 signals for communication with all devices on the serial link.

o Controller

Together with the memory assembly, the controller assembly forms the heart of the Data Logger. The controller is centered around a Z-80 microprocessor that coordinates communication with, and control of, all parts of the Data Logger. The controller connects to the serial link, the PIO bus, and the shared memory bus for communication with every part of the Data Logger. A non-volatile (battery-powered) real time clock on the controller keeps track of date and time while the instrument is turned off.

o Memory

The memory assembly contains most of the ROM accessed solely by the controller, and all the RAM shared by the Math Coprocessor option and controller. The ROM and RAM portions of the memory are separate, allowing the controller to access the ROM at the same time the Math Coprocessor option accesses shared RAM. Simultaneous access of shared RAM by both the Math Coprocessor option and the controller assembly is prevented by a bus-arbitration circuit which places one of the two simultaneous requesters in an idle state. RAM components are powered by the +5V battery supply at all times to ensure that the RAM contents are retained while the instrument is off.

The memory assembly is linked to the controller by the controller address bus and the controller data bus. The Math Coprocessor option communicates with the memory through the math address bus and the math data bus.

o Display

The Display assembly performs four functions. They are, communicating with the controller, controlling the dots of the vacuum Fluorescent display, controlling the buzzer, and scanning the keyboard for keystroke entries. The Display assembly's microprocessor communicates with the controller over the PIO bus.

o Printer

The printer is a 40-column thermal printer that is controlled by circuitry on two circuit boards: the printer interface board and the printer driver board. The printer interface board, which plugs into the motherboard, contains the circuitry necessary to interface with the controller over the PIO bus and to drive the printer motors. The printer driver board, which connects to both the thermal printer and the printer interface board, contains the circuitry that drives the printheads.

o Disk Drive (2286 only)

The 2286 provides an internal 3.5 inch microfloppy disk drive controlled by a single interface board. The interface board contains all the hardware needed to communicate over the 2286 internal PIO bus and control, read from, and write to the microfloppy drive.

DETAILED DESCRIPTION

Motherboard

The Motherboard provides interconnection between the various Data Logger assemblies. Printed circuit board edge card connectors are mounted on both sides of the motherboard. Each connector on the side of the motherboard facing the front of the instrument accepts only one type of assembly. Each assembly that is installed in the front portion of the instrument has a dedicated position for installation. The horizontally positioned connectors on the rear side of the motherboard accept all serial link and scanner options. Connectors J2[A:F] provide serial link communication signals and 24V dc power. Connectors J1[A:F] allow serial link options (A/D Converters) to interface to other options (Scanners) installed below them.

Transformer

Both ac and dc power, after entering the Data Logger through rear panel terminals, passes through the Transformer Assembly. Ac power is reduced in voltage by transformer T1, rectified through diodes CR1 and CR2, and filtered using capacitors C1, C2, and C3 to provide an unregulated dc voltage to the Power Supply Assembly. Dc power, which can be used as primary or backup power for the instrument, is switched to the Power Supply Assembly when needed. CR3 provides this switching when the ac input power is disconnected. Circuit components Q1, CR6, CR7, R7, and R8 provide a trickle-charge current to the battery when ac input power is connected and the instrument is turned on.

Power Supply

The Power Supply Assembly has five separate circuit blocks as illustrated in Figure 3-2. The main functional blocks are the +5 and -12 volt supply, the +24 volt supply, the +5B backup circuit, the reset circuitry, and the communication circuitry. Each block is described under a separate heading.

+5 VOLT AND -12 VOLT SUPPLY

The +5 volt and -12 volt power supply is a pulse-width modulated (PWM) regulator and converter (refer to the simplified schematic, Figure 3-3). The supply converts the +dc voltage received from the transformer assembly into +5 volts dc and -12 volts dc. The +5 volt portion is a step-down, or buck regulator, while the -12 volt portion is a flyback pre-regulator that requires additional output regulation. The PWM section runs at a frequency of 50 kHz and is synchronized with the +24 volt supply PWM regulator. The +5 volt output remains within 4 percent of 5.1 volts, and is current-limited to 5 amperes.

When the signal START5 is asserted, or released to the high state, the PWM slow-starts until the +5 volt output is within tolerance. De-asserting START5 immediately shuts off the switching supply.



Figure 3-2. Power Supply Block Diagram



)

Figure 3-3. +5 and -12 Volt Power Supply Simplified Schematic

Internally, the +5 and -12 volt supply is regulated as follows. The PWM IC (U8) senses the +5 volt output through a resistive divider made up of R58 and R59, and compares the voltage to a 2.5 volt reference voltage generated by U5. The PWM IC adjusts the duty cycle of the total period set by resistor R55 and capacitor C29 by turning transistor Q3 on and off to keep the average output voltage at a nominal 5.1 volts. Capacitor C29 also limits the maximum duty cycle to 95%, while C33, R54, and C27 tailor the closed-loop system frequency response for maximum bandwidth with stability.

When Q3 is on, current ramps up through inductor L2, to increase the voltage across C12, store energy in both components, and supply power to the load. When Q3 is shut off by the PWM IC, current ramps down through Schottky diode CR10 and inductor L2, as energy is drawn from L2 to supply C12 and the load for the remainder of the 50 kHz period. This also forward biases diode CR10, clamping the cathode at approximately -0.4 volts. Some timing relationships and general voltage levels for both the +5 volt and +24 volt supplies are shown in the timing diagram, Figure 3-4.

The gate drive for MOSFET transistor Q3 is a bootstrap circuit comprised of Q7, CR17, R51, R52, and C31. To turn Q3 off, Q7 is turned on by the PWM, pulling the gate of Q3 near ground, and reducing the gate-to-source voltage below its threshold value. At the same time, charge is stored in C31. To turn Q3 on, Q7 is turned off and the charge stored in C31 is dumped into the gate of Q3. This voltage charges up the gate-to-source capacitance, raising the gate-to-source voltage above it's threshold level, thereby turning Q3 on.

A current-limit circuit limits the power available from the +5 volt supply. The voltage developed from the current flowing in the PCA trace labeled R*A in the schematic is compared to a calibrated voltage set up by a resistive divider, R56 and R61, and the 2.5-volt reference. When the sensed voltage exceeds the calibrated value, comparator U9 pulls enough charge out of C28 to limit the PWM duty cycle, thereby reducing the output voltage and limiting the output current.

Slow start circuitry made up of R53, C28, and CR18 brings the PWM duty cycle up slowly from zero on start-up. Current flowing into capacitor C28 develops a rising voltage to which the PWM duty cycle control voltage is clamped.

The -12 volt supply also receives power from L2. When transistor Q3 is off, the 1S end of L2 is clamped at -0.4 volt, and the 5.4-volt drop that appears across winding 1 is reflected through the turns ratio to winding 2. This forward-biases CR19, transferring energy from L2 into C11 and the -12 volt load. When transistor Q3 is on, CR19 is reversed-biased, and an active voltage regulator, U4, runs off of the charge stored in C11 to deliver the -12 volt output.



Figure 3-4. Power Supply Timing Diagram
+24 VOLT SUPPLY

The +24 volt supply converts +dc into +24 volts, working as a pulse-width modulated step-up regulator. The supply is synchronized with the 50 kHz frequency of the +5 volt PWM. The +24 volt output remains within 4 percent of 23.7 volts, while the +dc input current is limited to 8 to 9 amperes. Figure 3-5 is a simplified schematic of the +24 volt supply.

The +24 volt PWM IC, U7, is synchronized with the +5 volt PWM, U8, by sharing the oscillator (OSC) and ramp (CT) signals. The duty cycle of MOSFET transistor Q2 is controlled by U7 through the gate drive circuitry centered around Q4, Q5, and Q6. Turning Q2 on causes current to ramp up through L1 and store energy in the inductor. During this time, the load current is supplied by C9. When Q2 is shut off, current flows through CR11 to store energy in C9 and supply the load.

A parallel feedback path determines the PWM duty cycle control voltage so that 60 Hz output ripple can be minimized, while maintaining adequate loop stability. The +24 volt output is sensed through a resistive divider made up of R49 and R50, and is compared to a 2.5-volt reference to determine the dc operating point. Loop stability with high dc gain is established by U10, R34, C32, and R35, the dc feedback amplifier circuit. Any 60 Hz ac ripple that appears at the output of the supply is fed back through the bandpass filter formed by U10, R65, R66, C6, C7, and R23. The outputs of both of these feedback amplifiers are summed in the non-inverting summing amplifier formed by R41, R42, R43, R46, and the amplifier internal to U7. Two additional capacitors (C25 and C20) serve to keep the supply stable under rated conditions.

Over-voltage protection is provided by zener diode VR2, resistors R48, R64, and the shut-down circuit internal to U7. Over-current protection is provided by a comparator circuit that limits the current flowing through Q2, L2, and hence into the +24 volt supply. The protection circuit compares the voltage drop across R*B, a PCA trace, to the voltage set up by R62, R57, and U3 that tracks the +24 volt ground. A comparator (U9) pulls enough charge out of C21 to limit the duty cycle, thereby limiting the input current to the +24 volt supply. During power-up and when coming out of current limit, the slow-start circuit formed by R45, C21, and CR16 controls the pulse width to maintain a slow increase in duty cycle. Since the feedback loop is open at this time, the dc feedback amplifier output is clamped by two diodes in the dc amplifier local feedback path, CR27 and CR28.

U8 +5V PWM OSL CT OSC CT C29 1 CR11 L1 m

)



Figure 3-5. +24 Volt Supply Simplified Schematic

+5B BACKUP CIRCUIT

The memory back-up supply circuit is centered around a rechargeable nickel-cadmium battery, BT1 as shown in the simplified schematic, Figure 3-6. When the power supplies are running, the battery is charged from the +24 volt output through R60, while the +5B output is taken from the +5 volt supply through Schottky diode CR22. When the power supplies switch off, the battery smoothly couples power to the +5B output through Schottky diode CR26. The +5B output is protected during an open battery condition by zener diode VR5.



Figure 3-6. +5B Backup Circuit Simplified Schematic

RESET CIRCUITRY

)

The reset circuitry section of the power supply starts and stops the +5 volt, -12 volt, and +24 volt supplies, and controls three TTL-level logic reset lines. Figure 3-7 is a simplified schematic of the reset circuitry.



Figure 3-7. Reset Circuitry Simplified Schematic

One set of comparators watches the +dc voltage from the transformer assembly. If +dc is greater than 10 volts, START5 and START24 are both asserted to allow startup. After startup, START5 and START24 are left asserted as long as +dc remains greater than 8.3 volts. The +dc voltage is also examined to determine the state of the mainframe logic signal PPOK (Primary Power Okay). Signal PPOK is asserted when +dc exceeds +10 volts, and it remains asserted as long as +dc remains above 9 volts.

The other two comparators generate the mainframe TTL-logic reset signals DCOK (dc supplies okay) and BRST (L) (Bus Reset). As long as the +5 volt output remains above 4.8 volts and the +24 volt output remains above 17.8 volts, DCOK remains asserted and BRST (L) remains de-asserted. If either the +5 volt output or the +24 volt output fall out of tolerance, DCOK is de-asserted, and BRST (L) is asserted.

The reset circuitry is centered around U6, U11, and several resistors, capacitors, and diodes. Signal PPOK is generated by a comparator circuit that drives an open-collector transistor in U11. Here, R29 and R30 divide +dc to a level that can be compared to the 2.5-volt reference, C19 filters noise with a minimal time delay, and R27, R28, and CR15 provide necessary hysteresis. Signals START5 and START24 are developed by a second comparator that checks +dc through the R25 and R26 divider. Filtering is provided by C13, and hysteresis is developed by R17, R19, and CR12.

Two comparators with their outputs ANDed together generate logic signals DCOK and BRST(L). If either the +5 volt or +24 volt output falls out of regulation, both logic lines are pulled low through open-collector transistors in U11. Resistors R31 and R32 divide the +5 volt output, and R18 and R33 divide the +24 volt output for comparison with the 2.5 volt reference. Capacitor C15 provides filtering with minimal turn-off delay, while C14 and C15 both provide turn-on delay.

COMMUNICATION CIRCUITRY

Communication circuitry on the power supply circuit board translates TTL-level signals from the controller into RS-422 signals for serial link communication. Other parts of the communication circuitry condition alarm outputs and trigger inputs that are accessible through connectors on the Data Logger rear panel. Figure 3-8 is a simplified schematic of the communication circuitry.

Serial link Transmit Data from the mainframe, TXD, is conditioned by and transmitted from the four drivers of U1, which are resistively coupled in parallel by R3 through R10 to allow a non-fatal driver failure. The two resulting bi-phase output lines, TX+ and TX-, are protected by clamp diodes CR1, CR2, CR3, and CR4, zener VR1, and series resistors R1 and R2.



)

Figure 3-8. Communication Circuitry Simplified Schematic

Serial link receive data is received by U2 after the bi-phase signal lines, RX+, and RX-, are resistively terminated by R11 and R13 and are diode-clamped by CR5, CR6, CR7, and CR8. The receiver IC, U2, then converts the Receive Data into one TTL-level mainframe signal, RXD.

Part of the communication circuitry conditions XTG1, the TTL-level, external, trigger-input signal, into TG1 for the mainframe. Signal XTG1 is first filtered and biased-up by R15, R69, and C5. Operational amplifier U2 then compares XTG1 to the threshold level set by R70 and R71 to determine TG1. Another circuit drives the alarm output relay, K1, from the mainframe logic signal, ALARM.

FUNCTIONAL DESCRIPTION

The Controller Assembly is the heart of the 2280 Series Data Logger. It contains the instrument's main microprocessor and control logic, a portion of the RAM and ROM memory, a battery power clock, and a watchdog timer circuit. The Controller Assembly also contains the circuitry required to implement the PIO Bus which is used to communicate with logging and interface devices, and an asynchronous serial communication IC used to communicate with measurement and control devices over the Serial Link. All functions of the Controller Assembly are accomplished by the nine major blocks shown in Figure 3-9. A brief description of each block follows.

BLOCK DIAGRAM ANALYSIS

o Microprocessor

A 4-MHz Z-80 microprocessor is used in the Data Logger. The program for the processor is contained in ROMs residing on this assembly and the Memory Assembly.

o Oscillator and Control Logic

A 4-MHz clock is provided for the Z-80. Several logic components are used to decode the addresses coming from the microprocessor and steer enabling signals to memory and input and output devices.

o Memory

One 8K-byte ROM and two 2K-byte RAMs on this assembly provide part of the ROM and RAM used by the microprocessor. This part of the RAM is volatile--that is, not powered by the internal battery. Therefore, that part of RAM is only used as temporary storage for variables required by the program the microprocessor is executing.

o PIO Bus Communication

The PIO Bus is an eight bit parallel communication interface through which the Controller Assembly communicates with all logging and interface devices. The logging and interface devices are the internal printer, display and keyboard, microfloppy disk assembly, DC100 2280 cartridge tape option, and the Port A and Port B communication options which can be either IEEE-488 or RS-232. This interface is implemented with a Z-80-PIO integrated circuit. The PIO Bus consists of eight signals used for the bidirectional exchange of data, five to address the logging and interface devices, two that identify the type of transaction to be performed, and five to provide handshaking and synchronization.



Figure 3-9. Controller Block Diagram

o Serial Link Communication

Communication between the controller and the measurement and control devices (High Performance A/D Converter, Digital Input/Output, Current/Voltage Analog Output, and Counter/Totalizer Input Options) is done over the serial link. All serial link communication is between the controller and measurement and control devices; measurement and control devices do not communicate directly with each other. Serial Link transmission is asynchronous at 25 kHz.

o Interrupt Generation and Acknowledgement

Several real time events occur periodically in the Data Logger that must cause the firmware program to temporarily stop what it is doing, take care of the real time event, and then resume what it was doing. The processor is interrupted during PIO Bus and Serial Link operations, and by the real time clock, watchdog timer, and the Math Coprocessor option. Circuitry is provided to synchronize the asynchronous events with the processor and select the interrupt of highest priority for presentation to the processor.

o Controller Status Input and Output

Operation of the Data Logger requires the ability to sense and generate several special signals. These signals allow the processor to sense or measure the serial output of the clock chip, the external trigger input used to trigger scans, the status of primary instrument power (to verify that the processor will be allowed to execute for a guaranteed minimum time), and the position of the front panel key switch. The circuitry in this block generates the external master alarm output relay drive, a signal to reset the devices on the PIO Bus, drive signals for the Test Status LED Indicator on this assembly, and several signals used to synchronize memory operations.

o Time of Day Oscillator and Clock

The time of day clock keeps track of the current year, month, day, hour, minute, and second. It is powered by the battery supply, so the Data Logger can keep track of current time when the instrument is off. The clock chip derives its timebase from a 32.768 kHz crystal oscillator. This oscillator also functions as a frequency divider, supplying the watchdog timer with a 2 Hz clock and providing the microprocessor with an interrupt 32 times a second.

o Watchdog Timer

The watchdog timer provides a mechanism to restart the Data Logger should some catastrophic event occur that stops the processor's operation. This timer interrupts the processor twice each second. If the firmware does not acknowledge this interrupt, the Watchdog Timer circuitry resets the entire Data Logger causing a complete restart of the instrument.

DETAILED CIRCUIT ANALYSIS

Microprocessor

A 4-MHz Z-80 microprocessor, U25, is the main processor of the instrument. It receives it's clock from oscillator Y1.

The eight data lines from the processor are used to communicate with devices on the Controller Assembly and the Memory Assembly. The data bus is resistively terminated to the +5 volt supply using Z8 and buffered bi-directionally by U32, then sent to the motherboard as signals CD0 through CD7 (Controller Data 0 through 7).

The sixteen address signals from the processor are decoded on the Controller Assembly to enable various memory and input/output registers. The processor address signals are also used on the Memory Assembly. This address bus is resistively terminated to the +5 volt supply using Z6 and Z7 and buffered by U23 and U24 before leaving the assembly as signals CAO through CA15 (Controller Address 0 through 15).

Oscillator

The 4-MHz master clock of the assembly is generated by Y1. This clock signal is also used to clock the microprocessor on the Math Coprocessor option. It is buffered by parts of U15 before leaving the assembly as signal CKSRC (Clock Source).

Control Logic

The Z80 microprocessor has two distinct address spaces, Memory Space and I/O Space. The type of memory or input/output operation to be performed by the microprocessor is determined by signals MREQ(L), IORQ(L), M1(L), RFSH(L), RD(L), and WR(L) (Memory Request, Input/Output Request, Machine Cycle One, Refresh, Read, and Write respectively). The operation corresponding to each signal is listed in Table 3-1. Timing diagrams for each type of access are given in this section.

ROM (U26) and RAM (U27, U28) residing on the Controller Assembly and the Memory Assembly are accessed when the microprocessor generates Memory Space Addresses. All other parts of the mainframe are accessed via the microprocessor's I/O Space. Those parts are:

- o PIO Bus (parallel I/O interface (U1))
- o Serial Link UART (Universal Asynchronous Receiver/Transmitter (U4))
- o Interrupt Mask Register (U11)
- o Interrupt Source Register (U8)
- o Controller Output Register (U33)
- o Controller Status Register (U9)
- o Non-Volatile Time of Day Clock (U39 or U41)

The same address and data busses are used for both I/O and memory accesses, but address decoding is different for the two cases. The results of the two separate decoding paths are given in Figure 3-17, the Memory Space Map, and Figure 3-18, the I/O Space Map.

MREQ(L)	 IORQ(L)	M1(L)	 RFSH(L) 	RD(L)	 WR(L) 	 Cycle Type
0	1	0	i 1	0	i <u>1</u>	Instruction Fetch
0	1	1	1	0	1	Memory Read
0	1	1	1	1	0	Memory Write
0	1	1	0	1	1	Memory Refresh
1	0	1	1	0	1	I/O Input
1	0	1	1	1	0	I/O Output
1	0	0	1	1	1	Interrupt Acknowledge

Table 3-1. Memory and I/O Access Signals



Figure 3-10. Instruction Opcode Fetch Without Wait States



Figure 3-11. Instruction Opcode Fetch With Wait States



Figure 3-12. Memory Read or Write Cycles Without Wait States









Figure 3-16. Interrupt Request / Acknowledge Cycle

Memory Accesses

)

An instruction fetch or simple read from ROM causes the Wait State Generator to introduce one wait state (see Figures 3-9 and 3-10). This added wait state compensates for the ROM's longer access time. A ROM access occurs when MREQ(L) and A15 are low. Accesses to RAM on the controller are performed without wait states. Accesses to RAM residing on the Memory Assembly incur 0 or more wait states.

RAM on the Memory Assembly is accessible from two microprocessors: the microprocessor on the Controller Assembly and the one on the math coprocessor. Since the RAM's cannot be accessed simultaneously by two processors, circuitry exists to arbitrate the access to this shared memory.

Wait states in the memory access may also be introduced if an access to shared RAM is delayed by arbitration.

Memory Arbitration involves the Controller, Memory, and Math Coprocessor assemblies. Therefore, the logic circuitry to implement bus arbitration is spread across the three assemblies. This logic has two basic states, one granting memory access to the Math Coprocessor assembly and the other granting access to the Controller. Access requests from the math coprocessor and Controller Assemblies can be either active or inactive; combinations of the two yield four access request states. Thus, the entire arbitrator has eight possible combinations, corresponding to all combinations of four access request states and two access grant states.

Components U36, U17, U20, and U19 implement the controller portion of the memory arbitration logic. The microprocessor on the controller executes wait states until the controller on bus (COB(H)) signal is asserted true by the Math Coprocessor assembly. If the Math Coprocessor assembly is not installed, a resistor in Z4 places COB(H) in the true state and no arbitration or wait state generation due to shared memory conflicts occurs.

I/O Accesses

Large portions of I/O space are unused. Consequently, not all of the address lines are used to accomplish full decoding (a technique known as "sparse mapping"). Since addresses in I/O space are sparsely mapped, more than one address can be used to access the same physical hardware. For simplicity, the I/O Space Map shows only one of these addresses.

For some locations in I/O space, the data bus is ignored during a write cycle. For these locations, the write cycle is used to produce a strobe signal. All the locations that produce a strobe when written are labeled as such in the I/O Space Map (Figure 3-18).

	Read	Write					
	 FFFF	 FFFF					
Memory assy. RAM	9000	9000	Memory assy. RAM				
Controllon a gay DAM	 8FFF	 8FFF					
Controller assy. RAM	8000	8000	Controller assy. RAM				
Momony agay DOM	 7FFF	7FFF					
Memory assy. ROM	2000		Not Used				
Controller assy. ROM	1FFF						
controller assy. NOM	0000	0000					

	Read	Write	
Controller Status Reg. Interrupt Source Reg. National Clock Chip National Clock Chip UART Status Flags UART Receiver Reg. PIO Port B Control PIO Port B Data PIO Port A Control PIO Port A Data	0070 0060 0050 0040 0020 0010 0003 0002 0001 0000	1 00A3	CKINT Reset Strobe TGI Reset Strobe CKST Clock Reg. Interrupt Mask Reg. Seg. D, Status Indicator Seg. G, Status Indicator Seg. A, Status Indicator PRIR (H) ABS (H) MACK (H) ALM (H) BRST (H)

Figure 3-17. Memory Space Map



| |

ADDRESS DECODING

The address decoding logic implements the Memory Space Map (Figure 3-17) and the I/O Space Map (Figure 3-18). Address lines AO to A15 and control signals MREQ(L), IORQ(L), and M1(L) to select a unique location in memory or I/O space. The memory cycle is qualified by mutually exclusive control signals RD(L) and WR(L), which determine a read or write cycle, respectively.

Two outputs of a 3-line-to-8-line decoder (U38) select one of two RAM's (U27 or U28) on the controller assembly occupying the address range 8000 to 8FFF in memory space. A two-level cascade of OR gates (U34) selects the 8k byte ROM (U26) on the controller assembly occupying the address range 0000 to 1FFF in memory space. When a controller ROM or RAM is selected, OMS (on-board memory strobe) goes high for the duration of the memory cycle.

Two 3-line-to-8-line decoders control all I/O space accesses. One (U29) controls all I/O write cycles, and is enabled when A7 is high, WR(L) is low, and IORQ(L) is low. The other (U30) controls all I/O read cycles, and is enabled when A7 is low, M1(L) is high, and IORQ(L) is low.

Memory

Eight K-bytes of ROM are provided by U26. Gating in U34 generates the chip select for the ROM when it detects memory requests in the address range 0000 through 1FFF.

U27 and U28 together provide four K-bytes of RAM at addresses 8000 through 8FFF. U38 detects memory requests in this address range and generates the chip selects for the RAM's.

PIO Bus Communication

The PIO Bus is the interface through which the controller communicates with all logging and interface devices. The logging and interface devices include the printer, display and keyboard, microfloppy disk drive, DC100 2280 Cartridge Tape Option, and the Port A and Port B communication options.

PIO BUS COMMUNICATION AND CONTROL

The PIO Bus consists of address lines, control lines, data lines, and interrupt lines. The address lines are IAO through IA4 (Interface Address); the control lines are IC5 and IC6 (Interface Control), BUSY, RDRDY (Read Ready), RDSTB(L) (Read Strobe), WRRDY (Write Ready), and WRSTB(L) (Write Strobe); the data lines are IDO through ID7 (Interface Data). The interrupt lines are BRMINT(L) (Port B Interrupt), ARMINT(L) (Port A Interrupt), KBINT(L) (Keyboard Interrupt), TPINT(L) (Cartridge Tape or Disk Interrupt) , and PTRINT(L) (Printer Interrupt). Except for the interrupt lines, all PIO Bus signals connect directly to the Z-80-PIO chip U1. Data lines IDO to ID7 connect to PIO Port A of the Z-80-PIO, while IAO to IA4, IC5, IC6, and BUSY connect to Port B of the Z-80-PIO chip. All PIO Bus signals are resistively terminated to +5 volts by Z1, Z2, and Z3.

PIO BUS ADDRESSING AND MODE CONTROL

A two-out-of-five coding scheme is used to form valid PIO Bus addresses. Using this method, all valid addresses have two address lines low and three address lines high. The address assignments are listed in Table 3-2.

	A	ddres	s		
IA4	IA3	IA2	IA1	IAO	Addressed PIO Bus Device
1	1	1	0	0	Keyboard / Display Assembly
1	1	0	1	0	Printer Assembly
1	1	0	0	1	<pre>Microfloppy Disk Drive or DC 100 Cartridge Tape Assembly</pre>
1	0	1	1	0	Port A I/O Assembly
1	0	1	0	1	
1	1	1	1	1	(No PIO Bus Device Addressed)

Table 3-2. PIO Bus Addresses

Along with the address information is a two-bit control code indicating the type of bus transaction in process. In order to avoid ambiguity, this control code is changed only when no devices are addressed (address signals IAO through IA4 are all high). Four modes are possible (see Table 3-3). They are, Device Quiet, Device Write, Device Read, and Device Poll.

3-32

Device Quiet Transactions

A device quiet transaction forces a PIO Bus device to return its interrupt request line to the inactive state. Each PIO Bus device has a dedicated interrupt line (see Table 3-5). No data is transferred over data lines IDO through ID7 during this transaction.

Table 3-3. PIO Bus Control Code	Table	3-3.	PIO	Bus	Control	Codes
---------------------------------	-------	------	-----	-----	---------	-------

IC6 IC	C5 P	IO Bus	Transaction Mode
0 0		Device	
0 1	1	Device	Write
1 C		Device	Read
1 1	1	Device	Poll

Device Write Transactions

A device write transaction transfers a byte from a PIO Bus device to the controller. The transfer is controlled by signals WRRDY (Write Ready) and WRSTB(L) (Write Strobe).

When WRRDY is true, the controller waits for a byte from the addressed PIO Bus device. The PIO Bus device responds by placing a byte on data lines IDO through ID7, then pulsing WRSTB(L) low. Pulsing WRSTB(L) low causes the Z-80-PIO chip to take WRRDY false. The controller then de-addresses the PIO Bus device before reading the byte from the Z-80-PIO chip.

A device write transaction is initiated by a PIO Bus device that wishes to send a byte to the controller. To start, the PIO Bus device asserts a "Device Service Request" over its dedicated interrupt request line. Only one byte is sent to the controller during each cycle, so when a device has multiple bytes to send, it keeps the Device Service Request asserted until it has been addressed to send the last byte.

Device Read Transactions

A device read transaction transfers one or more bytes from the controller to an PIO Bus device. The transfer is controlled by signals RDRDY (Read Ready) and RDSTB(L) (Read Strobe).

When RDRDY is true, the controller has a byte to send to the addressed device. The device responds by setting RDSTB(L) low, reading the byte on data lines IDO to ID7, and then setting RDSTB(L) high (in that sequence). Due to the nature of the Z-80-PIO chip, a valid byte is present on IDO to ID7 only when RDSTB(L) is low.

Immediately after reading the byte, the device determines if it is able to accept any more bytes from the controller. If it cannot, it sets BUSY high; if it can, it sets BUSY low. Pulsing RDSTB(L) low causes the Z-80-PIO chip to take RDRDY false. If the controller has another byte to send to the device and the BUSY line is false, then it writes a new byte to the Z-80-PIO chip, causing RDRDY to become true again. Otherwise, the controller de-addresses the device.

Device Poll Transactions

The controller determines if a device is free to accept bytes by doing a device poll transaction. If the BUSY line is true during a device poll transaction, then the addressed device is "busy" and cannot accept bytes; conversely, if the BUSY line is false, then it is not busy and the controller may do a device read transaction.

Device quiet and device write transactions are allowed regardless of an device's busy condition.

Serial Link Communication

The 2280 Series measurement and control option assemblies communicate with the controller over the serial link. Transmissions from the controller go out serially on the TXD (Transmit Data) signal line via the Power Supply Assembly to all devices; transmissions from each device are received by the controller on the RXD (Receive Data) signal line. These signals leave/enter the assembly via connector P6 as TTL levels. They are converted to (from) RS-422 signals on the Power Supply Assembly.

All measurement and control devices receive all transmissions from the controller, but since these devices share the same communication line back to the controller, only one of these devices can transmit at a time. A measurement and control device is granted permission to transmit by interpreting messages sent to or from the controller.

A standard UART (Universal Asynchronous Receiver/Transmitter), U4, acts as the interface between the serial link and the microprocessor bus.

The UART is configured to operate full-duplex with odd parity, 8 data bits, and 1 stop bit at a 25K-baud rate. Two buffer registers within the UART, the TBR (Transmitter Buffer Register) and the RBR (Receiver Buffer Register), hold the next byte to be transmitted on the TXD line and the last byte received on the RXD line, respectively. Two shift registers, TR (Transmitter Register) and RR (Receiver Register), hold the bytes currently being transmitted and received, if any. The clock inputs TRC (Transmitter Register Clock) and RRC (Receiver Register Clock) for these shift registers determine the transmit and receive baud rates, and are divided by 16 by prescalers in the UART. Both clock inputs are driven by the signal SLCLK (Serial Link Clock), which is the output of the 4-MHz oscillator, Y1, divided by 10 using U16.

If the Transmitter Buffer Register is full and the Transmitter Register is empty, the byte contained in the TBR is automatically transferred to the TR and begins transmission. When this happens, the TBRE (Transmitter Buffer Register Empty) output goes high. After a byte has been received, it is transferred from the Receiver Register to the Receiver Buffer Register, and the DR (Data Received) output goes high. When the microprocessor reads the received byte, inputs DRR(L) (Data Received Reset) and RRD (Receiver Register Disable) are pulsed low. DRR (L) resets the DR output, and RRD drives the received byte onto the microprocessor data bus. If the previously received byte (if any) has not been read by the microprocessor when a new byte is transferred from the Receiver Register to the Receiver Buffer Register, the OE (Overrun Error) output goes high. Also, if an invalid parity bit or stop bit was detected, the PE (Parity Error) output or FE (Framing Error) output goes high, respectively.

Four UART outputs comprise the UART Status Flags Register in I/O Space: OE, FE, PE, and TRE (Transmitter Register Empty). These are available to the processor for reading when four buffers of U3 are enabled by the SFS(L) (Status Flag Select) signal.

Two outputs are used as interrupt signals; TBRE is used as the TXINT (Transmitter Interrupt) signal and DR is used as the RXINT (Receiver Interrupt) signal.

Interrupt Generation and Acknowledgement

The controller requests interrupts in program execution when either the IRQ(L) input or the NMI(L) input to the Z80 microprocessor is low. There are three possible ways that the Z80 can respond to IRQ(L), but only one is used in the 2280 Series. The interrupt method used requires the source of the interrupt to place the lower half of an interrupt vector on the data bus during an interrupt acknowledge cycle (see Table 3-1 and Figure 3-16).

Note

A vector is a 16-bit address pointing to a location in memory containing the address of the beginning of the interrupt service routine.

The upper half of the vector is contained in a dedicated Z80 register. After the interrupt acknowledge cycle, the Z80 pushes the current program counter on the stack. If the Z80 is responding to NMI(L), then it branches to location 0066. Otherwise (responding to IRQ(L)), the Z80 reads the interrupt service routine starting address from the 2-byte location pointed to by the interrupt vector, and then it branches to that address.

The interrupt vector comes from one of two sources, the Z-80-PIO chip or the Interrupt Vector Generator. Only one of the two can actively request an interrupt at any given time. The vector is supplied by the active requester. Conceptually, there are two interrupt subsystems:

- 1. The Z-80-PIO chip
- 2. The Interrupt Mask Register, Interrupt Priority Encoder, and Interrupt Vector Generator.

The second subsystem has higher priority than the Z-80-PIO chip, so if both subsystems have interrupts pending simultaneously, the Z-80-PIO chip is inhibited (by the IEI, or Interrupt Enable Input, signal) from actively requesting an interrupt.

The Interrupt Mask Register (U11) selectively disables (masks) all interrupts except NMI(L) (non-maskable interrupt). For masking purposes, five different interrupts are distinguished:

- o Z-80-PIO Interrupts
- o 32-Hz Clock Interrupt
- o Serial Link UART Transmitter Interrupt
- o Serial Link UART Receiver Interrupt
- o PIO Bus Device Interrupt

The PIO Bus Device Interrupt is active when any of the following devices requests an interrupt: the Math Coprocessor optional assembly, Port B communication device, Port A communication device, display and keyboard assembly, microfloppy disk drive assembly, DC100 2280 Cartridge Tape optional assembly, or the printer assembly. While these are combined to form a single maskable interrupt, it is still possible to distinguish them by reading the Interrupt Source Register.

Except for NMI(L) and Z-80-PIO chip interrupts, interrupts not disabled by the Interrupt Mask Register are passed on through enabling gates U12 and synchronization latch U7 to the Interrupt Priority Encoder (U6). The Interrupt Priority Encoder has two outputs, an interrupt request line and a priority code. If its interrupt request line is active, the Z-80-PIO chip's interrupt request line is forced inactive by the Interrupt Enable Input to the Z-80-PIO chip. The priority code (a binary code representing the pending interrupt with the highest priority) is converted to the lower byte of a vector address by the Interrupt Vector Generator (U5) and placed on the data bus during an interrupt acknowledge cycle.

If the Z-80-PIO chip interrupt is not masked out by the Interrupt Mask Register and no active interrupts are pending at the Interrupt Priority Encoder inputs, then the Interrupt Enable Input to the Z-80-PIO chip goes true. When the Interrupt Enable Input goes true, the Z-80-PIO chip is allowed to generate interrupt requests. Active interrupt requests are reset in several ways. After the Z-80-PIO chip has supplied an interrupt vector during an interrupt acknowledge cycle, the interrupt request is reset. While being serviced, the Z-80-PIO monitors the data bus, resetting its "under service" state when it detects a Z-80 "return from interrupt" instruction. The Z-80-PIO does not request another interrupt until the current interrupt being serviced is acknowledged. PIO Bus Device interrupts are generated by intelligent subsystems, and are reset in accordance with an intra-system communication protocol. Serial link UART interrupts are generated when a byte has been transmitted or received, and are reset when a new byte is loaded into the transmitter or the received byte is read, respectively. Finally, the 32-Hz clock interrupt and the non-maskable interrupt (generated by the watch-dog timer) remain active until forcibly reset by the CKINT Reset Strobe and the NMI(L) Reset Strobe, respectively.

Interrupt Mask Register

The Interrupt Mask Register allows the processor to selectively enable and disable certain interrupts. Table 3-4 shows the mapping of each interrupt to a particular data bus line. An I/O write cycle to the Interrupt Mask Register with a particular data bit set to one enables the corresponding interrupt; set to zero, it disables the interrupt. The Interrupt Mask Register consists of a hex D-type latch (U11), four NAND gates (U12), and an AND gate (U20).

Corresponding Interrupt	
Z-80-PIO Chip Interrupts	
PIO Bus Device Interrupts	
32 Hz Clock Interrupt	
UART Transmitter Interrupt	
UART Receiver Interrupt	
	Z-80-PIO Chip Interrupts PIO Bus Device Interrupts 32 Hz Clock Interrupt UART Transmitter Interrupt

Table 3	-4.	Interrupt	Mask	Register
---------	-----	-----------	------	----------

Interrupt Source Register

The Interrupt Source Register is a hex tri-state buffer (U8) that allows the processor to determine which I/O device caused an I/O device interrupt. An I/O read cycle of the register drives the current status of the dedicated I/O device interrupt lines onto the data bus, according to the mapping in Table 3-5.

Interrupt Priority Encoder

A hex D-type latch (U7) and an 8-line-to-3-line priority encoder (U6)comprise the Interrupt Priority Encoder. Interrupts that have been masked by the Interrupt Mask Register drive the Interrupt Priority Encoder. If any of the four is active and is enabled by the Interrupt Mask Register, the Interrupt Priority Encoder outputs a priority code (see Table 3-6) and drives its GS(L) output low. If GS(L) is low, Z-80-PIO chip interrupts are disabled by the IEI (Interrupt Enable Input) to the Z-80-PIO chip. The priority code is sent to the Interrupt Vector Generator. The UART Receive Interrupt has the highest priority.

rinter	DO
isk Drive or Tape	D1
isplay / Keyboard	D2
ort A	D3
ort B	D4
ath Coprocessor	D5
	isplay / Keyboard ort A ort B

Table 3-5. Interrupt Source Register	Table	3-5.	Interrupt	Source	Register
--------------------------------------	-------	------	-----------	--------	----------

Table 3-6. Interrupt Priority Codes

		In	terru	ıpt	Signa	ls			Р	ric	ority	Со	ode	
	(i)	 - -	(ii)) -	(iii)	 - -	(iv)	 -	A2	 - -	A1	 - -	A0	 -
ĺ	0	i	1	i	1	i	1	ii	0	i	0	i	1	i
	Х	1	0		1	1	1	11	0	1	1		0	1
	Х		Х	1	0	1	1		0	1	1		1	
I	Х	1	Х	I	Х	1	0		1	1	0	I	0	I

- (i) = Printer, Microfloppy disk Drive, 2280 Cartridge Tape, Display/Keyboard, Port A, Port B, or Math Coprocessor Interrupts (ii) = 32 Hz Clock Interrupt (iii) = UART Transmitter Interrupt (iv) = UART Receiver Interrupt 0 = Interrupt active and enabled
- 1 = Interrupt inactive or disabled
- X = Don't care

Interrupt Vector Generator

If the GS(L) output of the Interrupt Priority Encoder is low during an interrupt acknowledge cycle, the Interrupt Vector Generator (U5) places the lower byte of an interrupt vector on the data bus. The Interrupt Vector Generator simply shifts the priority code up one bit position (e.g., multiplies it by two) to ensure that the vector has an even address, and drives data lines DO, D4, D5, D6 and D7 low.

Controller Status Input and Output

CONTROLLER OUTPUT REGISTER

The controller output register is an 8-bit, bit-addressable register (U33) used for several single-bit outputs:

- o Test Status Indicator LED segments A, D, and G
- o PRIR(L) (Priority), which forces the shared RAM arbitrator to grant access to the controller
- o ABS (Arm Bank Select), which arms the Bank Select Register on the memory assembly
- o MACK(L) (Math Acknowledge), which causes a non-maskable interrupt on the Math Coprocessor option and is used as an acknowledgement
- o ALM (Alarm), which controls an external alarm output
- o BRST(L) (Bus Reset), which resets the Math Coprocessor option and all assemblies residing on the PIO bus.

Each bit in the controller output register has a unique address. AO, A1 and A2 select which bit is to be written and the D0 input provides the data.

CONTROLLER STATUS REGISTER

The controller status register is a hex tri-state buffer (U9) read by the microprocessor to determine the status of the signals listed in Table 3-7.

The CKOUT (Clock Out) signal is the serial data output of real time clock chip U41.

When high, TGIL (Trigger Input Latched) indicates that a positive edge occurred on the input TGI (Trigger Input), which is an external input used for triggering scan cycles. Signal TGIL is reset by the TGI Reset Strobe (see Figure 3-18).

When high, PPOK(L) (Primary Power OK) indicates that primary power to the instrument is no longer sufficient to guarantee continued operation.

Input SW (Switch) indicates whether the front panel key switch is in the "RUN" (SW = 1) or in the "PROGRAM" position (SW = 0).

The CCT (Clock Chip Type) signal indicates whether clock chip U39 (CCT = 1) or clock chip U41 (CCT = 0) is installed. The state of CCT is determined by the presence or absence of optional resistor R2.

Status Signal	Data Bus Line	
CKOUT	DO	
TGIL	D1	
PPOK(L)	D2	
SW	D3	
CCT	D4	

Table 3-7. Controller Status Register

TEST STATUS INDICATOR

The Test Status Indicator (DS1) is a 7-segment LED.display used to indicate the status of both hardware and software during testing. Segments A, D, and G are driven by the controller output register. Segment B is driven by the PPOK(L) (Primary Power OK) signal, segment E is driven by the NMI(L) (Non-maskable Interrupt) signal, and segment F is driven by the PORST(L) (Power-on Reset) signal. Segment C is always on. Figure 3-19 shows each segment and what it signifies, and a summary of the function of each segment follows:

Segment A

Segment A is forced by hardware to be lit at power-up. If operating properly, the microprocessor extinguish this segment soon after power is applied. The normal operating condition of this indicator is off.

Segment B

Segment B is illuminated when Primary Power is correct, therefore it is normally lit.

Segment C

Segment C is lit when the +5 volt dc supply is operating.

Segment D

Segment D is lit if the Data Logger fails the RAM test at power up. It should normally be off.

Segment E

Segment E flashes at a 2 Hz rate if the processor has failed to service the watchdog timeout interrupt. It should normally be off.

Segment F

Segment F is lit while the power on reset signal is active.

Segment G

Segment G is lit if the ROM checksum test performed at power up failed. It should normally be off.

А	
	A = power-up
F B	B = primary power ok (PPOK)
G	C = +5 volts
	D = RAM check
E C	E = non-maskable interrupt (NMI)
D	F = power-on reset (PORST)
	G = ROM checksum

Figure 3-19. Controller and Memory Test LED

Time of Day Oscillator and Clock

٨

The real-time clock keeps track of the current year, month, day, hour, minute, and second. One of two possible types of clock chip is installed (either U39 or U41). Both are powered by the non-volatile battery-backed supply to keep the clock running when power is off.

Both clock chips derive their timebase from a 32.768 kHz crystal oscillator (U31, Y2). This oscillator also functions as a frequency divider, supplying the watchdog timer with a 2 Hz clock and providing the Z80 microprocessor with 32 interrupts each second.

Watchdog Timer

During normal operation, the 2280 Series operating software periodically resets the watchdog timer with the NMI(L) Reset Strobe. Every half second the watchdog timer produces a non-maskable interrupt, which causes the software to respond with the NMI(L) Reset Strobe.

The watchdog timer takes further action if abnormal operation is detected. This occurs if the processor fails to vector to the non-maskable interrupt routine, or if the operating software detects a fatal error and foregoes resetting the watchdog timer. In this case, the watchdog timer pulls CPURST(L) low one-half second after NMI(L) becomes active. Signal CPURST(L) remains low for one-half second, then goes high again. This sequence resets most of the circuitry on the controller and sends BRST(L) low (which resets the Math Coprocessor assembly and all the assemblies on the PIO bus). The general effect is a complete restart of the Data Logger. The D-type flip-flops of U18 clocked with the 2 Hz output of U31 perform this function.

Memory

FUNCTIONAL DESCRIPTION

The Memory Assembly contains most of the ROM accessed by the microprocessor on the Controller Assembly, and all the RAM accessible to the Controller Assembly and the Math Coprocessor option. The ROM and RAM portions are separate, so the Controller Assembly can access the ROM at the same time the Math Coprocessor option accesses shared RAM. Simultaneous access of shared RAM by both the Math Coprocessor Option and Controller Assembly is not allowed, and to prevent this, a bus arbitration circuit forces one of the two simultaneous requesters into a waiting state.)

BLOCK DIAGRAM ANALYSIS

o ROM Bank Array

The ROM portion consists of five 24 k-byte banks, or pages, each occupying the controller address range 2000 to 7FFF. Each bank consists of three 8 k-byte ROM chips. Only one bank at a time is accessible to the controller.

A valid controller address in the range 2000 to 7FFF during a read cycle selects a location in the currently active ROM bank. The data contained in that ROM location is returned over the controller data bus.

o Bank Select Register

The active ROM bank is determined by the Bank Select Register, which can be changed by the controller.

o ROM Address Decoder

The ROM Address Decoding receives address inputs from the controller and the Bank Select Register and generates the chip select signals for individual ROM chips.

o Shared RAM Array

Shared RAM consists of up to fourteen 2 k-byte RAM chips (28K-bytes) occupying address range of 9000 to FFFF. The RAM chips are powered from the battery supply so the information stored within them is maintained while power is off.

o Shared RAM Address Decoder

The RAM Address Decoder receives addresses from the controller or Math Coprocessor Assembly and generates the chip select signals for individual RAM chips.

o Shared RAM Bus Switch

An attempt to read from or write to a memory location at any address between 9000 and FFFF constitutes a "shared RAM access request." Requests are generated by the Math Coprocessor option and the Controller Assembly; only one of which is granted access. Simultaneous requests force one requester into a waiting state until the requester that was granted access relinquishes it.

A bus arbitration circuit grants access to shared RAM to either the Controller Assembly or the Math Coprocessor option, and resolves simultaneous access requests. Parts of this circuit reside on the Math Coprocessor option, Controller Assembly, and Memory Assembly. If the Math Coprocessor option is not installed, no bus arbitration is necessary and the remaining pieces on the Controller Assembly and Memory Assembly permanently assign access to the Controller Assembly.

The Controller Assembly has the option of asserting a priority line, which forces the arbitrator to grant access to it. This can have dire effects on any current access by the Math Coprocessor option; consequently, it is used only in order to survive abnormal operating conditions (for example, a non-functional Math Coprocessor option or a partially non-functional arbitrator.)

o Write Lockout Circuit

The write lockout circuitry inhibits writing into RAM when the internal dc supplies are not at their proper levels.

CIRCUIT ANALYSIS

Bank Select Register

The Bank Select Register (U35) controls the activation of one of the five 24K-byte ROM banks accessible to the controller. When the ABS (Arm Bank Select) signal is high, any controller write cycle changes the contents of the Bank Select Register to the data present on the controller data bus lines CDO to CD5. The ABS signal is driven by the controller, and is normally low except when the controller is selecting a different ROM bank to be the active bank.

ROM Bank Array

The ROM array, U2-U11 and U13-U17, is split into five banks; each bank consists of three 8 K-byte ROM chips. Bank selection is determined by the Bank Select register, while individual ROM selection within a bank is determined by controller address lines CA13 to CA15. Each ROM has two control inputs, CS(L) (Chip Select) and OE(L) (Output Enable). The ROM data outputs are enabled when both CS(L) and OE(L) are low. The data outputs are buffered back to the controller assembly through U18. The CS(L) input for each ROM is driven by an output of the ROM Address Decoder, while the OE(L) input is driven low to all ROM's when CRD(L)(controller read), MREQ(L) (memory request), and CA15 are all low.

Provision has been made for the assembly to accept 16 K-byte ROM chips in the same positions as the 8 K-byte chips. To accomplish this, one output from the Bank Select Register (Q3) drives address bit position A13 on the ROM chips. On the 8 K-byte chips this is an unused connection; on the 16 K-byte chips it is an address connection. This effectively allows the assembly to have 10 banks with 24 K-bytes each if this becomes necessary in the future.

ROM Address Decoder

If the controller address lies between 2000 and 7FFF, the ROM Address Decoder (U28 pins 8, 9, 10; U44 8, 9, 10; U21; U22; and U29) selects (with the ROM CE(L) input) a unique ROM based on the contents of the Bank Select Register and controller address lines CA13 to CA15. The ROM selected for each valid combination is given in Table 3-8.

Shared RAM Array

The shared RAM array consists of a maximum of fourteen 2 K-byte RAM chips (U25, U26, U30, U31, U32, U38, U39, U40, U45, U46, U47, U50, U51, and U52) organized in a contiguous fashion between addresses 9000 and FFFF. The RAM is backed up by a battery which is located on the power supply assembly. The battery preserves RAM contents when main instrument power is turned off.

Each RAM chip is controlled by a CS(L) (Chip Select) input, an OE(L) (Output Enable) input, a WE(L) (Write Enable) input, and address lines SO to S10. A unique RAM in the array is selected by the CS(L) input by the Shared RAM Address Decoder, while the OE(L) and WE(L) inputs of all RAM's are driven in parallel.

During a read cycle of shared RAM by either the Math Coprocessor option or the controller, the OE(L) input to all RAM's is low and the CS(L) input to one RAM is low. The contents of the cell within that RAM determined by address lines S0 to S10 is driven onto data lines XD0 to XD7.

During a write cycle, the WE(L) input to all RAM's is low and the CS(L) input to one RAM is low. The data present on data lines XDO to XD7 is written into the location selected by address lines SO to S10.

Table	3-8.	ROM	Usage
-------	------	-----	-------

Bank Select			Controller			ROM	ed
Register Outputs			Address Lines			Selecte	
Q2 pin 2	Q1 pin 5	Q0 pin 7 	CA15	CA14 	CA13 	 	
0 0 0	0 0 0	0 0 0	0 0 0	0 1 0	1 0 1	U2 U7 U13 	Bank O
0	0	1	0	0	1	U3	Bank 1
0	0	1	0	1	0	U8	
0	0	1	0	0	1	U14	
0	1	0	0	0	1	U4	Bank 2
0	1	0	0	1	0	U9	
0	1	0	0	0	1	U15	
0	1	1	0	0	1	U5	Bank 3
0	1	1	0	1	0	U10	
0	1	1	0	0	1	U16	
1	0	0	0	0	1	U6	Bank 4
1	0	0	0	1	0	U11	
1	0	0	0	0	1	U17	

Shared RAM Address Decoder

If the address output by the Shared RAM Bus Switch lies between 9000 and FFFF, the Shared RAM Address Decoder (U44- pins 1, 2, 3; U42; and U49) selects (with the RAM CS(L) input) a unique RAM based on address lines S11 to S15. The RAM selected for each valid address line combination is given in Table 3-9.

When instrument power is turned off, the chip select outputs of the decoder are isolated from the instrument by transistors Q2 to Q15 in order to prevent current leakage from the battery-back-up supply. In addition, the chip select outputs are pulled up through 560 ohm resistors to the battery supply, which minimizes RAM chip power consumption.

Shared Address Lines				Selected RAM	Active Chip Select	
S15	S14 	S13	S12	S11 		
· 1	0	0	1	0	·U25	CS2(L)
1	0	0	1	1	U26	CS3(L)
1	0	1	0	0	U30	CS4(L)
1	0	1	0	1	U31	CS5(L)
1	0	1	1	0	U32	CS6(L)
1	0	1	1	1	U38	CS7(L)
1	1	0	0	0	U39	CS8(L)
1	1	0	0	1	U40	CS9(L)
1	1	0	1	0	U45	CS10(L)
1	1	0	1	1	U46	CS11(L)
1	1	1	0	0	U47	CS12(L)
1	1	1	0	1	U50	CS13(L)
1	1	1	1	0	U51	CS14(L)
1	1	1	1	1	U52	CS15(L)
						l

Table 3-9. RAM Usage

Shared RAM Bus Switch

The COB (controller on bus) output of the shared RAM arbitrator (located primarily on the Math Coprocessor option) controls the Shared RAM Bus Switch. This switch routes either the math or controller memory signals (address lines, data lines, write control signal, and read control signal) to the Shared RAM Array, the Shared RAM Address Decoder, and the Write Lockout Circuit. The data lines are switched by a pair of tri-state octal transceivers (U27, U33). The address lines are switched by a set of two-to-one data selectors (U36, U41, U43, U48). The write signal is switched by a pair of tri-state gates (U37 pins 2, 3, 9, 8), and the read signal is switched by another pair of tri-state gates (U37 pins 12, 11, 5, 6).

Write Lockout Circuit

When instrument power is off, the WE(L) input to all RAM chips (BWR(L)) is isolated by Q1 from the Shared RAM Bus Switch. The BWR(L) signal is pulled up to the battery supply by a 470 ohm resistor for further protection while power is off.

Display

FUNCTIONAL DESCRIPTION

The Data Logger display board communicates with the controller over the device bus. Its three functions include controlling the vacuum Fluorescent display, controlling the beeper, and scanning the keyboard to detect key entries. These three functions are accomplished by nine separate circuit sections:

- o PIO Interface
- o Microprocessor
- o Keyboard Control
- o Beeper
- o Power Supply
- o Display I/O
- o Dot Select Logic
- o Character Select Logic
- o Vacuum Fluorescent Display Tube

Figure 3-20, the Display Assembly Block Diagram, shows how the nine blocks of the display assembly work together. A brief description of each block follows in the block diagram analysis.

BLOCK DIAGRAM ANALYSIS

o PIO Interface

The PIO interface is a parallel interface through which all communication with the system controller occurs. In addition to the eight-bit bus through which all data is transferred, eleven lines are used to control the exchange of data. Two of these provide the board address, two define the type of transaction which is to occur, four allow for handshaking, one is an interrupt line, one is a reset line, and one is a busy line.

o Microprocessor

The microprocessor on the display assembly is a high speed 8749. This enables display refresh operations to be done entirely through software, while also handling all other communication and control.

o Keyboard Control

This circuitry is used by the microprocessor to control the front panel LED's and interrogate the keyboard to determine if any keys have been pressed. Sets of lines are sent to the keyboard to strobe the keys, to read back the state of the keys, and to turn on the LED's.

o Beeper

The beeper circuitry generates the audio tone that is emitted during keyboard entries.

o Display Power Supply

The display power develops +55 volts DC and 8.9 volts AC from the mainframe +24 volts, with the supply drive logic running on +5 volts. The power supply drive signals are derived from the microprocessor generated address latch enable (ALE) signal.



Figure 3-20. Display Assembly Block Diagram

o Display I/O

This section of circuitry controls the flow of addresses and data to and from the microprocessor. Included are buffers for the data bus lines, and address latches and decoders.

o Dot Select

The dot select logic is used to excite the appropriate dots within a selected character in the vacuum Fluorescent display.

o Character Select

The character select logic is used to select and drive one of the 40 characters in the display.

o Vacuum Fluorescent Display Tube

The vacuum tube contains 40 characters made up of 5 by 7 dot matrices, where each character is selectable. The dots of the characters are wired in parallel.

CIRCUIT ANALYSIS

The following analyses are based on the simplified schematic diagram for the display board, Figure 3-20.

PIO Interface

Control lines IC5, IC6, RDRDY(H), and WRRDY(H) are terminated with series resistors in Z3, buffered by U25, and read directly by the processor through port 1. When both address lines IAO and IA1 are driven low by the controller board through Z4, U23 asserts ADDRESSED(L), enabling the tri-state buffers of U24 to output processor-generated signals RDSTB(L), WRSTB(L), and BUSY(H). Mainframe signal BRST(L), which is pulled up and terminated by Z4, drives U25 and U28, holding the display board logic in a reset state until BRST(L) is released by the controller board. Data is sent out on the PIO bus by first clocking and latching it into U30 with CKB(L) from U5, and then enabling its tri-state outputs with U23. U30 is enabled onto the PIO bus when ADDRESSED(L) is asserted, and port 2-5 of U22 is low. Incoming data is read from the PIO bus through Z6 and Z7 when U29 is enabled by READ(L).

Microprocessor

The 8749, U22, has onboard EPROM and RAM, and uses an 11 MHz crystal. Port 1 is used for PIO bus communication, while port 2 controls the beeper, keyboard communication, character selection, and PIO communication. The processor is placed in reset mode when BRST is asserted, and processor-generated signals ALE, READ, and WRITE are all utilized to implement display board operations.
3/Display

Keyboard Control

Communication with the keyboard assembly is managed by U36, an I/O expander IC. Four outputs of U36 are decoded by U35 to set 1 of 16 lines low. By monitoring the four row read lines while strobing the 16 columns, keys on the 16 by 4 matrix keyboard that have been pushed can be identified. The I/O expander also controls LED driver U34, which drives the keyboard LED's through current setting resistors R14 to R19.

Beeper

Flip-flop U26 takes a 5.72 kHz clock generated by U33 from ALE, and divides it by two whenever port 2-6 of U22 is low. The output of U26 turns FET switch Q1 on and off, driving the electro-magnetic beeper LS1. R2 sets the output volume, R1 limits the current through LS1, and CR4 protects Q1 from voltage spikes on turn-off.

Display Power Supply

The power supply drive signals are derived from the 733 kHz ALE. This is divided down by U31 when it ANDs three outputs of counter U33 together to produce a 91.7 kHz, 1/8-duty-cycle clock. The resulting output toggles flip flop U26, and is also ANDed with the outputs of the flip flop by U31 to generate the bi-phase, non-overlapping, 7/16 duty cycle signal used to alternately drive Q2 and Q3. If BRST is asserted, U31 keeps Q2 and Q3 off. These transistors drive each end of a center-tapped winding in T1, whose center-tap is tied to +24 volts through fuse F1. One secondary output of T1 is full-wave rectified by CR1, CR2 and C2 to produce +55volts dc for the display anodes and grids, while the other secondary winding of the transformer generates 8.9 volts ac for the display filaments. The filament supply is biased at a +10 volt dc potential by CR3 and R3, allowing the display tube drivers to pull the anodes and grids to 10 volts below the filament dc voltage, thereby turning the display fully off.

Display I/O

Since the 8749 uses a multiplexed address and data bus for external I/O transactions, U4, the address latch, holds the address. The ALE signal of the microprocessor clocks the address into U4. The most significant bit of address latch U4, A7, in combination with the WRITE(L) line enables either the I/O address decoder U5 or the character select latches. The Y1 to Y5 outputs of address decoder U5 clock and latch dot information into the dot latches, while Y6 clocks data into PIO bus latch U30, Y7 clears all dot latches, and Y0 clears the character select latches.

Dot Select Circuitry

To light up a selected character, +55 volts must be applied to the anode of each dot in the 5 by 7 pattern desired. To select the dots, five bytes, each containing information for seven dots, are clocked out to dot latches U8, U9, U10, U13, and U14. The outputs of these latches control dot drivers U1, U2, U3, U6, and U7 respectively, which convert the TTL-level inputs to 0 or +55 volts to drive the 35 display anodes.

Character Select Circuitry

Character selection is performed by a set of addressable latches and high-voltage drivers which drive the grid of the one character of 40 desired. Each grid is selected by the six bit address that corresponds to the number of the grid desired. The upper three bits are sent to U12, which acts as a data steering decoder, sending the data bit received from port 2-7 of the microprocessor on to latch U18, U19, U27, U32, or U37, depending on the address. The lower three bits plus the data bit are latched into the character select latches by U23, which looks at A7 and WRITE. In this way, a high bit is steered from port 2-7 to one of five latches, of which one output of 8 is chosen by the lower three address bits, and one output is enabled. This output allows one of the 40 drivers in U15, U16, U17, U20, or U21, to drive the desired character grid to +55 volts. The character is cleared when Y0 of U5 clears the character select latches.

DISPLAY REFRESH CYCLE

The display of all 40 characters is refreshed every 10 milliseconds, giving a 100 Hz refresh rate per character. Within one character refresh cycle, the following events take place:

- 1. Dot information for the character to be refreshed is fetched from data memory.
- 2. Y7 of U5 is pulsed to clear the previous dot data from the five dot latches.
- 3. YO of U5 is pulsed to clear the five character select latches.
- 4. The address of the character to be enabled is written out, with port 2-7 held low to prevent selecting a grid driver, and thereby prevent "ghosting" of the display.
- 5. Five bytes of dot information are latched out into the dot latches using Y1 to Y5 of U5 to clock in the data.
- 6. The address of the character grid to be enabled is written out, this time with port 2-7 high, so that the character lights up.
- 7. The character is left on until the next character is refreshed.

Vacuum Fluorescent Display Tube

The display consists of 40 characters, each a 5 by 7 dot matrix. Filament wires, which run the length of the display tube carry an ac voltage that boils off electrons. A character is selected by taking one of 40 grids to a +55 volt level, causing electrons to accelerate through the selected grid. These electrons then strike the individual dots or anodes which have been set to +55 volts, causing their phosphorescent material to emit light. Since the anodes of each character are in parallel, the characters must be multiplexed, as described in the previous sections.

Printer

FUNCTIONAL DESCRIPTION

The Data Logger printer is 40-column thermal printer with automatic paper takeup. Two assemblies control the printer: the Printer Interface Assembly and the Printer Driver Assembly. The Printer Interface Assembly receives the information to be printed from the controller assembly over the PIO Bus. The two assemblies together control all aspects of printing, including: enabling power to the printer motor, formatting and assembling individual rows of dots to be printed, enabling drive current to the thermal printhead elements, sensing operator switches to feed paper and disable the paper takeup, and communicate out of paper conditions to the controller assembly. These functions are accomplished by the major circuit blocks shown in Figure 3-21, the Printer Block Diagram, and discussed in the following paragraphs.

BLOCK DIAGRAM ANALYSIS

o Microprocessor and ROM

The microprocessor on the Printer Interface assembly is an 8039 running at a frequency of 6 MHz. The microprocessor's program is stored in a 2 K-byte EPROM. This EPROM also contains the dot-matrix character generation tables.

o PIO Bus Interface

The PIO Bus is a parallel interface through which all communication with the controller assembly takes place. In addition to the eight-bit bus to transfer data, there are two lines that address the assembly, two lines that identify the type of bus transaction, one interrupt line, and a few handshake signals.

o Power Supply Arbitration Logic

To reduce the power consumption of the instrument, the printer is not allowed to print while the 2280 cartridge tape option in the 2280A or the 2280B Data Logger is in operation. This logic allows the printer and 2280 cartridge tape subsystems to coordinate usage of the power supply.

o Printer Mechanism

A dot-matrix thermal printer mechanism is used in the Data Logger. A dot is printed on the thermal sensitive paper when a resistive element in contact with the paper heats up. The printer has 40 such thermal elements, each responsible for printing all the dots for one character, one dot at a time. The thermal printing elements are mounted on a mobile print head which is moved back and forth over the paper by an eccentric cam attached to the printer motor shaft.



Figure 3-21. Printer Block Diagram

o Printer Control Logic

This logic provides the timing and synchronization required to receive printhead location information from the printer mechanism and in turn generate the signals to enable and time the current drive to the thermal print elements.

o Printer Motor Control

The printer motor speed is important to achieve good print quality. An adjustable voltage regulation circuit allows the assembly to accommodate the mechanical variations in printer mechanisms. This circuitry also allows the microprocessor to turn the motor off and on.

o Take-up Motor

A simple motor driven take-up spool is provided to store printed paper for later reading. This take-up motor can be disabled by a front panel switch thereby allowing the user to pull out and review printouts. When the take-up motor is enabled, the paper will automatically be stored on the take-up spool.

o User Interface Switches

A single multi-position front panel switch allows the operator to enable and disable the paper take-up and advance the paper.

A switch mounted on the Printer Interface assembly (behind the front panel of the Data Logger) causes a test pattern to be printed. This is used when making intensity or timing adjustments.

o Out Of Paper Detect

A switch mounted in the path of the paper allows the microprocessor to detect out of paper conditions and report them to the controller assembly and in turn inform the operator.

DETAILED CIRCUIT ANALYSIS

Microprocessor and ROM

The 8039 microprocessor (U6) executes instructions and reads character generation data from EPROM (U8). The lower eight bits of the address to the EPROM is captured in an octal latch (U7) by signal ALE (Address Latch Enable) and the EPROM data is read when the processor generates PSEN (Program Store Enable).

The microprocessor contains two 8-bit input/output ports, referred to in this circuit analysis as p1 and p2. The lower 3 bits of p2 (p2 bits 0, 1 and 2) provide the most significant address lines to EPROM (U8). The remainder of the lines have dedicated purposes, either as status lines read by the processor, or control signals output from it. There are also two input lines, T0 and T1, and an output line PROG, that have dedicated purposes.

There is also an 8-bit addressable latch (U9) containing more control signals. The value of a bit is changed with a pulse on WR(L). As the pulse occurs, data bits DB1 to DB3 select which bit to change, and DB0 gives its new value.

Table 3-10 summarizes the control and status lines and what they do. Capitalized names appear on the schematic; those in lower case are provided for clarity.

LINE	IN/OUT	NAME	WHERE DESCRIBED
P1-0	IN	IC5	Device Bus Interface
P1-1	In	IC6	Device Bus Interface
P1-2	In	RDRDY	Device Bus Interface
P1-3	In	Addressed	Device Bus Interface
P1-4	Out	PTRINT (L)	Device Bus Interface
P1-5	In	SW1 (L)	User Interface Switches
P1-6	In	SW2 (L)	User Interface Switches
P1-7	In	ON/OFF	User Interface Switches
 P2-0	Out	A8	User Interface Switches
P2-1	Out	A9	User Interface Switches
P2-2	Out	A10	User Interface Switches
P2-3	Unused		
P2-4	In	CTON	Communication With Cartridge Bd.
P2-5	Out	Motor On	Printer Motor Control
P2-6		Latch	Printer Operation
P2-7	In	EOP (L)	End of Paper Detect
ТО	In	Test Switch	Self Test
T1	In	sp1/sp2	Printer Operation
INT	In	Doe Held Off	Printer Operation
PROG	Out	DCLK (L)	Printer Operation
U9,Q0	Out	DSTB	Printer Operation
U9,Q1	Out	Start Doe	Printer Operation
U9,Q2		Out of Doe	Printer Operation
U9.Q3		TMON	Take Up Motor
U9,Q4	Out	PRON	Communication With Cartridge Bd.
U9,Q5	Out	RDSTB (L)	Device Bus Interface
U9,Q6	Out	BUSY	Device Bus Interface
U9,Q7	Unused		

Table 3-10. Printer Control and Status Lines

PIO Bus Interface

Unlike all other logging and interface assemblies that communicate with the Controller Assembly using the PIO Bus, the printer only receives information from the controller; it cannot send information to the controller. The control lines IC5, IC6 (Interface Control), and RDRDY (Read Ready) are read through buffers by the microprocessor at p1 bits O, and 2. When address lines IAO and IA2 (Interface Address) are simultaneously driven low by the controller, p1-3 goes to a logic zero, enabling the tri-state buffers (U5, pins 11 and 13) for BUSY and RDSTB(L) (Read Strobe) onto the PIO Bus. Signals BUSY and RDSTB(L) are set by U9,Q6 and U9,Q5. Signal PTRINT(L) (Printer Interrupt), driven by p1 bit 4, is asserted whenever BUSY is changed from a logic one to a logic zero, or when the printer runs out of paper (see heading Out of Paper Detect).

Data is accepted from the PIO Bus when the processor asserts RD(L) (Read), enabling data from the PIO Bus onto the internal data bus (drivers U5 and U12).

Power Supply Arbitration Logic

To reduce maximum power consumption, the printer does not print while the cartridge drive is in operation. The PRON (Printer On) and CTON (Cartridge On) signals are used by the two devices to make this possible. PRON is generated by the printer interface board (U9,Q4) and CTON is generated by the cartridge interface board (read at p_2 bit 4).

If the printer is ready to print a line, it waits for CTON to be retracted before proceeding. Once CTON is low, the printer asserts PRON high and checks CTON again, just in case the cartridge asserted it while the printer was asserting PRON. If CTON is now asserted, the printer retracts PRON and waits again; otherwise, the printer prints the line.

When it is ready to run the tape drive motor, the cartridge asserts CTON and waits for PRON to go low. This handshake scheme gives the cartridge priority over the printer.

Printer Mechanism

The printer used by the Data Logger is a dot-matrix thermal printer.

Signals SLR, SP1, and SP2 are generated by the printer to inform the control logic of the printhead location. The microprocessor uses these signals to synchronize current to the resistive thermal elements with the print head position. Signal SLR occurs when the print head is at its rightmost position. Signals SP1 and SP2 then take turns indicating when it is time to print another dot. There are seven dot positions per row. Signal SP2 occurs first on a right-to-left sweep of the print head; SP1 occurs first in the other direction.



For timing relationship of signals SLR, SP1, and SP2 see Figure 3-22. Pulses of signal SLR occur approximately 55 milliseconds apart.

Figure 3-22. Printer Pulse Timing Relationships

The print head position signals are first debounced by flip-flops (U10) clocked by the ALE signal from the processor (400 kHz), then read by the processor. The debounced SLR is read at p2 pin 6. Signals SP1 and SP2 toggle a J-K flip-flop, read at T1 which goes high when SP1 occurs, and low when SP2 occurs. The flip-flop maintains its previous state when either signal is retracted. Figure 3-23 shows the order for dot printing.



Figure 3-23. Sequence for Dot Printing

Printer Control Logic

All information required for forming characters and symbols is stored in the EPROM, as is the control program for the 8039 microprocessor. Dot data for the next 40 dots to be printed (one for each element) is clocked serially to the dot registers on the driver board by pulses on DCLK (Data Clock) which is derived from the PROG line from the processor. The next dot to be clocked is presented on p2 bit 0. The D flip-flop (U4) on the interface board adds an additional serial stage to the data train to the driver board. In this manner, 41 pulses are required to load the 40 dots into the registers.

After the data has been clocked out in this fashion, a pulse on DSTB (Data Strobe) (U9, Q0) moves the data from the serial portion of the dot registers (U2, U3, U5, U6, and U7 on the Printer Driver Assembly) to their outputs. A positive pulse on DOE (Data Output Enable) takes the registers out of tri-state, causing a row of dots to be printed. Each dot register is coupled to a thermal element through a Darlington-transistor driver (U1, U4, U8, U9, U10, and U11 on the Printer Driver Board) that provides the current necessary to turn on the element. A logic one causes a dot to be printed. Each thermal element has a series resistor to reduce the effect of thermal element resistance on the darkness of the dots in one character position.

A pulse of DOE is initiated by a pulse on U9 and Q1. If R16 is placed at R16A, DOE is held off for the pulse width of a one-shot (U11, pins 1 to 6), that is controlled by potentiometer R13. Placing R16 in the other position, R16B, disables this hold-off entirely by removing this one-shot from the circuit. This hold-off allows adjustment of the alignment of consecutive rows of dots. The adjustment of R13 is required because of variations in the cam-and-spring arrangement that moves the print head back and forth.

After the one-shot has timed out (or immediately if R16 is placed at R16B) a second one-shot (U11, pins 10 to 15) fires, asserting DOE. The darkness of the printing is determined by the length of DOE, which can be varied by potentiometer R5 on the driver board. The processor limits the pulse width to a maximum of 2.4 milliseconds by forcing the DOE one-shot to the reset state (U9, Q2). The INT (Interrupt) input to the microprocessor indicates that DOE has started by changing to a logic O state, enabling the processor to accurately gauge the length of DOE. A DOE pulse width of greater than 2.4 milliseconds exceeds a safe operation specification for the thermal elements.

Printer Motor Control

The printer motor is controlled by the voltage regulation network consisting of Q1 to 3, R3 to 5, R10 to 12, CR1 and CR2, and C11. A logic one at p2 bit 5 turns the motor on, and a logic 0 turns it off. When p2 bit 5 is turned off, Q1 acts as a brake by drawing current from the motor at PM+ (J15,18). Potentiometer R11 adjusts the motor voltage, and thus the speed of printing. The motor voltage has an adjustment range 12 to 19.5 volts. The motor speed has an effect on the alignment of printing because of the dynamic response of the print head moving assembly. That is why the adjustment procedure in Section 4 specifies that R11 be set for the proper value before R13 is adjusted.

Take-up Motor

The printer take-up motor is controlled by TMON (U9,Q3) (Take-up Motor On). A logic one turns the motor on by turning on a Darlington transistor (U11, pin 6,11) on the driver board.

User Interface Switches

Two user-interface switches are mounted on the printer assembly. One is mounted on the printer front panel; the other is mounted on the printer driver board.

The front panel switch has three positions labeled TAKE-UP OFF, TAKE-UP ON, and PAPER ADVANCE. When the switch is in the first position, the take-up motor is turned off. In the other two positions, the take-up motor is turned on. The paper-advance position is a momentary-contact position that causes the paper to advance smoothly in increments equal to the height of a printed line. The position of the switch is indicated on the schematic by the lines SW1 and SW2 (J15, 16, and 10).

The switch mounted on the printer driver board is the printer on/off switch. When the switch is in the off position, only the paper-advance function works. While the printer is off, anything that would ordinarily be printed is discarded. The position of this switch is indicated on the schematic as ON/OFF (J15,19).

The printer self-test switch S1 is monitored by processor signal TO. When the printer self-test switch is pushed in, the printer enters the self-test mode. In the self-test mode, the printer prints a test pattern consisting of full rows of the capital letter "I". Pushing the switch again causes the printer to exit the self-test mode and stop printing the test pattern. The printer user-interface switches retain their usual function while the printer is in the self-test mode.

Out Of Paper Detect

A microswitch mounted on the driver board detects the presence of paper feeding the printer. Signal EOP(L) (End of Paper) reflects the status of this switch, assuming a value of logic 0 when the printer is out of paper. If this switch is in the "up" position, the printer signals the controller of the condition by driving the PTRINT (Printer Interrupt) line low and the BUSY line high. The controller acknowledges the lack of paper by addressing the printer to write to the controller. When this is done, the PTRINT line is retracted. All subsequent lines to be printed are discarded and all printer activity ceases until a new roll of paper has been loaded.

Microfloppy Disk Drive

FUNCTIONAL DESCRIPTION

The 2286 contains a microfloppy disk drive that uses double-sided, 3.5inch high or low-density microfloppy disks. Files on the microfloppy disk can be created, deleted, read, and listed using the 2286. The 2286 also formats microfloppy disks to 1.44M and 720K MS-DOS formats.

The microfloppy drive is controlled by a single interface board called the Microfloppy Interface. The 2286 Controller assembly sends commands to the Microfloppy Interface via the internal PIO Bus. The Microfloppy Interface then executes the commands, controlling the drive spindle motor, positioning the drive read/write heads, transferring data to and from the disk, sending and receiving data over the PIO Bus, and replying to the 2286 Controller assembly on the success or failure of the operation.

The Microfloppy Interface is made up of the major circuit blocks shown in Figure 3-21 and described below.

BLOCK DIAGRAM ANALYSIS

o Clock

Two clocks are derived: one for the microprocessor and one for the microfloppy disk controller.

o Microprocessor and ROM

The Microfloppy Interface board is controlled by an 8-Mhz Z80 microprocessor. The Z80's program is stored in a 32K byte EPROM residing in the lower half of the Z80's 64K byte memory address range.

o RAM and Memory Banks

A 32K byte static RAM occupies the upper half of the Z80's memory address range. A minimum of 32K bytes of RAM is installed on the board, however, provisions are made to expand the on-board RAM to 512K bytes. This is accomplished using 16 selectable banks of 32K bytes of RAM.

o Address Decoder

Memory and I/O address decoding is performed by a single programmable logic array. This chip decodes input signals to produce enable and clock signals for ROM, RAM, microfloppy disk controller, PIO interface, status signals, and on-board latches.



)

Figure 3-24. Microfloppy Interface Block Diagram

o PIO Bus Interface

The PIO interface is a parallel interface through which all communication with the 2286 system controller occurs. In addition to an eight-bit data bus, 11 signals are used to control the exchange of data. Two of these provide the board address, two define the type of transaction that is to occur, four allow for handshaking, one is an interrupt, one is a reset, and one is a busy signal.

o Status Signals

Three additional signals are read by the Microfloppy Interface board. Two of these are disk drive interface signals and one is used in the factory.

o Microfloppy Disk Controller

The WD37C65B microfloppy disk controller is a single CMOS LSI chip that provides most of the interface between the Z80 microprocessor and the disk drive. Contained within this chip are the disk drive receivers and buffers, clock and data rate selection circuits, the write precompensation circuit, and the data separator.

o Microfloppy Disk Drive

The double-sided microfloppy disk drive uses industry standard 3.5 inch disks and is powered by a single +5 Volt supply. The drive is capable of data transfers of either 500K bytes-per-second or 250K bytes-per-second allowing for both high and low density disk formats. Two internal index hole switches detect the position of the write protect tab and high density media.

o Self-Test Status LED

An LED on the Microfloppy Interface board is illuminated while self-tests are being performed and when a self-test fails.

CIRCUIT ANALYSIS

Clock

A TTL oscillator, Y1, provides a 32 Mhz clock to U10, a dual D flip/flop. U10 is configured to divide the input clock and provide 16 Mhz to the microfloppy disk controller, U11, and 8Mhz to the microprocessor, U9.

Microprocessor and ROM

The microprocessor, U9, is a CMOS Z80 8-bit processor capable of addressing 64K bytes directly with its 16-bit address bus. During memory operations the microprocessor asserts its memory request MREQ(L) line low while its IORQ(L) line is high. I/O operations are just opposite with the I/O request IORQ(L) line asserted low and the MREQ(L) line high.

On the Microfloppy Interface, the microprocessor, U9, receives its instructions from U8, a $32K \times 8$ EPROM. U8 is selected by ROMEN(L) on pin 20 when the microprocessor line A15 is low, MREQ(L) is low, and IORQ(L) is high. After the RESET(L) line on pin 26 of the microprocessor goes high at power-up, the first instruction is fetched from address 0.

The microprocessor, U9, is interrupted by the microfloppy disk controller, U11, during disk operations. A maskable interrupt occurs when pin 16 of the microprocessor is pulled low. One of U2's NOR gates is configured to invert the interrupt signal from U11 since U11's interrupt signal is the opposite sense of the microprocessor's.

M1 is a Z80 output used to indicate either an opcode fetch or interrupt acknowledge cycle. Its use on the Microfloppy Interface is to provide a quick verification of the operation of the microprocessor by testing for activity at test point TP7.

RAM and Memory Banks

The 32K x 8 CMOS static RAM, U7, provides all read/write memory for the Microfloppy Interface. U7 is selected by RAMEN(L) on pin 22 of the 32-pin socket when line A15 of microprocessor U9 is high, MREQ(L) is low, and IORQ(L) is high. The RAM location being accessed is decoded by U7 using address bits A0 through A14. Data is read from U7 when it is selected and the microprocessor asserts its RD(L) line. Data is written to U7 when it is selected and the microprocessor asserts its WR(L) line.

The 32-pin socket for U8, jumper W1, and U5 latch outputs Q4 through Q7 are installed for future expansion. Together they will allow for up to 512K bytes of expanded RAM within the Z80 64K byte address range by selecting 16 RAM banks of 32K bytes each. Each bank is selected by setting the 4-bit bank select address on memory map latches of U5: MMO, MM1, MM2, and MM3. At power-up, the RESET(L) signal on pin 15 of U5 will force RAM bank 0 to be initially selected. For larger RAM, W1 will be in the 128K+ position.

Address Decoding

)

Both memory and I/O address decoding is performed by U6, a P16L8 programmable logic array. The microprocessor, U9, provides the memory request line MREQ(L), I/O request line IORQ(L), read and write lines RD(L) and WR(L), and the address lines A15, A4, A3, and A2 to U6. The U2 NOR'd output of IA2(L) and IA3(L) provides the ADDR(H) signal to U6. These inputs to U6 yield the active low outputs as shown in Table 3-11.

U6 inputs	RD(L)	WR(L)	MREQ(L)	IORQ(L)	A15	A4	A3	A2	ADDR(H)
U6 outputs				<u>- W. 1909, 914, 999, 1999</u>					
LATCHWR(L)	Х	0	1	0	Х	0	0	Х	Х
PIOEN(L)	Х	Х	1	0	Х	0	1	0	1
STSRD(L)	0	Х	1	0	Х	0	1	1	Х
FDCEN(L)	Х	Х	1	0	Х	1	0	0	Х
LDOR(L)	Х	Х	1	0	Х	1	0	1	Х
LDCR(L)	Х	X	1	0	X	1	1	0	Х
ROMEN(L)	Х	Х	0	1	0	Х	X	X	Х
RAMEN(L)	Х	Х	0	1	1	Х	Х	Х	Х

Table 3-11. U6 Truth Table

X = don't care

The address decoder, U6, output Latch Write LATCHWR(L), pin 12, clocks the state of the microprocessor, U9, data line D0 into the addressed latch of the 8-bit addressable latch, U5. Table 3-12 describes the addressing of the eight latches in U5.

Table 3-12. U5 Latch Outputs

I/O ADDRESS	LATCH OUTPUT	OUTPUT NAME	PURPOSE
0	Q0 - pin 4	BUSY(L)	Microfloppy Interface busy signal
2	Q1 - pin 5	TPINT(L)	Microfloppy Interface interrupt
	Q2 - pin 5	HDOUT	Disk drive density control
3	Q3 - pin 7	LED(L)	On board self-test status LED control RAM bank select control (LSB)
4	Q4 - pin 9	MMO	
5	Q5 - pin 10	MM1	RAM bank select control
6	Q6 - pin 11	MM2	RAM bank select control
7	Q7 - pin 12	MM3	RAM bank select control (MSB)

The PIO Enable address decoder output PIOEN(L), U6, pin 13, enables the microprocessor, U9, data bus onto the PIO interface bus though the 8-bit bi-directional buffer U4. The Microfloppy Interface performs a PIO bus write by writing to I/O address 8 and a PIO bus read by reading from I/O address 9. The microprocessor address line AO selects the directions of the bi-directional data buffer, U4. Note that PIOEN(L) requires the board to be addressed, ADDR(H) high, to be asserted.

The Status Read STSRD(L) output of the address decoder, U6, pin 14, enables the status buffer, U1, inputs onto the data bus of the microprocessor, U9. The microprocessor obtains these eight bits by reading from I/O address OC hex. These bits and their meaning are shown in Table 3-13.

STATUS DATA BIT	BIT NAME	BIT MEANING
DO	HDIN	Disk drive density select input
D 1	DISK CHANGE(L)	Drive disk change
D2	INSTALLED(L)	Microfloppy Interface installed in chassis
D3	RDRDY(H)	PIO read ready
D4	WRRDY(H)	PIO write ready
D5	IC5	PIO communication control
D6	1C6	PIO communication control
D 7	ADDR(H)	Microfloppy Interface addressed

Table	3-13.	U1	Status	Buffer	Data	Bits	
-------	-------	----	--------	--------	------	------	--

The three microfloppy disk controller select signals produced by the address decoder, U6, are Floppy Disk Controller Enable FDCEN(L) on pin 15, Load Operations Register LDOR(L) on pin 16, and Load Control Register LDCR(L) on pin 17. The signals are selected by a microprocessor I/O operation at the addresses specified in Table 3-14.

Table 3-14. U11 Micro	floppy Disk	Controller	Enable	Signals
-----------------------	-------------	------------	--------	---------

I/O ADDRESS	MDC SELECT SIGNALS	PURPOSÉ
10 hex	FDCEN(L)	Read from MDC main status register
11 hex	FDCEN(L)	Read from or write to MDC data register
14 hex	LDOR(L)	Write to MDC operations register
18 hex	LDCR(L)	Write to MDC control register

MDC = microfloppy disk controller

ROM Enable ROMEN(L) and RAM Enable RAMEN(L) chip select signals are produced at pins 18 and 19, respectively, on the address decoder, U6, during memory operations. The state of address line A15 of the microprocessor, U9, determines whether ROM or RAM is selected. Table 3-15 provides the following address ranges.

Table 3-15. Memory Address

MEMORY	ADDRESS	SELECTED
	7FFF hex FFFF hex	ROM U8 RAM U7

PIO Bus Interface

At power-up signal line BRST(L) is held low momentarily to reset the PIO bus devices. This signal line, terminated with a series resistor in Z1 and buffered by U3, provides a RESET(L) signal to the Z80 microprocessor, U9, and the 8-bit latch, U5. RESET(L) is input to a NOR gate in U2, configured as an inverter, to provide a RESET(H) signal to the microfloppy disk controller, U11.

The PIO bus interface signals IA2(L) and IA3(L) address the Microfloppy Interface board when both signals are low. These address signals are terminated with series resistors in Z1 and become the inputs to a NOR gate in U2. The output of this NOR gate is the addressed signal, ADDR(H). The ADDR(H) signal provides one input to the addressable status buffer, U1. Microprocessor U9 reads the addressable status buffer to enable ADDR(H) onto data line D7 to test if the board is addressed. The ADDR(H) signal is also input to the address decoder, U6. A NOR gate in U2, configured as an inverter with ADDR(H) as input, produces a ADDR(L) signal to enable a buffer in U3 to allow the Microfloppy Interface signal BUSY(H) onto the PIO bus.

The Microfloppy Interface sets its BUSY(H) signal high when it is busy performing a function that temporarily prevents communication with the 2286 Mainframe. Microprocessor U9 writes a 1 to Q0 of the 8-bit latch, U5, when the busy signal is active, and a 0 to indicate the busy signal is no longer active. As mentioned earlier, when the Microfloppy Interface is addressed, the BUSY(H) signal is enabled onto the PIO bus. This allows the 2286 Mainframe to test the state of the BUSY(H) line without intervention of U9.

When the board is addressed, ADDR(H) high, the signals IC5 and IC6 tell the Microfloppy Interface what type of transaction is to take place. IC5 and IC6 are terminated with series resistors in Z1 and become inputs to the addressable status buffer, U1. The microprocessor, U9, reads the addressable status buffer, placing IC5 and IC6 on data lines D5 and D6 respectively, to determine the PIO transaction to take place. If the transaction is to be a PIO bus write to the 2286 Mainframe, the Microfloppy Interface must wait for the WRRDY(H) signal to go high. The write ready line, WRRDY(H), is terminated with a series resistor in Z1 and input to the addressable status buffer, U1. The microprocessor, U9, reads the addressable status buffer, enabling WRRDY(H) onto the data line D4, to determine when the 2286 Mainframe is ready to be written to.

When the 2286 Mainframe is ready to accept data from the Microfloppy Interface, the microprocessor, U9, writes the data to the bidirectional PIO data buffer, U4, with its address line AO low to specify data output to the bidirectional buffer. At the same time, the microprocessor write signal, WR(L), is enabled onto the PIO bus via a buffer in U3, to provide an active low write strobe, WRSTB(L), to latch the data to the 2286 Mainframe.

A PIO bus read from the 2286 Mainframe is similar to the PIO bus write described above. The Microfloppy Interface must wait for the RDRDY(H) signal to go high. The read ready line, RDRDY(H), is terminated with a series resistor in Z1 and input to the addressable status buffer, U1. The microprocessor, U9, reads the addressable status buffer, enabling RDRDY(H) onto the data line D3, to determine when the 2286 Mainframe is ready to be read from.

When the 2286 Mainframe is ready to send data to the Microfloppy Interface, the microprocessor, U9, reads the data from the bidirectional PIO data buffer, U4, with its address line AO high to specify data input from the bidirectional buffer. At the same time, the microprocessor read signal, RD(L), is enabled onto the PIO bus via a buffer in U3, to provide an active low read strobe, RDSTB(L), to enable the data onto the PIO data bus.

When the Microfloppy Interface needs to interrupt the 2286 Mainframe, it sets its TPINT(L) signal low. The microprocessor, U9, writes a 0 to Q1 of the 8-bit latch, U5, to assert the interrupt and a 1 to de-assert the interrupt.

Status Signals

Three status signals unrelated to the PIO Bus interface are read through the addressable status buffer, U1. They are HDIN, DISK CHANGE(L), and INSTALLED(L).

The High Density Input signal read on data line DO. This signal is activated when a microfloppy disk drive with a media density **output** on pin 2 of the drive signal connector is used. HDIN is also read to determine if jumper W2 is installed. W2 is installed when a microfloppy disk drive with a density select **input** on pin 2 of the drive signal connector is used. The signal DISK CHANGE(L) is input to the addressable status buffer, U1, and read by the microprocessor on data line D1. This signal is asserted low by the microfloppy disk drive on pin 34 of the signal connector to indicate that a disk has been changed or is not installed in the drive.

The status signal INSTALLED(L) is read on data line D2 by the microprocessor, U9, from the addressable status buffer, U1. A resistor in Z2 pulls this signal up so that INSTALLED(L) will read high when the Microfloppy Interface board is operating outside a 2286 chassis. This occurs only during factory testing of the board. In a 2286, this signal should always read low.

Microfloppy Disk Controller

The CMOS WD37C65B single chip microfloppy disk controller, U11, provides most of the interface between the disk drive and the microprocessor, U9. The microprocessor sends commands and data to the microfloppy disk controller via the data bus. Four registers within U11 can be accessed at any time to control the disk drive or to read U11 and disk drive status: the Master Status, Data, Operations, and Control registers.

The microfloppy disk controller Master Status register is used by the microprocessor, U9, to determine U11 command execution status. It is read when FDCEN(L) goes low, address line A0 is low, and the microprocessor asserts its read RD(L) low. The Master status register cannot be written to.

The microfloppy disk controller, U11, receives commands, sends status, and transfers data through its Data register. When the Master Status register indicates to the microprocessor, U9, that U11 is ready for a command, the microprocessor writes a command to the Data register enabling FDCEN(L), setting address line A0 high, and asserting its write WR(L) low. During command execution, data is written to the microfloppy disk controller the same way. The microprocessor reads status and data read from the disk from the Data register by enabling FDCEN(L), setting address line A0 high, and asserting its read RD(L) low.

The Operations register in the microfloppy disk controller, U11, controls the disk select and disk spindle motor operation. The microprocessor, U9, writes to the Operations register by setting U11's input LDOR(L) low and asserting its write WR(L) low.

To control the transfer rate of data (density) between the microfloppy disk controller, U11, and the disk the Control register is written to. The microprocessor, U9, sets U11's input LDCR(L) low and asserts its write WR(L) low to latch the data bus to the Control

register. Only data lines DO and D1 are significant: a binary OO sets the transfer rate to 500K bits per second and a binary 10 sets the transfer rate to 250K bits per second.

Table 3-16 provides a listing of the pins used by U11, the microfloppy disk controller, to interface to the disk drive.

PIN	DIRECTION	NAME	DESCRIPTION
RDD pin HS(L) pin WE(L) pin WD(L) pin STEP(L) pin DIRC(L) pin DS1(L) pin DS2(L) pin MO1(L) pin MO2(L) pin WP pin TROO pin	 25 To Drive 26 To Drive 27 To Drive 29 To Drive 28 To Drive 30 To Drive 32 To Drive 33 To Drive 34 To Drive 37 From drive 	Read Disk Data Head Select Write Enable Write Data Step Pulse Direction Disk Select 1 Disk Select 2 Motor On 1 Motor On 2 Write Protect	Raw data read from disk Low = side 0, high = side 1 Low = data can be written Data written to disk Causes movement of head Low = move in, high = move out Low = enable disk 1 signals Low = enable disk 2 signals Low = turn disk 1 motor on Low = turn disk 2 motor on Low = disk is write protected
IDX pin	-	Track OO Index	Low = heads are at first track Signals index hole in disk

Table 3-16. U11 Microfloppy Disk Controller

Disk Drive

The microfloppy disk drive installed in the 2286 interfaces to the Microfloppy Interface through two cables. Power for the drive is provided through one cable, and the drive control and data signals are provided through another.

The microfloppy disk drive requires only +5V dc for power. It is supplied through a three conductor power cable that connects from P2 on the Microfloppy Interface board to the drive rear power connector. +5Vdc is connected through pin 1 of the cable while the power supply return is provided through pins 2 and 3. Pin 4 of the disk drive power connector is left unconnected. The control and data signals for the microfloppy disk drive are connected from the rear of the drive to P1 on the Microfloppy Interface board through a 34 conductor ribbon cable. These signals are described in Table 3-17.

PIN	SIGNAL DESCRIPTION	PIN	SIGNAL DESCRIPTION
¦	Return	2	Not Connected
1 3	Return	4	Not Connected
5	Return	6	Drive Select 3
7	Return	8	Index
9	Return	10	Drive Select 0
11	Return	12	Drive Select 1
13	Return	1 14	Drive Select 2
15	Return	16	Motor On
17	Return	18	Direction
19	Return	20	Step
21	Return	22	Write Data
23	Return	24	Write Gate
25	Return	26	Track 00
27	Return	28	Write Protect
29	Return	30	Read Data
31	Return	32	Head Select
33	Return	34	Disk Change
۱			

Table 3-	17.	Signal	Connector	Pin	Assignment
----------	-----	--------	-----------	-----	------------

Two switches within the microfloppy disk drive sense the position of the write protect tab and the media density. The position of the write protect tab sets the state of the signal on pin 28 of the drive interface. The media density detect switch selects the data transfer rate of 500K bits per second if high density media is installed, otherwise, the switch selects 250K bits.

The microfloppy disk drive signals on pin 2, 8, 26, 28, 30, and 34 of the signal connector are open collector outputs. The resistor network Z2 provides pull-ups for these signals.

Self-Test Status LED

)

LED, CR1, is illuminated when the latch output Q3 on pin 7 of U5 is low. The microprocessor, U9, writes a 0 to Q3 of U5 to turn the LED on and a 1 to turn the LED off. Resistor R1 is connected between +5V dc and the anode of CR1 to limit current through CR1.

Details Interprocessor Communication

Communication between the Data Logger mainframe assemblies flows through two bus structures: the PIO Bus and the Serial Link Bus. These two busses are described in the overview below. Refer to the Data Logger Mainframe Block Diagram, Figures 3-1.

PIO BUS

The PIO bus is one of the three buses in the Data Logger. The other two are the serial link and shared memory buses. The PIO bus is an 8-bit parallel bus that carries interprocessor messages between the controller and the primary data input/output devices and interfaces of the Data Logger. The primary I/O devices are the keyboard/display, printer, microfloppy disk drive, Option 2280A-214 2280 Cartridge Tape Drive, and the remote interfaces.

Two slots for the remote interfaces (either the RS-232-C or IEEE-488) are in the rear of the Data Logger, one of these slots can be used to externally program and remotely operate the Data Logger. These slots are referred to as Port A (the remote control port) and Port B (the output only port).

The logic portion of the PIO bus is controlled by a Z80-PI/O interface chip resident on the controller. The device interfaces to the bus are similar, but not identical, to each other and involve a mix of gating, buffered logic, and connections to the microprocessors involved. Table 3-18 lists the pin assignments of the card-edge connectors.

(NC) signifies that a line is not used globally. Some of these lines are used on a local basis. For instance, the CTON and PRONB lines that run between the 2280 cartridge tape and the printer use 2 of these pins.

SHLD is the shield line for the bus.

PIN	NAME	PIN	NAME	
	1	+24	2	+24
	3 5 7	GND3	2 4 6 8	GND3
	5	+5	6	+5
		GND 1	8	GND 1
	9	GND 1	10	GND 1
	11	+5B	12	+5B
	13	-12	14	-12
	15	NC	16	BRST
	17	NC	18	NC
	19	IAO	20	IA1
	21	IA2	22	IA3
	23	IA4	24	BUSY
	25	1C5	26	IC6
	27	SHLD	28	KBINT(L)
	29	IDO	30	ID1
	31	ID2	32	ID3
	33	ID4	34	ID5
	35	ID6	36	ID 7
	37	RDRDY	38	RDSTB(L)
	39	WRRDY	40	WRSTB(L)
	41	PTRINT(L)	42	TPINT(L)
	43	ORMINT(L)	44	1RMINT(L)

Table 3-18. Pin Assignments for Connectors J3, J4, J5, J9, J10A, and J10B

Power Supplies

)

Pins 1 through 14 of the connectors (J3, J4, J5, J9, J10A, and J10B) are power supplies for devices on the bus.

Line +5 uses GND1 as a reference and provides power for all digital logic for the devices. Lines +24 and -12 use GND 3 as a reference and provide power for interface hardware such as RS-232-C drivers, printer thermal elements and take-up motor and the vacuum fluorescent display. Line +5b provides power to the nonvolatile RAM on the memory card and is not used much, if at all, on the PIO bus.

Logic Signals

All lines on the bus that aren't power supplies are TTL level lines. They are driven and buffered by MOS and CMOS devices. All of these lines are pulled up to +5V through resistors on the controller board. Table 3-19 describes each of the logic signals on the PIO bus.

SIGNAL NAME	DIRECTION	FUNCTION		
BRST(L)	To devices From controller	When low, forces all devices to their power-up state.		
ΙΑΟ-ΙΑ4	To devices From controller	These signals specify which device is talking with the controller. A 2-of-5 negative encoding scheme is used for choosing device addresses.		
BUSY	To controller From devices	A high value on this line indicates the device addressed is busy and unable to receive any messages from the controller.		
1C5,1C6	To devices	These lines specify the nature of the transaction taking place between the controller and the addressed device as specified below.		
		IC6 IC5 TRANSACTION		
		OODEVICEQUIETO1DEVICEWRITE10DEVICEREAD11DEVICEPOLL		
		Device quiet instructs the device not to assert its interrupt line until instructed otherwise. Device write and device read specify a data transfer, the direction of which is denoted from the device's viewpoint. Device poll does nothing but cause the addressed device to gate its BUSY line onto the bus.		

Tahla	3_10	PTO	Rug	Signal	lines
Table	3-13.	110	Dus	DIRUT	LTHC9

)

.

SIGNAL NAME	DIRECTION	FUNCTION
KBINT(L)	Display to controller	Each device has its own interrupt line. A TTL low voltage on a device interrupt line indicates that the device has a message to send to the controller. This can be
PRTINT(L)	Printer to controller	suppressed by the controller as indicated in the IC5, IC6 description above.
TPINT(L)	2280 Cartridge tape or micro- floppy disk driv to controller	See entry above e
ORMINT(L)	Port A to controller	See entry above
1RMINT(L)	Port B to controller	See entry above
IDO-ID7	Bidirectional between devices and controller	The 8 bits of data go here when they are transferred between the devices and the controller.
RDRDY	Controller to device	These lines provide a handshake facility for the transfer of data over the bus. See the timing diagrams provided for a clearer
RDSTB(L)	Device to controller	idea of how this handshake works. Basically, RDRDY indicates the controller has a byte for the device to read and the
WRRDY	Controller to device	RDSTB reads it; WRRDY indicates the controller can hold a byte sent by the device and WRSTB sends it.
WRSTB(L)	Device to controller	

Table 3-19. PIO Bus Signal Lines, cont.

)

SERIAL LINK

Hardware

The serial link connects the 2280 Series mainframe CPU assembly with all remote interface options, A/D Converters, digital I/O options, and analog I/O options in the Data Logger system. In this theory of operation discussion, the mainframe CPU is called the serial link controller, and the data acquisition and control options are collectively called devices.

The serial link translates TTL-level signals from the controller into RS-422 signals for communication with the devices. The RS-422 signals are sent and received over two twisted pairs of conductors. On one pair, the controller transmits, while all devices listen. On the other pair, a device selected by the controller can transmit characters to the controller, but never to other devices.

Devices on the serial link may be physically located inside the Data Logger or in an extender chassis. The serial link is routed through each device in such a way that if power is removed from any of them, communication through the link remains unbroken. The controller is equipped with a real-time interrupt that has a resolution of 31 ms. The devices have no sense of elapsed time.

General Protocol

This description deals only with the elements of the serial link protocol that are device independent. Because of the diversity of devices, this covers the most basic protocol.

Information is sent over the serial link bit-serially in the form of ASCII characters at a rate of 25K-baud. Each character consists of:

1 Start Bit
8 information bits
1 odd parity bit
1 stop bit

When the controller sends a message, the addressed device replies with (depending on the message type) either an acknowledgement or a response message. A device never initiates an exchange.

A message is sent in one or more groups. The group is the basic protocol unit and consists of four characters: three information characters followed by a check character. Some controller messages require the device to reply with an acknowledgement. The acknowledgement is a single character and can have one of only two values: ready (hex 3C), and not ready (hex C3).

Although the serial link is protected against occasional errors in transmission by a two-stage error recovery system, the check bits (character parity and longitudinal parity) first detect an error. The protocol then recovers by repeating the transmission.

SECTION 4

MAINTENANCE

CONTENTS

)

Introduction L	1-2
General Maintenance 4	1-2
Line Voltage Selection 4	1-2
Fuse Replacement	1 -2
General Cleaning	1-4
PCA Cleaning	1-4
Fan Filter Cleaning 4	
Access Procedures 4	1-7
Access to Options 4	1-7
Top and Bottom Cover Removal 4	1-7
Power Supply Access 4	1-9
Front Panel Access 4	1-9
Transformer Assembly Access4	
Printer Access 4	
Disk Drive Access	1-11
Fan Motor and Display Assembly Access 4	1-12

INTRODUCTION

This section of the 2280 Series Service Manual contains internal access procedures for all major assemblies, and cleaning and lubrication instructions for the Data Logger standard mainframe assemblies.

GENERAL MAINTENANCE

Line Voltage Selection

The Data Logger will operate from any of four ac line voltages at either 50 or 60 Hz. Two switches located on the Transformer Assembly must be preset to configure the Data Logger to operate from a specific ac line voltage. Fuse F1 must have the proper rating for the ac input voltage selected.

To gain access to the line voltage switches, follow the steps for Transformer Assembly Access. Figure 4-1 shows the location of the line voltage select switches. Set the switches to the positions given in Table 4-1. Whenever the line voltage switches are checked or set, make sure that the fuse rating is the same as that shown in Table 4-1.

Fuse Replacement

There are two fuses located just above the ac power input connector on the extreme lower left of the Data Logger rear panel. Fuse F1 is the ac input fuse and fuse F2 is the dc input fuse. Refer to the rear panel decal or Table 4-1 for correct fuse ratings for each voltage range.

To check or replace the fuses, unscrew the fuse covers with a slotted screwdriver or adjustment tool. After each fuse has been checked or replaced, reinstall the fuse covers.

AC INPUT VOLTAGE	E F1 VALUE	S1 POSITION (DOT SHOWING)	S2 POSITION (DOT SHOWING)
90-110V ac	1.5A Slow	Red Dot (up)	White Dot (down)
108-132V ac	1.5A Slow	Red Dot (up)	Red Dot (up)
198-242V ac	.75A Slow	White Dot (down)	White Dot (down)
216-250V ac	.75A Slow	White Dot (down)	Red Dot (up)

Table 4-1. Fuse Ratings and Line Voltage Select Switches



Figure 4-1. Line Voltage Select Switches (2280A shown)

General Cleaning

Before cleaning any part of the Data Logger, read the following words of caution:

- o Do not use aromatic hydrocarbons or chlorinated solvents for cleaning. They may damage plastic materials used in the instrument.
- o Do not handle the PCA's by the connector pins; handle them by the edges. Oil from the skin contaminates the PCA and will degrade measurement accuracy.
- o Improper handling may also cause instantaneous or delayed electrostatic discharge damage. The yellow "Static Awareness" sheet inserted near the front of this manual explains some of the hazards associated with static electricity and sensitive components.
- o Do not use a static-inducing vacuum brush to clean PCA's. Possible electrostatic discharge can damage sensitive components.

Clean the Data Logger periodically to remove dust, grease, and other contamination. The Data Logger case may be cleaned using a soft cloth dampened with a mild solution of detergent and water. Dry the case after cleaning.

PCA Cleaning

If visual inspection reveals significant contamination on printed circuit board surfaces, dust may be blown off using low pressure (<20psi) air. If air is not available, clean the PCA's with commercial water-based cleaning equipment.

If commercial water-based cleaning equipment is not available, clean the PCA's by holding them under warm, running water. Observe the following precautions when using water-based cleaning equipment:

- 1. Read all precautions listed above under General Cleaning.
- 2. If hand washing, gently brush the board surfaces under running water with a very clean bristle paint brush.
- 3. Remove all PCA shielding covers and relay piggy-back assemblies.
- 4. In areas with hard water, use either deionized or distilled water for a final wash to remove ions left by the hard water wash.
- 5. Dry all PCA's thoroughly. Use a low-temperature drying chamber or an infrared drying rack with a temperature range between 38 to and 46 degrees C (100 and 120 degrees F).

- 6. If a drying chamber or infrared drying rack is not available, air-dry the PCA's at room temperature for a minimum of 48 hours before reassembling.
- 7. Use a mixture of 70% isopropyl alcohol and 30% water and a lint-free cloth to clean edge connector contacts. Never use an eraser to clean connector contacts; it will generate static or abrade the gold plating on the contacts.

Fan Filter Cleaning

The fan filter should be cleaned periodically to ensure adequate ventilation and clean air. To gain access to the fan filter, follow the steps under the heading Fan Motor and Display Assembly Access. Then use the following procedure to clean the fan filter:

- Remove the center grill from the plastic fan-filter holder by snapping it out of the surrounding plastic shell as shown in Figure 4-2.
- 2. Remove the filter element from the plastic shell, and wash it in a solution of mild detergent and water.
- 3. Dry the filter element thoroughly.
- 4. Replace the filter element in the plastic shell, then reinstall the center grill section over the filter element.
- 5. Close and secure the front panel.



Figure 4-2. Fan Filter Assembly

ACCESS PROCEDURES

)

The following procedures provide step-by-step instructions for gaining access to all major assemblies and various internal switches in the Data Logger. Refer to Figure 4-3 for the location of the major assemblies on the Data Logger chassis.

WARNING

THE DATA LOGGER CONTAINS HIGH VOLTAGES THAT CAN BE DANGEROUS OR FATAL. ONLY QUALIFIED PERSONNEL SHOULD ATTEMPT TO SERVICE THE EQUIPMENT. TURN OFF THE DATA LOGGER AND REMOVE ALL POWER SOURCES BEFORE PERFORMING ANY OF THE FOLLOWING ACCESS PROCEDURES.

Access To Options

Interface, measurement and control, and connector options for the Data Logger are accessible from the rear of the instrument. An option PCA or connector option may be removed by loosening the two retaining screws, one on each side, and pulling the option PCA out of the back of the data logger. Measurement and control options and A/D Converters mount in the horizontal slots in the rear of the Data Logger. Interface options, such as the RS-232-C and IEEE-488 options, mount in the two vertical option slots just to the left of the horizontal option slots (viewed from the rear).

Top And Bottom Cover Removal

Some of the access procedures require removing the top or bottom covers, or both. Use the following procedure to remove the covers:

- 1. Locate the single retaining screw in the rear edge of each cover, at the center of the cover.
- 2. Remove the two retaining screws.
- 3. Remove the 4 screws at the ends of both side handles, and remove the two handles.
- 4. Remove the 10 screws from the center of both sides.
- 5. Slide the cover toward the rear of the case to release the front edge of the cover. (The front edge of the cover is fitted under the bezel at the front of the Data Logger.)
- 6. Flex the sides slightly outward and lift the cover clear of the chassis, being careful not to scratch the rear bezel.
- 7. To reinstall the cover, reverse the preceding steps.



Figure 4-3. Major Assemblies on the Data Logger Chassis (2280 shown)

Power Supply Access

Power supply circuitry is mounted on a PCA installed behind the left-most rear panel section, as viewed from the rear. To remove the power supply PCA, use the following procedure:

- 1. Disconnect the line power cord from the rear panel input connector.
- 2. Remove the single screw located below and to the right of the lower rear panel D-connector (J25), or on newer units, remove the 4 jacksocket screws that fasten the panel to J23 and J25.
- 3. Remove the two screws (one at the top and one at the bottom) that secure the panel to the Data Logger chassis.
- 4. Pull the panel out slightly and move it to the left, being careful not to strain the connected wiring.
- 5. Pull the power supply PCA's out of the chassis, past the rear panel.
- 6. Reverse the previous steps to reinstall the power supply PCA.

Front Panel Access

To reach the Printer Interface Assembly, Microfloppy Interface Assembly, Cartridge Tape Interface Assembly (Option -214), Controller Assembly, Memory Assembly, Math Coprocessor Assembly (Option -211), Display Board, or Transformer Assembly, the front panel must be opened. To gain access to any of these assemblies, use the following procedure:

- 1. Open the drive dust cover door.
- 2. Loosen the captive screw located below the left end of the slot.
- 3. Pull the printer unit out until the slide is fully extended.
- 4. Loosen the captive screw just below the right edge of the drive drive unit, at the top edge of the printer opening.
- 5. Loosen the captive screw located just below the programming keys, at the bottom of the front panel.
- 6. Pull on the drive slot end of the front panel, and swing the front panel open.
- 7. There may be up to six PCA's mounted in slots behind the front panel. From left to right, viewed from the front, they are: Printer Interface Assembly, either Microfloppy Interface or Cartridge Interface Assembly, Controller Assembly, Memory Assembly, Math Coprocessor Assembly, and, mounted on the right side of the chassis, the Transformer Assembly. The Cartridge Interface and the Math Coprocessor Assemblies are options, and need not be in place for basic instrument operation.
Transformer Assembly Access

WARNING

TO PREVENT ELECTRIC SHOCK, REMOVE ALL LINE POWER AND INPUT SIGNAL LINES BEFORE STARTING THIS PROCEDURE.

To gain access to the Transformer Assembly, perform the following steps:

- 1. Remove the top and bottom covers using the procedure given previously.
- 2. The Transformer Assembly is mounted on the right side of the chassis, behind the front panel. Follow the preceding steps to open the instrument front panel.
- 3. Remove the fan motor mounted on the inside of the front panel by removing the two bottom and the top-right fan mounting screws.
- 4. Unplug all connectors attached to the front of the Transformer Assembly.
- 5. Remove both the top and bottom screws that hold the assembly to the chassis.
- 6. Pull the assembly out the front of the instrument.
- 7. Reverse the previous steps to reinstall the transformer assembly.

Printer Access

To remove the printer from the Data Logger chassis, use the following procedure:

- 1. Remove the top instrument cover as instructed in the cover removal procedure.
- 2. Press the latch at the left side of the printer to release it, and pull the printer out until the printer slide is fully extended.
- 3. Open the front access panel (refer to the front panel access procedure), and disconnect the printer cable clamp from the top of the chassis.
- 4. Remove the PCA retainer from the Printer Interface PCA.
- 5. Remove the microfloppy or Tape Interface Assembly (whichever is installed) just far enough to gain access to the drive's cables. Disconnect the drive cables.
- 6. Slide the Printer Interface PCA out far enough to disconnect the printer cable, then disconnect the printer cable.

- 7. Remove the Printer Interface PCA.
- 8. Push the printer cable behind the sheet-metal partition and out through the printer opening.
- 9. From the bottom of the unit, remove the three screws that secure the printer to the printer slide.
- 10. To reinstall the printer, reverse the previous steps.

Disk Drive Access

)

To remove the Microfloppy Disk Drive, use the following procedure:

- 1. Remove the top instrument cover as instructed in the cover removal procedure.
- 2. Open the front access panel as instructed in the Front Panel Access procedure.
- 3. Remove the PCA retainer from the chassis.
- 4. Remove the Microfloppy Interface Assembly just far enough to gain access to the disk drive cables.
- 5. Disconnect the two disk drive cables from the Interface Assembly.
- 6. Cut the cable tie securing the disk drive cable to the instrument top chassis.
- 7. Remove the four screws securing the disk drive to the instrument top chassis.
- 8. Remove the cables from the disk drive and the four screws securing the drive to the bracket.
- 9. To reinstall the Disk Drive, reverse the procedure.

NOTE

Observe cable polarity. Pin 1 (red stripe) of the disk drive cable must connect to Pin 1 of the Interface Assembly. Pin 1 (red wire) of the disk drive power cable must connect to Pin 1 of the two-pin connector on the Interface Assembly.

Fan Motor And Display Assembly Access

To remove the Fan Motor and Display Assembly, use the following procedure:

)

- 1. Perform the front panel access procedure.
- 2. Disconnect the gray, flat cable from the Display board.
- 3. Remove the fan by removing the two bottom and the top right fan mounting screws. (The top left screw holds the filter housing to the fan housing, but does not hold the assembly to the front panel).
- 4. Remove the three remaining screws that hold the Display Assembly to the front panel.
- 5. Disconnect the two ribbon cables that connect the Display Assembly to the keyboard.
- 6. To reinstall the Display Assembly and Fan Motor, reverse the previous steps.





Some semiconductors and custom IC's can be damaged by electrostatic discharge during handling. This notice explains how you can minimize the chances of destroying such devices by:

- 1. Knowing that there is a problem.
- 2. Learning the guidelines for handling them.
- 3. Using the procedures, and packaging and bench techniques that are recommended.

The Static Sensitive (S.S.) devices are identified in the Fluke technical manual parts list with the symbol " 🚫 "

The following practices should be followed to minimize damage to S.S. devices.



1. MINIMIZE HANDLING



2. KEEP PARTS IN ORIGINAL CONTAINERS UNTIL READY FOR USE.



3. DISCHARGE PERSONAL STATIC BEFORE HANDLING DEVICES. USE A HIGH RESIS-TANCE GROUNDING WRIST STRAP.



4. HANDLE S.S. DEVICES BY THE BODY



5. USE STATIC SHIELDING CONTAINERS FOR HANDLING AND TRANSPORT



6. DO NOT SLIDE S.S. DEVICES OVER ANY SURFACE



7. AVOID PLASTIC, VINYL AND STYROFOAM® IN WORK AREA

> PORTIONS REPRINTED WITH PERMISSION FROM TEKTRONIX, INC. AND GENERAL DYNAMICS, POMONA DIV.



8. WHEN REMOVING PLUG-IN ASSEMBLIES, HANDLE ONLY BY NON-CONDUCTIVE EDGES AND NEVER TOUCH OPEN EDGE CONNECTOR EXCEPT AT STATIC-FREE WORK STATION. PLACING SHORTING STRIPS ON EDGE CONNECTOR HELPS TO PROTECT INSTALLED SS DEVICES.



- 9. HANDLE S.S. DEVICES ONLY AT A STATIC-FREE WORK STATION
- 10. ONLY ANTI-STATIC TYPE SOLDER-SUCKERS SHOULD BE USED.
- 11. ONLY GROUNDED TIP SOLDERING IRONS SHOULD BE USED.

A complete line of static shielding bags and accessories is available from Fluke Parts Department, Telephone 800-526-4731 or write to:

JOHN FLUKE MFG. CO., INC. PARTS DEPT. M/S 86 9028 EVERGREEN WAY EVERETT, WA 98204

SECTION 5

TROUBLESHOOTING

CONTENTS

)

Introduction	5-2
Performance Testing	5-3
System Diagnostics	5-3
Entering And Running System Tests	5-3
Summary of System Diagnostics	5-4
Performance Test Procedures	5-10
Display And Keyboard Performance Test	5-10
Functional Capability Performance Test	5-12
Serial Link Performance Test	5-18
Printer Performance Test	5-21
Microfloppy Disk Drive	5-24
Interface Communication Test	
Calibration And Adjustments	5-28
Power Supply Calibration	
Audio Tone Adjustment	
Printer Calibration	

INTRODUCTION

Troubleshooting information is presented in this Section in the form of system diagnostics and performance test procedures. These tests are intended to assist in isolating a malfunction to the printed circuit assembly level.

The system diagnostics and performance test procedures are also recommended as an acceptance test when the instrument is first received, and later as a preventative maintenance tool to verify proper operation and performance accuracy.

Once the defective circuit board assembly is identified, we recommend that that repair be accomplished using the Fluke Module Exchange Program. Please refer to the Introduction in Section 1. However, a qualified user can troubleshoot 2280 Series circuit boards to the component level using the Theory of Operation section and schematics for required data. Before troubleshooting, however, contact a Fluke Service Representative.

PERFORMANCE TESTING

The following paragraphs describe system diagnostic and performance verification tests. These tests can be used to compare the instrument's performance to specifications located in the appendix. The various diagnostic tests contained in the Data Logger software, which are selected and run through the system test menu, are summarized under the heading System Diagnostics. By selecting the appropriate test from menu prompted choices, a suspected fault can be investigated to isolate a problem quickly.

Under the heading Performance Test Procedures, a series of comprehensive verification tests, divided into specific circuit sections, are given. The performance tests incorporate some of the system diagnostic tests, but also require connecting test equipment and entering menu-driven programming steps. The performance tests can be used as a complete performance verification test for the Data Logger, or as thorough diagnostic tests for specific circuit sections.

System Diagnostics

A system test can be initiated after power-up when the keyswitch is in the PROGRAM position. The user can request system tests for any of seven system elements: the Controller, Math Coprocessor, Keyboard/Display, Microfloppy or Cartridge Tape (depending on Data Logger model), Port A, Port B, or Serial Link. The following five steps describe how to enter the System Test Menu, execute a desired test, and leave the System Test Menu. The function of each of the system diagnostic tests and the meaning of the prompts resulting from each test are described in the Summary of System Diagnostics subsection.

NOTE

The Math Coprocessor (Option 2280A-211) was formerly named Advanced Math Processor.

Entering And Running System Tests

1. Enter the System Test Menu from the Main Menu by pressing the "S" key. The Data Logger acknowledges with the prompt:

<S> SYSTEM DIAGNOSTICS

2. Press the ENTER key. The prompt becomes:

S: DEVICE TO TEST $\langle 1-7 \rangle$? 1

Now, the system is ready for you to choose a test from the System Test Menu. The seven system tests as they are shown on the Data Logger display are:

S<1> CONTROLLER AND MEMORY S<2> KEYBOARD AND DISPLAY S<3> PORT A S<4> PORT B S<5> DC 100 CARTRIDGE TAPE DRIVE (2280A and 2280B only) S<5> DISK DRIVE (2286A only) S<6> ADVANCED MATH PROCESSOR (2280A and 2280B only) S<6> MATH COPROCESSOR (2286A only) S<7> SERIAL LINK

3. Select the circuit section to be tested by pressing the appropriate number followed by the ENTER key. Several test functions can be performed on each of the seven circuit sections, with the exception of the Serial Link section. For each device, where n is the number of tests for that device, the prompt becomes:

TEST $\langle 1-n \rangle$? 1

4. Select, by number, a particular test to be performed. When the selection has been made and ENTER is pressed, the prompt TEST IN PROGRESS is displayed. The test results are then displayed on the front panel, indicating that either the test was successful (TEST PASSED) or that it has failed (TEST FAILED). Some tests also provide other helpful prompts. To step through and acknowledge these results, press EXIT successively to view each test result response until there are no more. Press EXIT twice to return to the system test menu and obtain the following prompt:

S: DEVICE TO TEST <1-7>?

5. When all desired tests are completed, press the EXIT key. The Data Logger will execute a power-on sequence and return to the Main Menu.

Summary of System Diagnostics

In the following summary, the function of each test is described, and an explanation of the prompts resulting from each test is given. This summary can be used as a guide through the system diagnostic tests once the steps in the preceding paragraphs have been read and understood. The capitalized headings throughout this summary are identical to the actual Data Logger prompt. Under each heading is a phrase that describes what takes place when that test is invoked.

Caution

The RAM test for the controller, and the full RAM test for the Math Coprocessor will erase the configuration program. Before starting this test, make sure your program can be conveniently reloaded when the test is complete.

S<1> CONTROLLER AND MEMORY

)

<1> ROM CHECKSUM TEST

This reads each ROM to see if the information stored in it is still correct. If any information has changed, the following error message is displayed:

XUnn ROM CHECKSUM TEST FAILED

(Where X = C for Controller Assembly or M for Memory assembly, and Unn = Reference designation of the faulty part, indicated by a one or two-digit number).

To acknowledge the error message, press EXIT. If there are errors in multiple ROMs, the additional reference designations can be displayed by sequentially pressing EXIT.

<2> RAM TEST (destroys the configuration program)

The RAM TEST Checks memory for proper read, write, and address decoding by performing a sequential write and read at every RAM location. If any RAM location fails, the following failure message is displayed:

XUnn RAM TEST FAILED

(Where X = C for Controller Assembly or M for Memory assembly, and Unn = Reference designation of the faulty RAM).

S<2> DISPLAY AND KEYBOARD

<1> DEVICE/CONTROLLER INTERFACE TEST

This tests the internal communication between the Display/Keyboard Assembly and the Controller board.

<2> PAINT CHARACTERS TEST

This lights up on all dots on the display.

<3> HORIZONTAL LINES TEST

This prints three horizontal lines across the full length of the display.

<4> VERTICAL LINES TEST

This prints a vertical line pattern across the display.

<5> KEYBOARD LED'S TEST

This sequentially lights all keyboard LEDs in the following order: Scan, Plot, Remote/Local, Alarm Ack, Single Scan, and Monitor.

<6> KEYBOARD TEST

This allows all keyboard buttons to be checked by echoing the depressed key to the display.

- S<3> PORT A
 - <1> DEVICE CONTROLLER INTERFACE

This tests the internal communication between the interface board and the controller board.

If Option 2280A-341 RS-232-C Interface is installed, tests $\langle 2 \rangle$ through $\langle 4 \rangle$ can be performed:

<2> RAM TEST

This ensures that the RS-232-C board RAM is completely functional by performing a sequential read after write at every RAM location.

<3> UART TEST

This verifies Universal Asynchronous Receiver-Transmitter operation on the interface option PCA.

<4> RS-232 CONTROL LINE TEST

This tests the control lines accessible through J22. Table 5-1 shows the proper connection.

Table 5-1. Connection For RS-232 Control Line Test

F	rom		Тс	
Pin Number	Mnemonic		Pin Number	Mnemonic
5	CTS		4	RTS
6	DSR		20	DTR
8	RLSD	- i	20	DTR

If Option 2280A-342 IEEE-488 Interface is installed, the following test can be performed:

<2> INTERNAL BUS TEST

This verifies operation of the IEEE-488 Interface assembly's CPU.

S<4> PORT B

)

(Same as Port A)

S<5> DC-100 CARTRIDGE TAPE DRIVE (2280A and 2280B only)

<1> DEVICE/CONTROLLER I/F TEST

This tests the internal communications between the Cartridge Tape Drive board and the Controller board.

<2> ROM CHECKSUM TEST

This checks the ROM to see if the information contained in it is still correct.

<3> RAM TEST

This ensures that the cartridge interface RAM is completely functional by performing a sequential read after write at every RAM location.

<4> ENCODE/DECODE TEST

This verifies the operation of the encoding and decoding circuitry by routing the output of one into the input of the other and checking the result.

<5> TAPE DRIVE READ/WRITE

This writes known blocks of data to the tape, reads the data from the tape, and compares the data read to the original data.

S<5> MICROFLOPPY DISK DRIVE (2286A only)

<1> DEVICE/CONTROLLER INTERFACE TEST

This tests the internal communications between the Microfloppy Interface board and the Controller board.

<2> ROM CHECKSUM TEST

This checks the Microfloppy Interface ROM to see if the information contained in it is still correct.

<3> RAM TEST

This tests the Microfloppy Interface RAM for proper read, write, and addressing by performing a write and read at every RAM location.

<4> DISK DRIVE READ/WRITE TEST

This writes known sectors of data to the disk and verifies the data by reading it back from the disk. This test destroys any data that was previously on the disk.

S<6> Math Coprocessor

<1> ITEMS FAILED AT POWER UP

This displays the errors encountered during the math board power-up self tests. Possible errors are:

MATH BOARD INTERFACE FAILED INCOMPATIBLE MATH BOARD SOFTWARE MATH BOARD ROM CHECKSUM TEST FAILED MATH BOARD RAM TEST FAILED MATH BOARD APU TEST FAILED MATH BOARD DOES NOT RESPOND

<2> ROM CHECKSUM TEST

This checks each ROM on the Math Board to see if the information stored in it is still correct. If the information has changed, the following error message is displayed:

Unn ROM CHECKSUM TEST FAILED

(Where Unn is the reference designation of the faulty part).

<3> MATH BOARD RAM TEST

This ensures that the Math Board RAM is completely functional by performing a sequential read after write at every RAM location.

<4> FULL RAM TEST (destroys the configuration programming)

This checks the RAM for proper internal and external read, write, and address decoding by performing sequential write and reads at every RAM location. If any RAM location fails, the following failure message is displayed:

AUnn RAM TEST FAILED

(Where A indicates the Math Coprocessor Assembly, and Unn indicates the reference designation of the failed RAM).

<5> SIMPLE APU (Math Coprocessor) TEST

This causes the math board CPU to run some simple mathematical tests on the math processor.

<6> COMPLEX APU (Math Coprocessor) TEST

The Math Board CPU runs a full functional test on the math processor.

S<7> Serial Link

The serial link performance test verifies the ability of the Data Logger to communicate using the serial link. The serial link connects the Data Logger controller to serial link options (that must be installed in the mainframe to perform this test). Serial link options for the Data Logger include:

- o Option 2280A-161 High Performance A/D Converter
- o Option 2280B-167 Counter/Totalizer
- o Option 2280A-168 Digital I/O Assembly
- o Option 2280B-170 Analog Output

To run the test, a one-to-four-digit number equal to the first channel number associated with the serial link device must be entered (see Serial Link Performance Test in the Performance Test Procedures section following). The Data Logger then attempts to communicate through the serial link to the option.

PERFORMANCE TEST PROCEDURES

The following six procedures provide a comprehensive test sequence for the Data Logger mainframe. Each procedure tests different features or functions of the Data Logger mainframe. The six test procedures are:

- o Display and Keyboard
- o Functional Capability
- o Serial Link
- o Printer
- o Microfloppy Disk Drive (2286A only)
- o Interface Communication*

Note that the interface communication test is followed by an asterisk. An asterisk indicates that the procedure is an optional test which may be required in some cases, but not all, since the Data Logger is often operated without using a remote interface.

The basic performance test procedures require only standard mainframe assemblies; no other equipment is required. However, some of the optional tests do require additional options. Data Logger options necessary to perform all tests are listed in Table 5-2.

Table 5-2. Options Necessary for Full Performance Testing

OPTION NUMBER	OPTION NAME
2280A-211	Math Coprocessor
2280A-161	High Performance A/D Converter
2280A-162	Thermocouple/DC Volts Scanner
2280A-341	RS-232-C Interface
2280A-342	IEEE-488 Interface

Display And Keyboard Performance Test

1. Disconnect the ac power line cord and all other high voltage inputs.

WARNING

HIGH VOLTAGE IS PRESENT INSIDE THE FRONT PANEL WHEN AC OR DC POWER IS CONNECTED. USE EXTREME CAUTION WHILE PERFORMING THE FOLLOWING STEPS.

- 2. Disconnect any external devices connected to the Data Logger mainframe (i.e., IEEE-488 or RS-232-C interfaces).
- 3. Verify line voltage selection and correct fuse ratings (checking the line voltage selection switches requires opening the front panel. Refer to the front panel access procedure, Figure 4-1 and Table 4-1).
- 4. Apply either line or battery power to the Data Logger.
- 5. While depressing the ENTER key on the keyboard, turn the keyswitch from the OFF position to the PROGRAM position. Hold the ENTER key until you see the following results:

All dots in all display characters should light.

After 8 seconds:

The display should change to 3 horizontal lines that are continuous across all 40 display characters. Verify that no other dots are displayed.

After 8 more seconds:

The display should appear as follows:

| | | | | | | | (continuing across the|dig 1| |dig 2| |dig 3| |dig 4| entire display)

After 8 more seconds:

The keyboard LEDs associated with the SCAN, PLOT, REMOTE/LOCAL, ALARM ACK, SINGLE SCAN, and MONITOR keys should light one at a time, in the order listed. Verify that all six LEDs light.

The Data Logger should then display:

KEYBOARD TEST: PRESS <EXIT> WHEN DONE

6. Press the following keys and verify that the correct characters appear on the display in the order entered:

ABCDEFGHIJKLMNOPQRSTUVWXYZ.0123456789+-*/

7. Press ENTER. The Data Logger should display:

KEYBOARD TEST: PRESS <EXIT> WHEN DONE

8. Press the following keys:

SCAN, SINGLE SCAN, PLOT, MONITOR, ACK, LOCAL, CLEAR, UP-ARROW, DOWN-ARROW, RIGHT-ARROW, LEFT-ARROW, SPACE, (,), =, DELETE CHAR

)

Verify that the Data Logger displays:

&#;%@"\[]>< ()=[]

9. Press EXIT. The Data Logger should display:

MAIN MENU CHOICE <M FOR MENU>? A

- 10. Press the ENTER key. A tone should issue from the front panel. Ensure tone is of acceptable loudness. If it is not, refer to the calibration procedures in this section.
- 11. Press EXIT repeatedly until the Data Logger displays:

MAIN MENU CHOICE <M FOR MENU>? A

12. The display and keyboard performance test is complete.

Functional Capability Performance Test

The following test verifies that the Data Logger mainframe is functional. Interface communication, the serial link, the Disk Drive, the Cartridge Tape option, and the Math Coprocessor option are not tested here.

1. Turn the Data Logger keyswitch to OFF. Disconnect the ac line power cord and all other high voltage inputs.

WARNING

HIGH VOLTAGE IS PRESENT INSIDE THE DATA LOGGER WHEN AC OR DC POWER IS CONNECTED. DISCONNECT POWER FROM THE DATA LOGGER BEFORE PERFORMING THE FOLLOWING STEPS.

- 2. Pull out the Printer assembly and verify that the PRINTER switch is in the ON position (refer to Figure 5-1).
- 3. Push the printer back into the case, and reconnect the power input (ac line cord or battery).
- 4. Turn the keyswitch to PROGRAM. After a few seconds, the Data Logger should display:

MAIN MENU CHOICE <M FOR MENU>? A

- 5. Repeatedly press the down-arrow key. The Data Logger should display in sequence:
 - <A> PROGRAM A CHANNEL OR BLOCK
 - <F> PROGRAM AN ALARM LIST
 - <K> PROGRAM A SCAN GROUP
 - <P>> PROGRAM PLOT PARAMETERS
 - <U> PROGRAM OUTPUT DEVICE PARAMETERS
 - <Z> PROGRAM SYSTEM PARAMETERS
 - **<D> TRANSFER DATA**
 - <T> PERFORM A TAPE FUNCTION (2280A, and 2280B only)
 - <T> PERFORM A DISK FUNCTION (2286A only)
 - <L> LIST PROGRAM AND CONFIGURATION
 - <E> ERASE ALL OF PROGRAM MEMORY
 - <S> SYSTEM DIAGNOSTICS

NOTE

 $\langle D \rangle$ TRANSFER DATA or $\langle T \rangle$ PERFORM A TAPE or DISK FUNCTION will not be displayed on a 2285B Data Logger.

6. Press EXIT. The Data Logger should display:

MAIN MENU CHOICE <M FOR MENU>? A



Figure 5-1. Printer On/Off Switch Location (2280A shown)

7. Execute the Controller ROM self-test by performing the steps listed in Table 5-3.

STEP	KEYSTROKE DATA LOGGER PROMPT		
1		MAIN MENU CHOICE <m for="" menu="">?</m>	
2	S	<s> SYSTEM DIAGNOSTICS</s>	
3	ENTER	S: DEVICE TO TEST <1-7>? 1	
4	ENTER	S1: TEST <1,2>? 1	
5	1	S1 <1> ROM CHECKSUM TEST	
6	ENTER		

Table 5-3. ROM Self-Test Programming Steps

8. After a short delay, verify that the Data Logger displays:

TEST PASSED

9. If the unit fails the test, the following error message is displayed:

XUnn ROM CHECKSUM TEST FAILED

(Where X = C for Controller Assembly or M for Memory Assembly, and Unn = the reference designation of the faulty part, indicated by a one-or-two-digit number).

10. Execute the RAM self-test by performing the steps in Table 5-4.

STEP	KEYSTROKE(S)	DATA LOGGER PROMPT
1 2 3 4	EXIT ENTER Y ENTER	S1: TEST <1,2>? 2 REALLY (DESTROYS USER PROGRAM) <y,n>? N REALLY (DESTROYS USER PROGRAM) <y,n>? Y</y,n></y,n>

Table 5-4. RAM Self-Test Programming Steps

11. After a maximum of 30 seconds, verify that the Data Logger displays:

TEST PASSED

12. If the unit fails the test, the following error message is displayed:

XUnn RAM TEST FAILED

(Where X = C for Controller Assembly or M for Memory Assembly, and Unn = Reference designation symbol for the faulty RAM).

- 13. Depress the EXIT key three times to return to the main menu prompt.
- 14. Program a scan group and time interval using the steps given in Table 5-5.

Table 5-5. Scan Group and Time Interval Programming Steps

STEP	KEYSTROKE	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">? A</m>
2	E	<e> ERASE ALL OF PROGRAM MEMORY</e>
3 4	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>
	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>
5 6	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>
6	K	<k> PROGRAM A SCAN GROUP</k>
7	ENTER	SCAN GROUP NUMBER = 0
8	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
9	ENTER	K: SCAN GROUP MENU CHOICE <1-5>? 1
10	ENTER	SCAN GROUP LABEL <40 CHRS MAX>=
. 11	SGL	SCAN GROUP LABEL <40 CHRS MAX>= SGL
12	ENTER	K: SCAN GROUP MENU CHOICE <1-5>? 2
13	ENTER	CL:
14	CO9	CL: CO9
15	ENTER	CL:
16	ENTER	K: SCAN GROUP MENU CHOICE <1-5>? 3
17	ENTER	K3: TRIGGER MODE <1-6>? 1
18	2	K3<2> TIME INTERVAL SCAN
19	ENTER	TIME INTERVAL =
20	00.00.15	TIME INTERVAL = 00:00:15
21	ENTER	K: SCAN GROUP MENU CHOICE <1-5>? 4
22	ENTER	K4: DEVICE <1-5>? 1
23	2	K4<2> PRINTER
24	ENTER	K42: TYPE OF DATA <1-4>? 1
25	2	K42<2> ALL DATA
26	ENTER	K4: DEVICE <1-5>? 3
27	EXIT	K: SCAN GROUP MENU CHOICE <1-5>? 5
28	EXIT	SCAN GROUP NUMBER = 0
29	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>

15. Press the SCAN key. The SCAN indicator should light, and the Data Logger should print the following:

BEGIN S SGL C C C C C C C C C C C C C C C	SCAN GROUP 0 1 2 3 4 5 6 7 8 9	0	DD .00000 .00000 .00000 .00000 .00000 .00000 .00000 .00000 .00000	MMM	ΥΥ	AA:AA:AA
END SCA	N GROUP O		DD	MMM	YY	BB:BB:BB
BEGIN S SGL	SCAN GROUP	0	DD	MMM	YY	CC:CC:CC
с с с с с с с с с с с с с с	0 1 2 3 4		.00000 .00000 .00000 .00000			
	5 6		.00000 .00000 .00000			
С С С	7 8 9		.00000 .00000 .00000			

END SCAN GROUP 0

)

DD MMM YY XX:XX:XX

.

DD MMM YY is the current date (day month year). AA:AA:AA is the current time (hours : minutes : seconds). (Date and time will be correct only if they have been loaded.) BB:BB:BB is between 2 and 4 seconds after time AA:AA:AA. CC:CC:CC is exactly 15 seconds after time AA:AA:AA.

- 16. Press SCAN again. The Data Logger should stop printing and the SCAN indicator should extinguish.
- 17. Enter the steps in Table 5-6 to test the system clock:

STEP	KEYSTROKE	DATA LOGGER PROMPT
1 2 3 4 5 6 7 8 9	Z ENTER 2 ENTER 23.59.45 ENTER 31 DEC 89 ENTER	MAIN MENU CHOICE <m for="" menu="">? A <z> PROGRAM SYSTEM PARAMETERS Z:SYSTEM MENU CHOICE <1-7>? 1 Z<2> CALENDAR DATE AND TIME TIME = TIME = 23:59:45 DATE = DATE = 31 DEC 89 Z:SYSTEM MENU CHOICE <1-7>? 3</z></m>
10	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>

Table 5-6. System Clock Self-Test Programming Steps

18. Press SCAN. The Data Logger should print:

BEGIN SGL	SCAN GROUP	0	1	JAN	9 0	AA:AA:AA
C	0	.0000	0			
С	1	.0000	0			
С	2	.0000	0			
С	3	.0000	0			
С	4	.0000	0			
С	5	.0000	0			
С	6	.0000	0			
С	7	.0000	0			
С	8	.0000	0			
С	9	.0000	0			

Where AA:AA:AA is 23:59:45 plus the time lapse between performing steps 17 and 18.

19. The functional capabilities performance test is complete.

Serial Link Performance Test

The serial link performance test verifies the ability of the Data Logger to communicate using the serial link. The serial link connects the controller to serial link options. One option must be installed in the mainframe to perform this test. Serial link options for the Data Logger include:

```
ο
     Option 2280A-161 High Performance A/D Converter
     Option 2280B-167 Counter/Totalizer
0
```

- Option 2280A-168 Digital I/O Assembly 0
- Option 2280B-170 Analog Output ο

To run the Serial Link Performance Test, perform the following steps:

1. Disconnect the Data Logger line power cord, the dc input, and all high-voltage inputs from the Data Logger.

WARNING

HIGH VOLTAGE IS PRESENT INSIDE THE DATA LOGGER WHEN AC OR DC POWER IS CONNECTED. DISCONNECT POWER FROM THE DATA LOGGER BEFORE PERFORMING THE FOLLOWING STEPS.

- 2. Remove all serial link options (listed above) from the mainframe.
- 3. Select one serial link option and set the address on that option to 0 (see Figure 5-2 for the location of the address select switch), then reinstall that option.
- 4. Apply input power to the Data Logger (ac line or battery).
- 5. Turn the keyswitch to PROGRAM. The Data Logger should display:

MAIN MENU CHOICE <M FOR MENU>? A

6. Execute the serial link self-test by entering the steps given in Table 5-7.

Table 5-7. Serial Link Self Test Programming Steps

STEP	KEYSTROKE	DATA LOGGER PROMPT
1 2 3 4 5 6 7	S ENTER 7 ENTER 0 ENTER	MAIN MENU CHOICE <m for="" menu="">? A <s> SYSTEM DIAGNOSTICS S: DEVICE TO TEST <1-7>? 1 S<7> SERIAL LINK CHANNEL NUMBER = CO CHANNEL NUMBER = 0</s></m>

7. After a short delay, verify that the Data Logger displays:

TEST PASSED

8. The serial link performance test is complete.

The serial link self-test also provides a superficial operating test for any serial link options in the system. To test an individual suspected serial link option, run its performance test (located in that option's subsection in this manual.



Figure 5-2. Serial Link Option Address Switch (2280A-161 shown)

Printer Performance Test

The printer performance test verifies that the printer is fully operational. Use the following procedure to test the printer.

1. Turn the keyswitch to OFF. Disconnect the Data Logger line power input and any other high-voltage inputs.

WARNING

HIGH VOLTAGE IS PRESENT INSIDE THE DATA LOGGER WHEN AC OR DC POWER IS CONNECTED. DISCONNECT POWER FROM THE DATA LOGGER BEFORE PERFORMING THE FOLLOWING STEPS.

- 2. Disconnect any external devices from the Data Logger mainframe (i.e., IEEE-488 or RS-232-C).
- 3. Verify correct line voltage settings and fuse ratings (refer to front panel access procedure and Figure 4-1 and Table 4-1 in Section 4), and verify that the printer on/off switch is in the ON position.
- 4. Reconnect the Data Logger power input.
- 5. Turn the front panel keyswitch to PROGRAM.
- 6. The Data Logger will display the following prompt:

MAIN MENU CHOICE <M FOR MENU>? A

- 7. Press M and observe the printer. The Data Logger should print the following information:
 - <A> PROGRAM A CHANNEL OR BLOCK
 - <F> PROGRAM AN ALARM LIST
 - <K> PROGRAM A SCAN GROUP
 - **<P> PROGRAM PLOT PARAMETERS**
 - <u><U> PROGRAM OUTPUT DEVICE PARAMETERS
 - <Z> PROGRAM SYSTEM PARAMETERS
 - <D> TRANSFER DATA
 - <T> PERFORM A TAPE FUNCTION (2280A and 2280B only)
 - <T> PERFORM A DISK FUNCTION (2286A only)
 - <L> LIST PROGRAM AND CONFIGURATION
 - <E> ERASE ALL OF PROGRAM MEMORY
 - <S> SYSTEM

NOTE

 $\langle D \rangle$ TRANSFER DATA or $\langle T \rangle$ PERFORM A TAPE or DISK FUNCTION will not be displayed on a 2285B Data Logger.

5/Performance Test Procedures

8. If print alignment or intensity is not satisfactory, proceed to the printer calibration procedures in this section.

9. Turn the Data Logger keyswitch to PROGRAM and enter the steps given in Table 5-8.

STEP	KEYSTROKE	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">? A</m>
	Е	<pre><e> ERASE ALL OF PROGRAM MEMORY</e></pre>
3	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>
2 3 4	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>
	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>
6	ENTER	CHANNEL NUMBER (OR BLOCK) =
7	1	CHANNEL NUMBER (OR BLOCK) = 1
5 6 7 8	ENTER	PROGRAM COPY DELETE OR LIST? <p,c,d, l="" or=""> P</p,c,d,>
9	ENTER	A: CHANNEL FUNCTION <a-z>? P</a-z>
10	ENTER	AP: CHANNEL MENU CHOICE <1-5>? 1
11	3	AP<3> CHANNEL PROCEDURE
12	ENTER	CP:
13	C1=C1+1	CP: C1=C1+1
14	ENTER	CP:
15	ENTER	AP: CHANNEL MENU CHOICE <1-5>? 4
16	EXIT	A: CHANNEL FUNCTION <a-z>? P</a-z>
17	EXIT	CHANNEL NUMBER (OR BLOCK) = C1
18	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>
19	Р	<p> PROGRAM PLOT PARAMETERS</p>
20	ENTER	P: PLOT MENU CHOICE <1,2>? 1
21	ENTER	PLOT NUMBER <1-4>? 1
22	ENTER	CHANNEL TO PLOT =
23	1	CHANNEL TO PLOT = 1
24	ENTER	LEFT MOST VALUE = 0.0
25	ENTER	RIGHT MOST VALUE = 1.0
26	40	RIGHT MOST VALUE = 40
27	ENTER	PLOT NUMBER <1-4>? 2
28	EXIT	P: PLOT MENU CHOICE <1,2>? 2
29	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>

Table 5-8. Programming Steps for Sample Plot Printout

10. Press the PLOT key. Verify that a printout similar to the one in Figure 5-3 is obtained.

11. Press PLOT again. Verify that the printer stops.

12. Verify that the PLOT key LED indicator extinguishes.

13. Cut the paper at the paper feed roll (not the take-up roll).



)

Figure 5-3. Sample Plot Printout

- 14. Press PLOT. Verify that the ALM ACK indicator lights before 40 values are plotted.
- 15. Press PLOT and verify that the plot mode LED goes off.
- 16. Press the ALM ACK key. Verify that the Data Logger displays:

PRINTER OUT OF PAPER

17. Verify that the ALM ACK indicator turns off.

NOTE

It may be necessary to press ALM ACK key more than once to extinguish indicator.

- 18. Refeed the paper into the printer using the PAPER ADVANCE button on the front panel. Tape the ends of the paper together or attach the end to the take-up reel. Refer to Figure 2-1 in Section 2 for the location of the PAPER ADVANCE Button.
- 19. The printer performance test is complete.

Microfloppy Disk Drive

The following procedure tests the 2286A microfloppy disk drive for proper operation. The microfloppy disk drive can not be used in a 2280A, 2280B, and 2285B Data Logger.

- 1. Turn the 2286A front panel keyswitch to PROGRAM.
- 2. The 2286A will display the following prompt:

MAIN MENU CHOICE <M FOR MENU>? A

3. Enter system diagnostics by pressing the S key followed by the ENTER key. The display will show:

S: DEVICE TO TEST $\langle 1-7 \rangle$? 1

4. Select the microfloppy disk drive by pressing 5 then ENTER. The display will now show:

S5: TEST <1-4>? 1

5. Press 1 then ENTER to test communication between the microfloppy interface and the 2286 mainframe. Verify the display shows:

TEST PASSED

Press ENTER to return to the disk drive diagnostics menu.

6. Press 2 followed by ENTER to verify the microfloppy interface ROM checksum. After a short delay, the display should read:

TEST PASSED

Press the ENTER key.

7. Press 3 then ENTER to test the read, write, and addressability of the microfloppy RAM. After a pause, the 2286 should display:

TEST PASSED

Press ENTER.

- 8. Insert a non-write protected 3.5 microfloppy disk in the drive.
- 9. Press 4 then ENTER. The display will show:

REALLY (DESTROYS DISK DATA) <Y,N>? N

NOTE

This warning is displayed because this test will destroy data on the disk. Be sure to use a disk that has nothing on it you wish to save, or use an unformatted disk.

10. To proceed press Y then ENTER. This test verifies that data can be written to and read from the disk. The microfloppy disk drive access light should illuminate and after several seconds the 2286 should display:

TEST PASSED

Verify the access light extinguishes. Press ENTER to return to the disk drive diagnostics menu.

11. Perform step 8 again and when the test is in progress, eject the disk to test whether the microfloppy interface and the disk drive can detect the absence of a disk. The microfloppy disk drive access light should extinguish and the display show:

DISK EJECTED

Press ENTER.

12. Set the microfloppy disk write-protect tab to the PROTECTED position. Insert the disk into the drive and perform step 9 again. This will verify the disk drive's write protect detection circuitry. The 2286 display this time should show:

DISK WRITE PROTECTED

13. This completes the microfloppy disk drive performance test.

5/Performance Test Procedures

Interface Communication Test

The following test procedure checks the ability of the Data Logger to communicate through the interface options (Option 2280A-341 RS-232-C Interface or Option 2280A-342 IEEE-488 Interface). Although one interface option or the other must be installed for this test, this procedure is not a comprehensive test of the interface; it tests the mainframe. Since many applications do not require an interface, and the Data Logger mainframe can operate without one, this procedure is optional.

- 1. Turn the keyswitch to OFF, then disconnect the Data Logger power input.
- Install either interface option in Port A (refer to Figure 4-3, Major Assemblies on the Data Logger Chassis, for location of Port A).

NOTE

Some revisions of the RS-232-C Interface Assembly may have a Local Test Switch (S1) installed on the board. If one is present, verify that this switch is OFF.

- 3. Remove any interface option that may be present Port B.
- 4. Reconnect the Data Logger power input.
- 5. Turn the keyswitch to PROGRAM.
- 6. Initiate the Port A bus test by performing the steps in Table 5-9.

Table 5-9.	Port A	A Bus	Test	Programming Ste	ps
------------	--------	-------	------	-----------------	----

STEP	KEYSTROKE	DATA LOGGER PROMPT
1 2 3 4 *5 6 7	S ENTER 3 ENTER 1 ENTER	MAIN MENU CHOICE <m for="" menu="">? A <s> SYSTEM DIAGNOSTICS S: DEVICE TO TEST <1-7>? 1 S<3> PORT A S3: TEST <1-n>? 1 S3<1> DEVICE/CONTROLLER INTERFACE TEST</s></m>
* (n	= the number of t	he last test for the device installed at Port A)

7. Verify that after a short delay the Data Logger displays:

TEST PASSED

- 8. Turn the keyswitch to OFF and move the interface option from Port A to Port B.
- 9. Turn the keyswitch to the PROGRAM position.
- 10. Initiate the Port B bus test by performing the steps in Table 5-10.

Table 5-10. Port B Bus Test Programming Steps

STEP	KEYSTROKE	DATA LOGGER PROMPT
1 2 3 4 *5 6 7	S ENTER 4 ENTER 1 ENTER	MAIN MENU CHOICE <m for="" menu="">? A <s> SYSTEM DIAGNOSTICS S: DEVICE TO TEST <1-7>? 1 S<4> PORT B S4: TEST <1-n>? 1 S4<1> DEVICE/CONTROLLER INTERFACE TEST</s></m>
* (n	= the number of t	he last test for the device installed in Port B)

11. Verify that after a short delay the Data Logger displays:

TEST PASSED

- 12. Turn the keyswitch to OFF.
- 13. Disconnect the Data Logger power input and return the Data Logger to its original configuration. The interface communication performance test is complete.

CALIBRATION AND ADJUSTMENTS

Calibration and adjustment procedures for the Data Logger mainframe are divided into three separate sections: power supply calibration, audio tone volume adjustment, and printer calibration. Each section may be performed independently, but all three sections are required to ensure that the Data Logger conforms to its specifications. There is no established time interval requirement for calibration of the Data Logger.

Power Supply Calibration

The power supply voltage levels do not require calibration. Power Supply Assembly current-limit calibration is not required unless R56, R57, or U9 has been replaced. Periodic calibration is neither required nor recommended. Current-limit calibration must be performed at a Fluke Factory Service Center because of specialized calibration equipment necessary for this procedure.

Audio Tone Adjustment

Use the following procedure to adjust the audio tone volume emitted from the keyboard.

1. Disconnect the Data Logger power input.

WARNING

HIGH VOLTAGE IS PRESENT INSIDE THE FRONT PANEL WHEN AC OR DC POWER IS CONNECTED. USE EXTREME CAUTION WHILE PERFORMING THE FOLLOWING STEPS.

- 2. Loosen the three screws that secure the front panel to the case, and swing the front panel open (refer to the front panel access procedure).
- 3. Reconnect the Data Logger power input.
- 4. Turn the keyswitch to RUN.
- 5. Press the space key, and note the volume of the tone.
- 6. While pressing the space key, adjust R2 on the display circuit board (see Figure 5-4) until the tone is acceptable.
- 7. Turn the keyswitch to the OFF position, disconnect the power input, and close the front access panel.
- 8. Audio tone volume adjustment is complete.

Printer Calibration

Printer calibration is necessary only if the print quality is unacceptable. Use the following procedure to adjust print alignment and print density. An oscilloscope is required to perform this procedure.

1. Disconnect the Data Logger power input.

WARNING

HIGH VOLTAGE IS PRESENT INSIDE THE FRONT PANEL WHEN AC OR DC POWER IS CONNECTED. USE EXTREME CAUTION WHILE PERFORMING THE FOLLOWING STEPS.

- 2. Loosen the three captive screws that secure the Data Logger front panel, and swing the front panel open on the hinges (refer to the front panel access procedure).
- 3. Locate the printer self-test switch, the print-speed adjustment (R11), and the print-strobe adjustment (R13) on the printer interface board, and locate the contrast adjustment (R5) on the printer driver board (refer to Figure 5-5).
- 4. Reconnect the Data Logger power (ac line or battery).
- 5. Turn the keyswitch to RUN.
- 6. Press the printer self-test switch. Allow the print head to warm up and temperature to stabilize while continuously printing the character "I". Wait approximately 30 to 40 seconds before proceeding.
- 7. While observing the printout, set the print strobe adjustment (R13) so that the characters being printed are properly aligned.
- 8. If adjusting R13 does not align the characters properly, perform steps 9 and 10, then repeat step 7.
- 9. Set the oscilloscope timebase to 20 ms/div, and set the vertical gain to 2V/div. Connect the positive scope lead to printer test point TP74 and connect the negative scope lead to test point TP1.
- 10. Adjust the print speed (R11) until the time interval shown in the waveform diagram in Figure 5-6 is 55.5 ms +/-1 ms.
- 11. Set contrast adjustment R5 fully clockwise, then adjust R5 to produce the desired print density.
- 12. Press the printer self-test switch. Printing should cease.
- 13. Turn the keyswitch OFF and disconnect the Data Logger power.
- 14. Secure the front panel. The printer calibration is complete.



Figure 5-4. Audio Tone Volume Adjustment (2280A shown)



Figure 5-5. Printer Speed and Strobe Adjustments (2280A shown)


Figure 5-6. Print Speed Adjustment Waveform

SECTION 6

LIST OF REPLACEABLE PARTS

ASSEMBLY NAME	DRAWING NO.	TABLE NO.	PAGE	FIGURE NO.	PAGE
2280 Series Final Assembly A1 Display PCA A2 Printer PCA A3 Printer Interface PCA A4 Controller PCA A5 Memory PCA A6 Transformer PCA A7 Motherboard PCA A8 Power Supply PCA A9 Microfloppy Interface PCA	2286A-115 2280A-4006-PH2 2280A-4015 2280A-4016 2280A-4004 2280A-4003-PH2 2280A-4002 2280A-4002 2280A-4009 2280A-4024	6-1 6-2 6-3 6-4 6-5 6-6 6-7 6-8 6-9 6-10	6-4 6-20 6-22 6-24 6-26 6-28 6-30 6-32 6-35	6-1 6-2 6-4 6-5 6-6 6-7 6-8 6-9 6-10	6-8 6-21 6-23 6-25 6-27 6-29 6-31 6-34 6-36

,

TABLE OF CONTENTS

INTRODUCTION

An illustrated parts breakdown of the 2280 Series Data Loggers is provided in this section. A similar parts list is included in each option subsection of Sections 8, 9, and 10 for Data Logger options. Components are listed alphanumerically by assembly. Both electrical and mechanical components are listed by reference designation. Each listed part is shown in an accompanying illustration.

Parts lists include the following information:

- o Reference designation
- o Description
- o Fluke stock number
- o Federal supply code for manufacturers
- o Manufacturer's part number
- o Total quantity of components per assembly

HOW TO OBTAIN PARTS

Components may be ordered directly from the manufacturer's part number, or from the John Fluke Manufacturing. Co., Inc. or an authorized representative by using the Fluke Stock Number. In the event the part ordered has been replaced by a new or improved part, the replacement will be accompanied by an explanatory note and installation instructions if necessary.

To ensure prompt and efficient handling of your order, include the following information:

- o Quantity
- o Fluke Stock Number
- o Description
- o Reference designation
- o Printed circuit board number and revision letter
- o Instrument Model Number and Serial Number

A Recommended Spare Parts Kit for your basic instrument is available from the factory.

Parts price information is available from the John Fluke Manufacturing Co., Inc. or its representative. Prices are also found in the Fluke Replacement Parts Catalog, which is available on request.

CAUTION

Devices indicated with an asterisk (*) are subject to damage by static discharge.

Table 6-1. 2280 Series Final Assembly (See Figure 6-1.)

	ERENCE IGNATOR		FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT	0 T
-A>	-NUMERICS>	SDESCRIPTION	NO	-CODE-	-OR GENERIC TYPE	QTY-	E-
	1	+ DICDINY DCN	71 85 02	89536	719502	1	
A	1	* DISPLAY PCA	718502		718502	1	
A	2	* PRINTER ASSY	646596				
A	3	* PRINTER INTERFACE PCA	639344		639344	1 1	1
A	4	* SYSTEM CONTROLLER PCA	873067 873062			1	2
A	5	* MEMORY PCA	639245			1	2
A	6 7	* TRANSFORMER PCA	639237	89536		1	
A		MOTHERBOARD PCA				1	
A A	8 9	* POWER SUPPLY PCA * MIRCOFLOPPY INTERFACE PCA	716084 872846	89536 89536		1	3
в	2	MOTOR, 17 VDC, LOW TORQUE	615765	2B391		1	
E	1	STRAP, GROUNDING	578989	89536	578989	1	
Е	2	TERM, RING #6,16-22AWG, CRIMP, INSULATED		00779	36150	1	
F	1	FUSE, .25X1.25, 1.5A, 250V, SLOW	109231	71400	MDL-1 1/2	1	4
F	1	FUSE, 25X1.25,0.75A,250V, SLOW	109256	71400	MDL-75	1	5
F	2	FUSE, .25X1.25,10A,250V, SLOW	109298	71400	MDL-10	1	
н	2	SCREW, MACH, FH, P, STL, 6-32X0.375	114363	COMMERC	CIAL	2	
н	3	SCREW, MACH, PH, P, STL, 6-32X0.750	114223	COMMERC		21	
н	4	SCREW, MACH, PH, P, SEMS, STL, 6-32X.625	272591	COMMERC	CIAL	1	16
H	5	SCREW, MACH, FH, P, STL, 6-32X0.625	114876	COMMERC	CIAL	2	
н	6	SCREW, MACH, PH, P, SEMS, STL, 6-32X.375	177022	COMMERC	CIAL	8	
н	7	SCREW, MACH, PH, P, SEMS, STL, 6-32X.500	177030	COMMERC	TAL	7	
н	8	SCREW, MACH, PH, P, STL, 4-40X0.375	152124	COMMERC	CIAL	1	
н	9	SCREW, MACH, FH, P, SS, 8-32X.750	682880	COMMERC	CIAL	13	
н	10	SCREW, MACH, FH, P, STL, 8-32X0.875	650119	COMMERC	CIAL	4	
н	11	NUT, SPRING, FLAT, STEEL, 6-32	832345	COMMERC	CIAL	20	
H	12	NUT, MINI, HEX, SS, 6-32	110569	COMMERC	CIAL	2	
н	13	WASHER, LOCK, INTRNL, STEEL, #6	110338	COMMERC	CIAL	3	
н	14	SCREW, MACH, PH, P, STL, 8-32X0.625	114983	COMMERC	CIAL	3	
H	15	WASHER, LOCK, INTRNL, STEEL, #8	110320	COMMERC	CIAL	3	
н	17	NUT, CAP, EXT.LOCK, STL, 8-32	195263	COMMERC	CIAL	2	
н	18	WASHER, LOCK, SPLIT, STEEL, #4	110395	COMMERC	CIAL	1	
н	20	WASHER, LOCK, INTRNL, STEEL, 0.512 ID	641381	COMMERC	CIAL	4	
H	21	SCREW, MACH, FH, P, STL, 8-32X0.625	184994	COMMERC	TAL	10	
H	22	SCREW, MACH, FH, P, STL, 8-32X0.250	276774	COMMERC	CIAL	1	
н	23	SCREW, SET, HH, STL, M3X0.5X6	696401	COMMERC	CIAL	1	
H	24	SCREW, MACH, PH, P, SEMS, STL, 6-32X.375	177022	COMMERC	CIAL	16	
H	25	WASHER, FLAT, STL, .149, .375, .031	110270	COMMERC	CIAL	1	
н	26	SCREW, MACH, PH, P SEMS, STL, 4-40X.375	281196	COMMERC	CIAL	4	
H	27	SCREW, MACH, FHU, P, STL, 6-32X0.375	271817			4	
H	28	SCREW, MACH, FH, P, STL, 4-40X0.500	149047	COMMERC	CIAL	2	
н	29	SCREW, THD FORM, THP, STL, 6-20X3/8	156489	COMMERC	CIAL	1	
H	30	SCREW, MACH, PH, P, SEMS, STL, 8-32X.375	436030			4	
H	31	NUT, MACH, HEX, BR, 4-40	152074	COMMERC		2	
H	32	WASHER, LOCK, SPLIT, STEEL, #4	110395			2	
H	33	SCREW, MACH, PH, P, STL, 3-56X0.250	114298	COMMERC		2	
H	34	WASHER, LOCK, INTRNL, STEEL, #3	110783	COMMERC		2	
H	35	SCREW, MACH, PH, P, SEMS, STL, 6-32X.250	178533	COMMERC		4	
H	36	WASHER, FLAT, STL, .160, .281, .010	111005			4	
н	37	SCREW, MACH, PH, P, STL, 6-32, .500	152173			2	
H	38	WASHER, LOCK, SPLIT, STEEL, #6	110692			2	
н	39	WASHER, LOCK, INTRNL, STEEL, #6	110338			2	
H	40	WASHER, FLAT, BRASS, #6, 0.028 THK	111310			- 4	
H	41	FAN ACC, FILTER, FOAM, 4.69SQ	543942		FF450A/45	1	-
H	42	SCREW, THD FORM, PHP, STL, 6-20X3/8	288266			1	9
H	43	SCREW, MACH, PH, P, SEMS, STL, 6-32X.375	177022			5	
H	44	SCREW, MACH, FH, SL, STL, 6-32X2.000	615815			2	
H	45	SCREW, MACH, FH, SL, STL, 6-32X2.500	615807			1	
Н	46	SCREW, MACH, FH, S OR P, 6-32, 2.250	649871			1	
H	47	PANEL, S/S, SLOTTED DRIVE, 6-32, BLACK	682617			3	
H	48	WASHER, LOCK, SPLIT, STEEL, #6	110692			4	
Н	49	WASHER, LOCK, INTRNL, STEEL, 0.387 ID	129957			1	
H	50	WASHER, LOCK, INTRNL, STEEL, #6	110338			2	
H	51	NUT, MACH, HEX, STL, 3/8-32	110510			1	
H	52 .	NUT, MINI, HEX, SS, 6-32	110569			5	
H	53	WASHER, FLAT, STL, .160, .281, .010	111005	COMMERC	דאדי	5	

Table 6-1.	2280	Series	Final	Assembly	(cont)
------------	------	--------	-------	----------	--------

	RENCE GNATOR		FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT	0 T
		SDESCRIPTION			-OR GENERIC TYPE-		
	54	CONN ACC, D-SUB, JACK SCREW, 4-40	448092	08718	D-20418-2	4	
	55	WASHER, LOCK, INTRNL, STEEL, #4	110403	COMMER	CIAL	4	
	56	SCREW, MACH, PH, P, SEMS, STL, 6-32X.750	309963	COMMER	CIAL	8	
	57	SCREW, MACH, PH, P, SEMS, STL, 6-32X.375	177022	COMMER	CIAL	11	
	58	NUT,MINI,HEX,SS,6-32	110569	COMMER	CIAL	2	6
	59	WASHER, LOCK, SPLIT, STEEL, #6	110692	COMMER	CIAL	2	
	60	SCREW, MACH, PH, P, SEMS, STL, 6-32X.750	309963	COMMER	CIAL	5	3
	61	CONN, D-SUB, SOLDER CUP, 9 PIN	347617	89536	347617	1	
	62	CONN ACC, D-SUB, BACK SHELL, 9 POS			602011	1	
	63	CONN ACC, D-SUB, MALE, SCREWLOCK	602029	89536	602029	2	7
P	1	FRONT BEZEL, MACHINED & PAINTED		89536		1	
P	2	GASKET, SHIELDING, STEEL MESH W/CORE		53217		3	
P	3 4	GASKET, REAR		89536 89536		1	
Р Р	5	FRONT PANEL,STRIP,ALUMINUM BRACKET,OPTION SUPPORT			578872 578898	1	
е Р	6	COVER, TOP	712216		712216	1	
e P	7	COVER, BOTTOM	712224			1	
P	8	BRACKET, CARD GUIDE			578948	1	
- P	9	BRACKET, ACCESS PANEL ALIGNMENT		89536		1	
	10	COVER, LINE CONNECTOR	716092			1	
	11	HANDLE RETAINER			579052	4	
	12	HANDLE, STRAP	630178			2	
	13	BRACKET, ACCESS PANEL MOUNT			618454	1	
	14	BRACKET, HANDLE SUPPORT			632414	4	
	15	PCB RETAINER	728188			1	
	16	HANDLE, MODIFIED			633362	2	
	17	CHASSIS SIDE			536888	2	
	18	CHASSIS BASE			536896	1	
	19	SHIELD, CARD GUIDE			648832	1	
	20	HLDR PART, FUSE, CAP, 1/4X1-1/4			031.1666	2	
	21	HLDR PART, FUSE, BODY 1/4X1-1/4, 5X20MM			031.1653	2	
	22	FOOT, SINGLE BAIL TYPE (DARK UMBER)			653923	4	
	23	CABLE TIE, FLAT RETAINER, ADHESIVE BACK				3	
	24	CABLE ACC, CLAMP, FLAT, 2.0W, ADHSVE MNT			FCM2-A-T14	1	
	25	SLEEV, POLYOL, SHRINK, .750375ID, CLEAR			FP-301	-	
	26	SLEEV, POLYOL, SHRINK, .187093ID, BLACK			AF ASTRATITE		
	27	TAPE, FOIL, ALUM, CONDUCT, 1/2"WIDE	696583			3	
	28	CHASSIS, PRINTER		89536		1	
	29	BRACKET, PAPER GUIDE			610626	1	
	30	BUTTON, PRINTER			604660	1	
	31	MANDREL,40 COLUMN SUPPLY	586529			1	
	32	SPACER, PRINTER SUPPORT			604645	4	
	33	SPRING, PRINTER	610527			1	
	34	SPACER, PRINTER CHASSIS			604652	1	
	35	MANDREL, REWIND 40 COLUMN			610485	2	
	36	PRINTER FRONT, PAINTED			647743	1	
	37	BRKT, PAPER HOLD DOWN			610519	1	
	38	LATCH, PRINTER			610873	1	
	39	BRKT, MOTOR MOUNT	610535		610535	. 1	
	40	PRINTER SLIDE, MODIFIED	610691		610691	1	
	41	SPACER, PRINTER PAPER			604637	2	
	42	DECAL, ROCKER SWITCH			605857	1	
	43	BRACKET, MANDREL ALIGNMENT	579094			1	
	44	PIN, PRINTER FRONT	650853			2	
	45	SPRING, COIL, COMP, SQUARED END, M WIRE	615484			1	
	46	PAPER, THERMAL	631853				
	47	GROMMET, SLOT, RUBBER, .125, .188	102772			1	
	48	SPACER, RND, AL, .156IDX.250	153155	55566		2	
	49	RING, RET, EXT, FLAT, STEEL, 0.385 ID	658815			1	
	50	SPACER, RND, NYL, 6-32X1.063	104174			2	
	51	ACCESS PANEL	872866			1	8
	52	SHIELD, ANTI STATIC	660753			1	
	53	HINGE, ACCESS PANEL	578880			1	
	54	BRKT, TORSION SPRING	610618			1	9
	55	DUST COVER, MICROFLOPPY	872879			1	9,10
	56	BRACKET, SWITCH MOUNTING	613067			1	-,
	57	SPRING, CASSETTE DOOR	686287			1	9
	58	LOCK & KEY, MODIFIED	655670			1	-
	59	SLEEV, POLYOL, SHRINK, 1.00500ID, CLEAR				-	
	60	SLEEV, POLYOL, SHRINK, 1.005001D, CLEAR SLEEV, POLYOL, SHRINK, .1870931D, BLACK					
	61	REAR BEZEL, FINISHED	749812			1	
						1	

EF	ERENCE IGNATOR	<pre>SDESCRIPTION DECAL, CORNER DECAL, FUSE RATING NAMEPLATE, SERIAL -REAR PANEL- DECAL, PAPER LOADING DISPLAY LENS DUST COVER, PRINTER LATCH, PRINTER DOOR LATCH, PROGRAMMER OOR DOOR, PROGRAMMER SPRING, COIL, COMP, SQUARED END, M WIRE OPTION COVER MODIFIED COVER, SMALL OPTION DECAL, FLUKE-PHILIPS, WHITE, SMALL DECAL CSA FILLER PANEL, REAR SLEEV, POLYOL, SHRINK, 250125ID, BLACK RECORDING MEDIA, DISK, 3.5", DSHD CABLE ACCESS, TIE, 6.75L, .19W, 1.75 DIA CABLE ACCESS, TIE, 6.5. 6X3MM FACE WIDTH GEAR, SPUR, PLASTIC, 65. 6X3MM FACE WIDTH GEAR, PINION, 4MM FACE WIDTH, 6TEETH CUTTER, PAPER SHIPPING BOX ACCESSORY BOX CAP, REAR END CAP, FRONT END SCREW, MACH, PH, S, M3X12 BAIL, INSTRUMENT CABLE TIE, 4.00L, .10W, .75 DIA CABLE TIE, 4.00J, .10W, .75 DIA CABLE TIE, 8"L, 0.091"W, 2.0 DIA * DISK DRIVE, FLOPPY, 3.5", 25.4MM BEZEL BRACKET, MICROFLOPPY DRIVE MOUNT, VIBRATION, GROMMET SPACER, RND, NYL, .195, .300 CHASSIS, BASE, MODIFIED KEY ONLY ROTARY SWITCH SWITCH, ROCKER, SPDT</pre>	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT	N O T	
A>-	-NUMERICS>	SDESCRIPTION	NO	-CODE-	-OR GENERIC TYPE	- QTY-	~-E-	
P	62	DECAL, CORNER	605691	89536	605691	2		
P	63	DECAL, FUSE RATING	585075	89536	585075	1		
	64	NAMEPLATE, SERIAL -REAR PANEL-	472795	89536	472795	1		
1P	65	DECAL, PAPER LOADING	605881	89536	605881	1		
	66	DISPLAY LENS	585091	89536	585091	1	11	
1P	67	DUST COVER, PRINTER	579144	89536	579144	1		
IP	68	LATCH, PRINTER DOOR	616151	89536	616151	1		
IP	69	LATCH, PROGRAMMER DOOR	616144	89536	616144	1		
IP ID	70	DOOR, PROGRAMMER	578963	89536	578963	1		
	71 72	OPTION COVED NODIFIED	615484	83533	0180-014-0380	2		
	73	COVER SMALL OPTION	578055	09030	033233 579055	3		
	74	DECAL FILLE DULLING WUTTE CMALL	376933	09530	576955	1		
	75	DECAL, CON	535280	09530	63326U 535537	1		
	76	FILLED DANEL EDONT	525527	09030	525527	1	~	
	78	FILLER PANEL, FRONT	5/899/	89536	5/899/	1	6	
	70	FILLER PANEL, REAR	610212	89538	610212 FDW 201	T	6	
	78	SLEEV, POLIOL, SHRINK, .2501251D, BLACK	113837	28213	FPVW-301		~	
	79	CARLE ACCERCE THE C REL 10W 1 RE DIA	831008	50482	831008	1	3	
	80	CADLE ACCESS, TIE, 0. /3L, .19W, 1. /5 DIA	104265	06383	551-25 CCT 20	1	1.0	
	81	KEVPONED OPERATOR (PROCEDUMER	104265	00383	551-25 973941	1	12	
	82	REIBUARD, OPERATUR/PROGRAMMER	8/2841	89336	0/2041	1	13	
	83 84	TRINIER, INERMAL, 280-BI-N, DOT MATRIX	610700	05232	ru-184U-4P	1		
	04	DUSI COVER, LENS	610/90	07230	0TO 100	1		
	85	GEAR, SPUR, PLASTIC, 05.0X3MM FACE WIDTH	615492	390/6	151WA00000	1		
	86 87	GEAR, FINION, 4MM FACE WIDTH, DTEETH	010010	01 00 9	LDIMIUOUUD	1		
	87	CUITER, PAPER	632406	89536	632406	1		
	88	SHIPPING BOX	686097	89536	686097	1		
	89	ACCESSORY BOX	686105	89536	686105	1		
	90	CAP, REAR END	686212	89536	686212	1		
	91	CAP, FRONT END	686220	89536	686220	1		
	92	SCREW, MACH, PH, S, M3X12	799502	89536	799502	4	3	
	93	BAIL, INSTRUMENT	707877	89536	707877	2		
	94	CABLE TIE, 4.00L, .10W, .75 DIA	172080	06383	SST-1M	5		
	95	CABLE TIE, 8"L, 0.091"W, 2.0 DIA	331157	06383	PLT2M	2		
	96	* DISK DRIVE, FLOPPY, 3.5", 25.4MM BEZEL	86/8/9	50482	MP-F1/W-SUD	1	3	
	97	BRACKET, MICROFLOPPY DRIVE	872981	89536	872981	1	3	
	98	MOUNT, VIBRATION, GROMMET	782623	36000	G-1163T	4	3	
	99	SPACER, RND, NYL, 195, 300	782631	1M331	T-306	4	3	
	.00	CHASSIS, BASE, MODIFIED	778514	89536	778514	1		
Р 1	.01	KEY ONLY	798439	89536	798439	• 1		
	1	ROTARY SWITCH	604488	89536	604488	1		
	2	ROTARY SWITCH SWITCH, ROCKER, SPDT	615773	09353	7107-J3-ZQ(BLACK)	1		
в	1	TERM STRIP, BULKHEAD, 0.375CTR, 2 POS				1		
м	1	PROGRAMMING FORMS (PAD) 2286/5 USER GUIDE 2286/5 SYSTEM GUIDE 2280 SERIES SERVICE MANUAL	656760	89536	656769	1		
M	2	2286/5 USED CUIDE	870170	89536	870170	1	14	
M	3	2286/5 SYSTEM GUIDE	870175	89526	870175	1	14	
M	4	2280 SERIES SERVICE MANUAL	753111	89536	753111	1	10	
•	•	2200 DERIDS DERVICE PROOFD	,,,,,,,,,	57550		+		
	1	CABLE ASSY, DISPLAY	605733	89536	605733	1		
	2	CABLE ASSI, DISPLAT CABLE ASSY, CHASSIS GROUND	729665		729665	1		
	3	CABLE ASSI, CHASSIS GROUND CABLE ASSY, 12 VOLT POWER	610782			1		
	4	CABLE ASSI, 12 VOLI POWER CABLE ASSY, ACCESS PANEL GROUND	648816			1		
	5	CABLE ASSI, ACCESS PANEL GROUND CABLE ASSY, PRINTER GROUND	648808			1		
	6		610857			1		
	7	CABLE ASSY,FUSE CABLE ASSY,AC POWER						
	8	•	580795			1		
	8 9	CABLE ASSY, POWER GROUND	581678		581678	1		
	10	CABLE ASSY, ROCKER SWITCH	610915			1		
	10	CABLE ASSY,MOTOR CABLE ASSY,HINGE	610907			1		
		-	648790			1		
	12	CABLE ASSY, PROGRAMMER KEY	610865			1		
	13	CABLE, POWER SWITCH	580787			1		
	14	CORD, LINE, 5-15/IEC, 3-18AWG, SVT	343723			1		
	15	WIRE, PVC, UL1015, 18AWG, BTIN, RED	135517			1		
	16	FAN ASSY	610899			1		
	17	POWER CABLE, MICROFLOPPY DRIVE	872999			1	3	
	18	CABLE, DISK DRIVE	773846			1	3	
	19	CABLE ASSY, CASSETTE GROUND	656801	89536	656801	1	3	

Table 6-1. 2280 Series Final Assembly (cont)

```
Table 6-1. 2280 Series Final Assembly (cont)
NOTES:
NOTE 1 = ORDER P/N 639260 FOR 2280A
           ORDER P/N 752956 FOR 2280B
           ORDER P/N 753020 FOR 2285B
NOTE 2 = ORDER P/N 731745 FOR 2280A
           ORDER P/N 752949 FOR 2280B
           ORDER P/N 753012 FOR 2285B
NOTE 3 = USED ON 2286A ONLY
NOTE 4 = USED FOR LINE VOLTAGES BETWEEN 90 - 132V AC
NOTE 5 = USED FOR LINE VOLTAGES BETWEEN 198 - 250V AC
NOTE 6 = USED ON 2280A AND 2280B WITHOUT CARTRIDGE TAPE (OPTION -214)
NOTE 7 = SUPPLIED AS ACCESSORIES
NOTE 8 = ORDER P/N 749820 FOR 2280A AND 2280B
NOTE 9 = NOT USED ON 2285B
NOTE 10 = ORDER P/N 610840 FOR 2280A
           ORDER P/N 749770 FOR 2280B
NOTE 11 = ORDER P/N 749788 FOR 2285B
NOTE 12 = USED ON 2286A
           USED ON 2280A AND 2280B WITH CARTRIDGE TAPE (OPTION -214) INSTALLED
NOTE 13 = ORDER P/N 585067 FOR 2280A AND 2280B
NOTE 14 = ORDER P/N 753103 FOR 2280A AND 2280B
NOTE 15 = ORDER P/N 753095 FOR 2280A AND 2280B
NOTE 16 = USED ON 2280A, 2280B, AND 2285B
```



Figure 6-1. 2280 Series Data Logger Final Assembly





Figure 6-1. 2280 Series Data Logger Final Assembly (cont.)



Figure 6-1. 2280 Series Data Logger Final Assembly



Figure 6-1. 2280 Series Data Logger Final Assembly (cont.)







Figure 6-1. 2280 Series Data Logger Final Assembly (cont.)



Figure 6-1. 2280 Series Data Logger Final Assembly (cont.)







Figure 6-1. 2280 Series Data Logger Final Assembly (cont.)

Table	6-2.	A1	Di	splay	PCA
(5	See F	igur	e	6-2.)	

ERENCE				FLUKE	MFRS	MANUFACTURERS	
GNATO		、	C	STOCK	SPLY	PART NUMBER	TOT
-NUMER	105	,	SDESCRIPTION	NO	-CODE-	-OR GENERIC TYPE	- 011-
1			CAP,AL,47UF,+-20%,16V,SOLV PROOF	643304	89536	643304	1
2			CAP, POLYES, 0.22UF, +-10%, 100V	436113		C280MAH1A220K	i
3			CAP, TA, 10UF, +-20%, 35V	417683		196D106X0035KA1	1
4,	15		CAP, CER, 0.001UF, +-20%, 100V, X7R	402966		8121-A100-W5R-102M	2
		26-	CAP, CER, 0.22UF, +-20%, 50V, 25U	519157		RPE11125U224M50V	12
29				519157			
13			CAP, CER, 18PF, +-2%, 100V, COG	512335	51406	RD870-100V	1
14			CAP, CER, 4.7PF, +-0.25PF, 100V, COH	362772	89536	362772	1
16			CAP,TA,10UF,+-20%,15V	193623	56289	196D106X0015A1	1
17			CAP,CER,560PF,+-5%,50V,COG	528505	89536	528505	1
1,	2		* DIODE, SI, 200 PIV, 1.0 AMP	586644		1N4935	2
3			* ZENER, UNCOMP, 10.0V, 5%, 25.0MA, 1.0W	340695		U28710	1
4			* DIODE,SI,BV=75V,IO=150MA,500MW	203323		1N4448	1
1			DISPLAY, MODIFIED	580324		580324	1
1			FUSE, PICO, FAST, 0.5A, 125V	603274	71400	GFA	1
1			SCREW, MACH, PH, P, STL, 4-40X0.250	129890		19022	4
2			WASHER, LOCK, SPLIT, S STEEL, #4	147603		147603	4
9			HEADER, 2 ROW, 0.100CTR, 34 PIN	807446		807446	1
	29		SOCKET, 1 ROW, PWB, 0. 100CTR, 16 POS	493817		493817	2
1 1			AF TRANSD, SPEAKER, 0.63" DIA, 50 MW	513093 581660			1
2			BRACKET, DISPLAY MOUNTING SPACER, SWAGED, RND, BRASS, 0.150IDX0.187			581660 357269	1
4			BAG, STATIC SHIELDING, 10"X12"	680959		680959	1
i,	2,	3	* TRANSISTOR, SI, VMOS, PWR, TO-237, VN10KM	640516		VN10KM	3
ĩ	~,	•	RES, CF, 30, +-5%, 0.25W	442228		CR251-4-5P30E	1
2			RES, VAR, CERM, 1K, +-10%, 0.5W	285155		360S102A	ī
3			RES, CF, 2K, +-5%, 0.25W	441469		CR251-4-5P2K	ī
4			RES, CF, 1, +-5%, 0.25W	357665		CR251-4-5P1E	1
5,	6		RES, CF, 5.1K, +-5%, 0.25W	368712		CR251-4-5P5K1	2
	8,	10	RES, CF, 100, +-5%, 0.25W	348771		CR251-4-5P100E	3
9,	13		RES, CF, 22K, +-5%, 0.25W	348870	80031	CR251-4-5P22K	2
14-	19		RES,CF,240,+-5%,0.25W	376624	80031	CR251-4-5P240E	6
1			INVERTER TRANSFORMER	612267	89536	612267	1
1,	з,	10,	TERM, FASTON, TAB, SOLDR, 0.110 WIDE	512889	02660	62395	12
12,	16-	18,		512889			
60,	70,	75-		512889			
77				512889			
1,	2,		* IC, BIPLR, 8CHNL FLOURESCNT DISPLY DRVR		56289	UDN6118A	10
	-	15,	*	535799			
16,	17,	20,	*	535799			
21	•			535799			
-		10,	* IC, LSTTL, OCTAL D F/F, +EDG TRG, W/CLEAR		01295	SN74LS273N	6
13,	14			454892			
5			* IC, LSTTL, 3-8 LINE DCDR W/ENABLE	407585			1
11	10	10	* IC, LSTTL, OCTL LINE DRVR W/3-STATE OUT			SN74LS244N	1
12,			* IC, LSTTL, 8BIT ADDRSABLE LATCH, W/CLR	419242	01295	SN74LS259N	6
27, 1	32,	51	- TC NMOS & BIT HCOMPTO W/DDOC PDDOM	419242	80536	771778	٦
22 23			* IC, NMOS, 8 BIT UCOMPTR W/PROG EPROM * IC LETTL OUAD 2 INPUT OF CATE	731778 393108	89536 01295	731778 SN74LS32N	1 1
23			* IC,LSTTL,QUAD 2 INPUT OR GATE * IC,CMOS,HEX BUFFER W/3-STATE OUTPUT	407759	12040	MM80C97N	1
25			* IC, CMOS, HEX BUFFER W/S-STATE OUTFOIL	381830	02735		1
26			* IC, LSTTL, DUAL JK F/F, W/SEP CLKS&CLRS		01295		1
28			* IC, LSTTL, HEX INVERTER	393058	01295	SN74LS04N	1
29			* IC, LSTTL, OCTL BUFFER W/3-ST&NOR ENABL	429902	12040	DM81LS95N	ĩ
30			* IC, LSTTL, OCTAL D F/F, +EDG TRG	473223	01295	SN74LS374N	ī
31			* IC, CMOS, TRIPLE 3 INPUT AND GATE	408807		CD4073BE	1
33			* IC, LSTTL, DUAL DIV BY 16 BINARY CNTR	483578	01295	SN74LS393N	1
34			* IC, TTL, MOS-LED 6SEGMENT DRIVER	429506	12040	DS75492N	1
35			* IC, CMOS, 4-1 LINE LTCH 4-16 LINE DCDR	355156	04713	MC14515BCP	1
36			* IC, NMOS, INPUT/OUTPUT EXPANDER	507293	34649	P8243	1
1			SOCKET, 1 ROW, PWB, 0.100CTR, 20 POS	485045	89536	485045	4
22			SOCKET, IC, 40 PIN	429282	09922	DILB40P-108	1
1			* CRYSTAL,11MHZ,+-0.01%,HC-18/U	586628	89536	586628	1
1,	з,	4	RES,NET,SIP,8 PIN,4 RES,10K,+-2%	513309		513309	3
2,	5		RES, NET, SIP, 8 PIN, 7 RES, 22K, +-2%	500041	89536	500041	2
6,	7		RES,NET,SIP,10 PIN,5 RES,1K,+~2%	655209	89536	655209	2



				Table 6-3. A2 Printer Driver (See Figure 6-3.)					
									N
REFE	RENCE				FLUKE	MFRS	MANUFACTURERS		0
	GNATO				STOCK	SPLY	PART NUMBER	TOT	Т
-A>-1	NUMER	ICS-	>	SDESCRIPTION	NO	-CODE-	-OR GENERIC TYPE	QTY-	-E
с	1			CAP,AL,330UF,+100-10%,25V,SOLV PROOF	614404	89536	614404	1	
с	2			CAP, CER, 0.22UF, +-20%, 50V, 25U	519157	51406	RPE11125U224M50V	1	
J	1			CONN, FLAT FLEX TO PWB, RT ANG, 6 POS	603647	89536	603647	1	
J	2			CONN, FLAT FLEX TO PWB, RT ANG, 21 POS	603654	89536	603654	2	
J	3			HEADER, 1 ROW, 0.100CTR, 10 PIN	478693	89536	478693		
MP	1			SPACER, SWAGED, RND, BRASS, 6-32X0.500	284380	89536	284380	4	
MP	2			BAG, STATIC SHIELDING, 5"X8"	680892	89536	680892	1	
P	15			CONN, FLAT CABLE, PWB PLUG, 26 POS	530147	89536	530147	1	
R	1			RES, CF, 10K, +-5%, 0.25W	348839	80031	CR251-4-5P10K	1	
R	2,	з,	6	RES, CF, 2K, +-5%, 0.25W	441469	80031	CR251-4-5P2K	3	
R	4	•		RES, CF, 22K, +-5%, 0.25W	348870	80031	CR251-4-5P22K	1	
R	5			RES, VAR, CERM, 100K, +-10%, 0.5W	369520	11236	360T-104A	1	
R	7-	46		RES, MF, 100, +-1%, 0.25W, 100PPM	799668	89536	799668	40	
s	1			SWITCH, PUSHBUTTON, SPDT MOMENTARY	631143	89536	631143	1	
s	2			SWITCH, ROCKER, SPDT	641407	89536	641407	1	
U	1,	4,	8-	* IC, ARRAY, 7 TRANS, NPN, DARLINGTON PAIRS	454116	01295	ULN2003	6	
U	11	•		*	454116				
U	2,	з,	5-	* IC, CMOS, 8BIT SHFT RGS W/3-ST&I/O LTCH		04713	MC14094BCP	5	
U	/			CABLE ASSY, PRINTER	524520 605444	89536	605444		



Figure 6-3. A2 Printer Driver PCA

Table 6-4. A3 Printer Interface PCA (See Figure 6-4.)

DESI	RENCE GNATOR		FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT	N O T
-A>-	NUMERICS>	SDESCRIPTION	NO	-CODE-	-OR GENERIC TYPE	- QTY-	-E-
с с	1- 6, 11, 13- 16	CAP,CER,0.22UF,+-20%,50V,25U	519157 519157	51406	RPE11125U224M50V	11	
c	7	CAP, POLYES, 0.01UF, +-10%, 250V	325548	73445	C280MAE/A10K	1	
С	8	CAP, CER, 18PF, +-2%, 100V, COG	512335	51406	RD870-100V	1	
с	9	CAP,CER,4.7PF,+-0.25PF,100V,COH	362772	89536	362772	1	
С	10	CAP,AL,47UF,+-20%,16V,SOLV PROOF	643304	89536	643304	1	
С	12	CAP,CER,5600PF,+-5%,50V,COG	528596	89536	528596	1	
С	17- 21	CAP,CER,0.001UF,+-20%,100V,X7R	402966		8121-A100-W5R-102M	5	
CR	2	* DIODE, SI, 100 PIV, 1.0 AMP	698555	89536		1	
н	1	NUT, MINI, HEX, SS, 6-32	110569	89536		2 2	
н	2	SCREW, MACH, PH, P, STL, 6-32X0.375	152165		152165	2	
н	3	WASHER, FLAT, BRASS, #6, 0.012 THK	111054 110692	89536	111054 110692	2	
н	4 5	WASHER, LOCK, SPLIT, STEEL, #6 SCREW, MACH, PH, P, STL, 4~40X0.250	129890		19022	1	
н н	6	WASHER, FLAT, BRASS, #4, 0.025	110775		110775	1	
н	7	WASHER, LOCK, SPLIT, STEEL, #4	110395		110395	1	
	15	HEADER, 2 ROW, 0.100CTR, 26 PIN			603662	1	
MP	1	RETAINER, PRINTER I/F	820175	89536		1	
MP	2	CABLE TIE, 4"L, 0.100"W, 0.75 DIA	172080	89536	172080	2	
MP	3	HEAT DISSIPATOR, HORIZ. FINS, TO-220	473660	13103	6070B	1	
MP	4	PUSHBUTTON, PG SMALL RECT. C.L. REPL.	412163	89536	412163	1	
MP	5	BAG, STATIC SHIELDING, 12"X16"	680983	89536	680983	1	
Q	1	* TRANSISTOR, SI, BV= 60V, 65W, TO-220	386128		T1P120	1	
Q	2	* TRANSISTOR, SI, BV= 45V, 30W, TO-220	325761		D44C5	1	
Q	3	* TRANSISTOR, SI, NPN, SMALL SIGNAL	218396	04713		1	
R	1	RES, MF, 150K, +-1%, 0.125W, 100PPM	241083		CMF551503F	1	
R	2, 14	RES, CC, 200, +-5%, 1W	190603		190603 266361	2 1	
R	3	RES, CC, 560, $+-5$ %, 1W	266361 147868		CB1005	1	
R R	4 5	RES,CC,10,+-5%,0.25W RES,CF,6.8K,+-5%,0.25W	368761		CR251-4-5P6K8	1	
R	6- 8, 15,	RES, CF, 22K, +-5%, 0.25W	348870	80031		7	
R	17, 20, 21	KEBJOIJEEN, COUPOLESN	348870				
R	9, 18	RES, CF, 10K, +-5%, 0.25W		80031	CR251-4-5P10K	2	
R	10	RES, MF, 1.4K, +-1%, 0.125W, 100PPM	344333	91637	CMF551401F	1	
R	11	RES, VAR, CERM, 1K, +-10%, 0.5W	285155	71450	3605102A	1	
R	12	RES,MF,1.1K,+-1%,0.125W,100PPM	241497		CMF551101F	1	
R	13	RES, VAR, CERM, 150K, +-10%, 0.5W		11236		1	
R	16	RES, CF, 1, +-5%, 0.25W	357665		CR251-4-5P1E	1	
R	19	RES, MF, 45.3K, +-1%, 0.125W, 100PPM	234971		CMF554532F	1	
S	1	SWITCH, PUSHBUTTON, DPDT PUSH-PUSH	520437			1 9	
TP	1, 3, 10,	TERM, FASTON, TAB, SOLDR, 0.110 WIDE	512889 512889	02000	02395	,	
TP U	12, 71- 75 1	* IC,CMOS,HEX BUFFER	381830	02735	CD4050AE	1	
υ	2	* IC, CMOS, QUAD 2 INPUT NOR GATE			CD4001AE	1	
Ŭ	3	* IC, CMOS, HEX INVERTER	404681		CD4069BE	1	
Ū	4	* IC, CMOS, DUAL D F/F, +EDG TRG W/SET&RST			MC4013BCP	1	
U	5, 12	* IC, CMOS, HEX BUFFER W/3-STATE OUTPUT		12040	MM80C97N	2	
U	6	* IC, NMOS, 8 BIT MICROCOMPUTER	504563	89536		1	
U	7	 IC, LSTTL, OCTAL D TRANSPARENT LATCHES 	504514	01295		1	
U	8	* IC, 2K X 8, PROGRAMMABLE EPROM	655589			1	
U	9	* IC, LSTTL, 8BIT ADDRSABLE LATCH, W/CLR		01295		1	
U	10	* IC, CMOS, DUAL JK F/F, +EDG TRIG	355230		CD4027AE	1	
U	11	* IC, CMOS, DUAL MONOSTABLE MULTIBRATOR	454017 277236			1	
VR	1	 ZENER, UNCOMP, 5.6V, 5%, 20.0MA, 0.4W JUMPER, WIRE, TEFLON INSUL, 0.300CTR 	528257	89536		1	
W XU	1 6	SOCKET, IC, 40 PIN	429282			1	
XU	8	SOCKET, IC, 24 PIN	376236			1	
Ŷ	8	* CRYSTAL, 6MHZ, +-0.01%, HC-18/U	461665	89536		1	
z	1, 2	RES, NET, SIP, 8 PIN, 7 RES, 4.7K, +-2%	412916		95081002CL	2	
Z	3, 4, 5	RES, NET, DIP, 14 PIN, 7 RES, 10K, +-5%	364000	01121	314	3	
	•						





	RENCE				FLUKE	MFRS	MANUFACTURERS		N O
	GNATO		>	SDESCRIPTION	STOCK	SPLY -CODE-	PART NUMBER OR GENERIC TYPE	TOT - QTY-	1 - E
с	1-	26,	29	CAP, CER, 0.22UF, +~20%, 50V, 25U	519157	51406	RPE11125U224M50V	27	
č	23	,		CAP, AL, 47UF, +-201, 16V, SOLV PROOF		89536	643304	1	
с	27			CAP, MICA, 39PF, +-5%, 500V	148544			1	
С	28			CAP, MICA, 4PF, +-0. 5PF, 500V			DM15C040E	1	
с с	30			CAP, CER, 220PF, +-5%, 100V, COG		51406 89536	RPE121 528505	1	
c	31, 34	32		CAP, CER, 560PF, +-5%, 50V, COG CAP, CER, 0.01UF, +-20%, 50V, 25U		72982		2 1	
CR	1			* DIODE, GER, BV=100.0V, IO- 80MA, 80 MW		93332		ī	
CR	2,	3		DIODE, SI, BV-75V, IO-150MA, 500MW	20332 3	07910	1N4448	2	
DS	1			* LED, RED, 7 SEGMENT		28480		1	
E		10,		TERM, UNINSUL, FEEDTHRU, HOLE, TURRET	179283	88245	20108-5	11	
E E		51, 72,			179283 179283				
Ē	74,		,		179283				
MP	1			BAG, STATIC SHIELDING, 12"X16"	680983	89536	680983	1	
MP	2			EJECTOR, PWB, NYLON	706879		706879	1	
MP	3			COMPONENT HOLDER	422865			1	
Q R	1	•	11.	 TRANSISTOR, SI, NPN, SMALL SIGNAL BFS, CF, 22K, +-54, 0, 25W 	348870	04713 80031	2N390 4 CR251 -4-5P22K	1 5	
R	1, 12,		11,	RES, CF, 22K, +-54, 0.25W	348870			5	
R	2,	7		RES,CF,1,+-5%,0.25W	357665		CR251-4-5P1E	2	
R	3,	6		RES, CF, 100K, +-5%, 0.25W	348920		CR251-4-5P100K	2	
R	4			RES, CF, 1K, +-5%, 0.25W			CR251-4-5P1K	1	
R R	5 8			RES,CC,22M,+-54,0.25W RES,CF,3.3K,+-54,0.25W			CB2265 CR251-4-5P3K3	1	
R	10			RES, CF, 20, +-54, 0.25W			CR251-4-5P20E	1	
R	14,	15		RES, CF, 5.1K, +-54, 0.25W			CR251-4-5P5K1	2	
R	16			RES, CF, 220, +-5%, 0.25W			CR251-4-5P220E	1	
U	1			 IC, NMOS, PARALLEL I/O CONTROLLER 			MK388IN-4	1	
U	2	•	•	* IC, CMOS, 8 INPUT NAND GATE			MC14068BCP	1	
U U	3, 4	8,	9	 IC, CMOS, HEX BUFFER W/3-STATE OUTPUT IC, CMOS, UNIV ASYNC RECEIVR/TRANSMITE 		12040 32293		,3 1	
Ŭ		14,	23.	* IC, LSTTL, OCTL BUFFER W/3-ST4NOR ENAB		12040		4	
Ū	24	,	,	*	429902		2	•	
U	6			* IC, LSTTL, 8-3 LINE PRIORITY ENCDR, 3-S	483669	01295	SN74LS348N	1	
U	7			* IC, LSTTL, HEX D F/F, +EDG TRG, W/CLEAR	393207			1	
U	10,		18	 IC, LSTTL, DUAL D F/F, +EDG TRG, W/CLR 	393124			3	
U U	11, 12	40		* IC,CMOS,HEX D F/F,+EDG TRG,W/RESET * IC,CMOS,QUAD 2 INPUT NAND GATE		12040 02735		2 1	
Ŭ	13			* IC, CMOS, DUAL D F/F, +EDG TRG W/SETERS			MC4013BCP	1	
U	15			* IC, FTTL, HEX INVERTER		07235		ī	
U	16			* IC, LSTTL, DIV BY 2, DIV BY 5 COUNTER		01295		1	
U	19			* IC, LSTTL, DUAL 4 INPUT NAND GATE		01295		1	
U U	20 21			 IC, TTL, QUAD 2 INPUT AND GATE IC, LSTTL, TRIPLE 3 INPUT AND GATE 		01295	SN74LSO8N SN74LS11N	1	
Ŭ	22			* IC, CMOS, DUAL 1 OF 4 DECODER			MC14555BP	i	
Ū	25			* IC, NMOS, 8 BIT MICROCOMPUTER			MK3880-4CPU	1	
U	26			* IC, 8K X 8 PROGRAMMED EPROM	872853	89536	872853	1	
υ	27,		• -	* IC, 2K X 8 STAT RAM	584144	33297	uPD4016C-2	2	
U	29,	30,	38	* IC, LSTTL, 3-8 LINE DCDR W/ENABLE	407585	01295	SN74LS138N	3	
บ บ	31 32			 IC, CMOS, 14STAGE RIPPLE CARRY BIN CNT IC, LSTTL, OCTL BUS TRNSCVR W/3-ST OUT 			507640 SN74LS245N	1	
υ	33			* IC, LSTTL, BBIT ADDRSABLE LATCH, W/CLR			SN74LS245N SN74LS259N	1	
Ū	34,	37		* IC, LSTTL, QUAD 2 INPUT OR GATE			SN74LS32N	2	
U	35			* IC, LSTTL, HEX INVERTER W/SCHMT TRIG	483180	01295	SN74LS14N	1	
U	36			* IC, LSTTL, TRIPLE 3 INPUT NOR GATE			SN74LS27N	1	
U	39			* IC, CMOS, PARALLEL I/O CALENDER & CLOC				•	
U XU	41		25	* IC, CMOS, SERIAL I/O CALENDER & CLOCK SOCKET, IC, 40 PIN			UPD1990AC DILB40P-108	1 3	
XU	1, 26	٠,	£ J	SOCKET, IC, 28 PIN			328-AG39D	1	
xu	27,	28,	39	SOCKET, IC, 24 PIN			324-AG39D	3	
ΧU	41	•		SOCKET, IC, 14 PIN	276527	09922	DILB8P-108	1	
Y	1			OSCILLATOR, 4MHZ/8MHZ, TTL CLOCK			642710	1	
Y	2			* CRYSTAL, 32.768KHZ, +-0.003%			501817	1	
2 2	1,	2,	-	RES,NET,SIP,10 PIN,9 RES,22K,+-2%	574442	0,000	574442	7	
2	5, 8	۰,	٦,		574442				
Ž	3			RES,NET,SIP,10 PIN,9 RES,4.7K,+-2%	484063	80031	95081002CL	1	
2	9			RES, NET, DIP, 16 PIN, 8 RES, 240, +-5%		01121	314	1	
			An	<pre>* in 'S' column indicates a static-sen</pre>	sitive par	t.			
			NO	E 1 - Part number is for Mainframe Ep programmed eproms. One eprom on Memory PCA.					
				Order P/N 655530 for 2280A					



Table 6-6. A5 Memory PCA (See Figure 6-6.)

DEEE	RENCI	-				FLUKE	MFRS	MANUFACTURERS		N O
	GNAT					STOCK		PART NUMBER	TOT	т
			>	s	DESCRIPTION					-E-
c c	1- 38	17,	20-		CAP, CER, 0.22UF, +-20%, 50V, 25U	519157 519157	51406	RPE11125U224M50V	36	
č	18				CAP, AL, 47UF, +-20%, 16V, SOLV PROOF		89536	643304	1	
ČR	1-	5		*	DIODE, SI, BV=75V, IO=150MA, 500MW	203323		1N4448	5	
MP	1	-			EJECTOR, PWB, NYLON			706879	1	
MP	2				BAG, STATIC SHIELDING, 12"X16"		89536		ī	
0		15		*	TRANSISTOR, SI, NPN, SMALL SIGNAL			MPS2369RLRA	15	
õ	16				TRANSISTOR, SI, PNP, SMALL SIGNAL		12040		1	
R	1				RES, CF, 68, +-54, 0.25W	414532		CR251-4-5P68E	1	
R	2,	5	6,		RES, CF, 10K, +-5%, 0.25W	348839		CR251-4-5P10K	4	
R	7	5,	•,		KB5/CI/ION/ + 50/0.25%	348839	00031	ekzsi 4 stiok		
R	3				RES, CF, 270, +-5%, 0.25W		80031	CR251-4-5P270E	1	
R	4				RES, CF, 470, +-5%, 0.25W			CR251-4-5P470E	1	
R	8,	9			RES, CF, 22K, +-54, 0.25W			CR251-4-5P22K	2	
TP			11,					2010B-5	8	
TP	80-				,,,,,	179283			•	
U	1,	12,	19	*	IC, LSTTL, HEX BUFFER W/NOR ENABLE		01295	SN74LS367N	3	
U	2-	11,	13-	*	IC, 8K X 8 PROGRAMMED EPROM	872853	89536	872853	15	1
U	17			*		872853				1
U	18			*	IC, LSTTL, OCTAL BUFFER/LINE DRIVER	634105	04713	SN74LS541N	1	
U.	20			*	IC, LSTTL, QUAD 2 INPUT OR GATE	393108	01295	SN74LS32N	1	
U	21,	22,	29,	*	IC, LSTTL, 3-8 LINE DCDR W/ENABLE	407585	01295	SN74LS138N	5	
U	42,		•	*		407585				
U	25,	26,	30-	*	IC, 2K X 8 STAT RAM	585786	89536	585786	14	
U			40,	*	•	585786				
U	45-	47,	50-	*		585786				
υ	52	•		*		585786				
υ	27,	33		*	IC, LSTTL, OCTL BUS TRNSCVR W/3-ST OUT		01295	SN74LS245N	2	
U			44		IC, LSTTL, QUAD 2 INPUT NAND GATE			SN74LSOON	3	
U	35				IC, LSTTL, HEX D F/F, +EDG TRG, W/CLEAR	393207		SN74LS174N	1	
U	36,	41,	43,	*	IC, LSTTL, QUAD 2-1 LINE MUX W/STROBE	407833	01295	SN74LS157N	4	
U	48			*		407833				
U	37			*	IC, LSTTL, QUAD BUS BFR W/3-STATE OUT	472746	01295	SN74LS125N	1	
XU	2-	11,	13-		SOCKET, IC, 28 PIN		91506		15	
χu	17					448217				
χU	25,	26,	30-		SOCKET, IC, 24 PIN	376236	91506	324-AG39D	14	
XU	32,	38-	40,			376236				
XU	45-	47,	50-			376236				
χu	52					376236				
Z	1-				RES,NET,SIP,8 PIN,7 RES,560,+-2%	484451	89536	484451	4	
Z	5-	7,	9		RES, NET, SIP, 10 PIN, 9 RES, 22K, +-2%	574442	89536	574442	4	
2	8				RES, NET, SIP, 6 PIN, 5 RES, 22K, +-2%	520122	89536	520122	1	

An * in 'S' column indicates a static-sensitive part.

NOTE 1 - Part number is for Mainframe Eprom Set. Each set includes 16 programmed eproms. One eprom on the Controller PCA and 15 on the Memory PCA.

> Order P/N 655530 for 2280A Order P/N 753038 for 2285B Order P/N 752964 for 2280B



Figure 6-6. A5 Memory PCA

Table 6-7. A6 Transformer PCA (See Figure 6-7.)

DESI	RENCE GNATO NUMER	R	-> s	DESCRIPTION	FLUKE STOCK NO	MFRS SPLY -CODE-	MANUFACTURERS PART NUMBER -OR GENERIC TYPE	tot QTY-	N 0 T -E-
С	1-	3	c	AP,AL,4500UF,+100-10%,25V	493684	89536	493684	3	
с	4,	5	c	CAP, CER, 5000PF, +-20%, 250V, X7R	485839	89536	485839	2	
С	6		c	CAP, POLYES, 0.1UF, +-20%, 250V AC	542233	55112	158.00-0.10uF-250V	1	
с	7		C	CAP, CER, 0.22UF, +-20%, 50V, 25U	519157		RPE11125U224M50V	1	
CR	1-	3	* D	DIODE, SI, 200 PIV, 12.0 AMP	188854	04713	MR1122	3	
CR	4 -	7	* D	DIODE, SI, 100 PIV, 1.0 AMP	698555	89536	698555	4	
н	1		N	IUT, MACH, HEX, STL, 10-32	110536	89536	110536	3	
н	2		W	ASHER, LOCK, SPLIT, STEEL, #10	111484	89536	111484	3	
н	3		W	ASHER, FLAT, STEEL, 0.203X0.434X0.031	110262	89536	110262	3	
J	13		н	EADER,1 ROW,0.156 CTR,10 PIN	446724	27264	09-65-1101	ĩ	
J	16		н	EADER, 1 ROW, 0.156 CTR, 4 PIN	385443	89536	385443	1	
J	20		н	EADER,1 ROW,0.156 CTR,3 PIN	380022	89536	380022	1	
J	31		C	CONN, MATE-N-LOK, HEADER, 4 PIN	512269	00779	350211-1	ī	
J	35		н	EADER,1 ROW,0.156 CTR,2 PIN	641647	89536	641647	ī	
ĸ	1		R	ELAY, ARMATURE, 1 FORM C, 12VDC	512194	28478	20693-83	1	
MP	1		н	EATSINK, DIODE	583849	89536	583849	1	
MP	2		н	EAT DIS, CLIP, TO-220	428805	13103	6046P8	1	
Q	1		* т	RANSISTOR, SI, BV= 45V, 30W, TO-220	325761	09214	D44C5	ī	
R	1		R	ES,CC,820,+-5%,1W	266379	01121	GB8215	ĩ	
R	2		R	ES,CC,2K,+-5%,0.5W	169854	01121	EB2025	1	
R	4,	5	R	ES,CC,10,+-10%,0.5W	108092	01121	EB1001	2	
R	6		R	ES,CC,100,+-5%,0.5W	188508	01121	EB1015	ī	
R	7		R	ES,CC,1K,+-5%,0.5W	108597	01121	CB1025	ī	
R	8		R	ES,CF,5.1,+-5%,0.25W	441287		CR251-4-5P5R1	1	
S	1,	2	S	WITCH, SLIDE, DPDT, POWER	234278	89536		2	

.



				(See Figure 6-8.)					
	RENCE				FLUKE	MFRS	MANUFACTURERS		N 0
			>	SDESCRIPTION	STOCK	SPLY	PART NUMBER -OR GENERIC TYPE	tot oty-	T
						0001	OK GENERIC TITE	Q11-	- E
н	1			SCREW, MACH, RHSL, NYL, 6-32X5/8	330019	95987	N-632-5/8	4	
Н	2			NUT, NYLON 6-32 HEX, BLACK NYLON	111013	89536	111013	4	
J	2			CONN, PWB EDGE, REC, 0.100 CTR, 20 POS	520189	09922	PWBH4DD10-32	6 ·	
J	3-	5,	11	CONN, PWB EDGE, REC, 0.100 CTR, 44 POS	520148	00779	1-5308843-5	4	
J	б~	8		CONN, PWB EDGE, REC, 0.100 CTR, 72 POS	520155	0077 9	1-530843-9	3	
J	9			HEADER, 2 ROW, 0.100CTR, 34 PIN	643239	89536	643239	ĩ	
MP	1			SPACER, RND, ALUM, 156 IDX.250	153155	89536	153155	Ā	

Table 6-8. A7 Motherboard PCA



Table 6-9. A8 Power Supply PCA (See Figure 6-9.)

CNAT					FLUKE	MFRS	MANUFACTURERS	
				DESCRIPTION	STOCK	SPLY -CODE-	PART NUMBER	TOT
NONE	NIC.		- 3	DESCRIPTION	10	-CODE-	-OR GENERIC TYPE	- 011-
1				BATTERY, NI-CAD, 3.6V, 0.45AH	615476	89536	615476	1
1,	з,	4,		CAP, CER, 0.22UF, +-20%, 50V, 25U	519157	51406	RPE11125U224M50V	7
13,	14,	16,			519157			
22					519157			
2,	9			CAP, AL, 1000UF, +100-10%, 25V, SOLV PROOF	601971	89536	601971	2
5,	10,	23,		CAP, TA, 1UF, +-10%, 35V	161919	56289	196D010X0035G	4
32					161919			
6,	7,	27,		CAP, POLYES, 0.1UF, +-10%, 100V	393439	80031	719A1	4
33					393439			
8,	24,	29		CAP, POLYES, 0.01UF, +-10%, 250V	325548	73445	C280MAE/A10K	3
11				CAP, AL, 270UF, +100-10%, 20V, SOLV PROOF	602656	89536	602656	1
12				CAP, AL, 470UF, +100-10%, 12V, SOLV PROOF	602649	89536	602649	1
15,				CAP, CER, 4700PF, +-20%, 100V, X7R			8121-A100-W5R-472M	2
17,	26			CAP,CER,0.047UF,+-10%,50V,X7R			8121-050-W5R47NFK	2
19	••			CAP, CER, 470PF, +-20%, 100V, X7R			8111-A100-W5R-471M	1
21,	28			CAP, TA, 4.7UF, +-20%, 25V	161943		196D475X0025KA1	2
25				CAP, POLYES, 0. 22UF, +-10%, 100V	436113		C280MAH1A220K	1
31	3=			CAP, TA, 0.33UF, +-20%, 35V			196D334X0035HA1	1
34,		10	*	CAP, POLYES, 0.22UF, +-10%, 50V			696492	2
		19		DIODE, SI, 50 PIV, 1.0 AMP			1N4933	9
		15, 27,	*	DIODE, SI, BV=75V, IO=150MA, 500MW	203323	01910	1N4448	9
28	23,	21,	*		203323 203323			
10,	11		*	DIODE, SI, 35 PIV, 10.0 AMP	643023	89536	643023	2
16,				DIODE, GER, BV125.OV, IO= 75MA, 80 MW			150342	2
22,				DIODE, SI, 20 PIV, 1.0 AMP			VSK120	2
1				FUSE, 1/4 X 1-1/4, FAST, 1.5A, 250V			AGC1-1/2	1
1				SCREW, MACH, PHP SEMS, STL, 4-40X1/4	185918			4
2				WASHER, FLAT, BRASS, #4, 0.025	110775			4
3				SCREW, MACH, PH, P, STL, 6-32X0.375		89536		2
4				NUT, MINI, HEX, SS, 6-32	110569			2
5				SCREW, MACH, PH, P, STL, 4-40X0.375	152124			2
6				NUT, MACH, HEX, STL, 4-40		89536		2
7				WASHER, FLAT, STL, 0.123X0.250X0.032	195909	89536	195909	4
8				NUT, MACH, HEX, STL, 4-40	184044	73734	8002A-NP	4
9				WASHER, LOCK, INTRNL, STEEL, #4	110403	89536	110403	6
10				WASHER, LOCK, SPLIT, STEEL, #6	110692	89536	110692	2
11				INSERT, STUD, BROACHING, PHOSPHOR BRONZE	494682	89536	494682	4
1				CONN, D-SUB, PWB, RT ANG, 9 SCKT	714113			1
2				CONN, D-SUB, PWB, RT ANG, 15 SCKT	707034			1
1				RELAY, REED, 1 FORM A, 5VDC			R7254-1	1
1				INDUCTOR, 76 UH	655639		655639	1
2 1				INDUCTOR 2-4 MH	629337		629337	1
2				HEAT DIS, CLIP, TO-220	428805			2
3				HEAT DIS, HORIZ, 2.50X2.50X0.90, TO-127	586222			2
4				COMPONENT HOLDER HLDR, FUSE, 1/4, PWB MT	422865 485219	98159 91833	2829-75-2 3529	2
2,	3			TRANSISTOR, SI, NMOS, 75W, TO-220	485219 586107		586107	2
4,	5,	7		TRANSISTOR, SI, NMOS, 75W, 10-220 TRANSISTOR, SI, NPN, SMALL SIGNAL	218396		2N3904	2 3
6	5,			TRANSISTOR, SI, NPN, SMALL SIGNAL	195974	64713	2N3906	1
1-	10			RES, CF, 30, +-5%, 0.25W	442228		CR251-4-5P30E	10
11,		67.		RES, CF, 270, +-5%, 0.25W	348789		CR251-4-5P270E	4
69					348789			•
12,	14			RES, CF, 5.1K, +-5%, 0.25W	368712	80031	CR251-4-5P5K1	2
15,		52,		RES, CF, 3.9K, +-5%, 0.25W	342600		CR251-4-5P3K9	5
70,		•			342600			-
16,				RES, CF, 27, +-5%, 0.25W	348763	80031	CR251-4-5P27E	2
17,				RES, MF, 102K, +-1%, 0.125W, 100PPM	291286		CMF551023F	2
18				RES, MF, 309K, +-1%, 0.125W, 100PPM	235283	91637		1
19				RES, MF, 26.1K, +-1%, 0.125W, 100PPM	246165	89536		1
20,	37,	38		RES, CF, 10K, +-5%, 0.25W	348839			3
21,				RES, CF, 910K, +-5%, 0.25W	442533		442533	2
22,		47,		RES, CF, 100K, +-5%, 0.25W	348920	80031	CR251-4-5P100K	5
53,		•		·	348920			
23				RES,MF,28.7K,+-1%,0.125W,100PPM	235176	91637	CMF552872F	1
25,	29			RES, MF, 143K, +-1%, 0.125W, 100PPM	291336		CMF551433F	2
26,		33		RES, MF, 49.9K, +-1%, 0.125W, 100PPM	268821		CMF554992F	3
28,				RES, MF, 10K, +-1%, 0.125W, 100PPM	168260		CMF551002F	2
32				RES,MF,10.5K,+-1%,0.125W,100PPM	234096	91637	CMF551052F	1

	RENCE				FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT	N O T
			>	SDESCRIPTION			-OR GENERIC TYPE		- E -
R	34			RES, MF, 249, +-1%, 0.125W, 100PPM	168203	91637	CMF55249F	1	
R	35			RES, MF, 2.05K, +-1%, 0.125W, 100PPM	293704		CMF552051F	1	
R	39			RES, CF, 100, +-5%, 0.25W	348771		CR251-4-5P100E	ī	
R	40,	73		RES, CF, 820K, +-5%, 0.25W	348979		CR251-4-5P820K	2	
R	•		46,	RES, MF, 24.9K, +-1%, 0.125W, 100PPM	291369		CMF552492F	5	
R	65	,	,		291369			-	
R	48			RES,MF, 348, +-1%, 0.125W, 100PPM	236778	89536	236778	1	
R	49			RES, MF, 1.69K, +-1%, 0.125W, 100PPM	321414		CMF551691F	1	
R	50			RES, MF, 14.3K, +-1%, 0.125W, 100PPM	291617		CMF551432F	1	
R	51			RES, CC, 270, +-10%, 2W	110189		110189	ĩ	
R	54,	55		RES, MF, 2.26K, +-1%, 0.125W, 100PPM	328294		CMF552261F	2	
R	56,			RES, VAR, CERM, 100, +-10%, 0.5W	275735	11236	360T-101A	2	
R	58			RES, MF, 2.67K, +-1%, 0.125W, 100PPM	289587		CMF552671F	1	
R	59			RES, MF, 2.8K, +-1%, 0.125W, 100PPM	325670	91637	CMF552801F	1	
R	60			RES, CC, 560, +-5%, 1W	266361	89536	266361	1	
R	61,	62		RES, MF, 4.99K, +-1%, 0.125W, 100PPM	168252	91637	MFF1-84991	2	
R	64			RES, MF, 137, +-1%, 0.125W, 100PPM	235218	91637	CMF551370F	1	
R	66			RES, MF, 10.2K, +-1%, 0.125W, 100PPM	293605	91637	CMF551022F	1	
R	68			RES, CF, 1K, +-5%, 0.25W	343426	80031	CR251-4-5P1K	1	
R	72			RES, CF, 22K, +-5%, 0.25W	348870	80031	CR251-4-5P22K	1	
TP	1,	З,	10,	TERM, FASTON, TAB, SOLDR, 0.110 WIDE	512889	02660	62395	4	
ΤP	12		•		512889				
U	1			* IC, LSTTL, QUAD DIFFERENTIAL LINE DRVR	525295	04713	MC3487P	1	
Ü	2			* IC, LSTTL, QUAD RS422 LINE RCVR, 3-STATE	525303	12040	DS3486N	1	
U	з,	5		* IC, 2.5 V,40 PPM T.C., BANDGAP REF	472845	04713	MC1403V	2	
U	4			* IC, VOLT REG, FIXED, -12 VOLTS, 1.5 AMPS	381665	04713	MC7912CP	1	
Ū	6			* IC, COMPARATOR, QUAD, 14 PIN DIP	387233	12040	LM339N	1	
U	7,	8		* IC, REGULATING PULSE WIDTH MODULATOR	454678	01295	SG3524N	2	
U	9			* IC, COMPARATOR, DUAL, LO-PWR, 8 PIN DIP	478354	12040	LM393N	1	
U	10			* IC, OP AMP, SELECTED GBW 600KHZ	418566	12040	LM358N	1	
U	11			* IC, ARRAY, 5 TRANS, NPN, 3 ISO, 2 DIFF CON	419002	89536	419002	1	
VR	1			* ZENER, UNCOMP, 6.0V TRANSIENT SUPPRESSO	508655	24444	1N5908	1	
VR	2			* ZENER, UNCOMP, 24.0V, 5%, 5.2MA, 0.4W	267807	04713	1N970B	1	
VR	3			* ZENER, UNCOMP, 15.0V, 5%, 8.5MA, 0.4W	266601	04713	1N965B	1	
VR	4			* ZENER, UNCOMP, 18.0V, 5%, 7.0MA, 0, 4W	327973	04713	1N967B	1	
VR	5			* ZENER, UNCOMP, 5.1V, 5%, 20.0MA, 0.4W	159798	04713	1N751A	1	
2	1			RES, NET, SIP, 10 PIN, 5 RES, 10K, +-2%	529990	89536	529990	1	
Z	2			RES, NET, SIP, 10 PIN, 5 RES, 56K, +-2%	529131	89536	529131	1	

Table	6-9.	A8	Power	Supply	PCA	(cont)
-------	------	----	-------	--------	-----	--------

An * in 'S' column indicates a static-sensitive part.

6-33



Table 6-10. A9 Microfloppy Interface PCA (See Figure 6-10.)

)

EFERENCE ESIGNATOR A>-NUMERICS>	SDESCRIPTION	FLUKE STOCK NO	MFRS SPLY -CODE-	MANUFACTURERS PART NUMBER -OR GENERIC TYPE	tot Qty-	N 0 T -E-
1- 12	CAP, POLYES, 0.1UF, +-20%, 50V	732883	D9816	MKS2/50/.1UF/20%	12	
13, 14	CAP,AL,47UF,+-20%,16V,SOLV PROOF	643304	62643	LR16VB470M6X0LLV	2	
S 1	LED, RED, 90 LEAD PREP, LUM INT=2MCD	604884	89536	604884	1	
1	JUMPER, REC, 2 POS, .100CTR, .025 SQ POST	757294	00779	850108-1	1	
P 1	EJECTOR, PWB, NYLON	706879	30035	CE-110-062	1	
1	HEADER, 2 ROW, .100CTR, 34 PIN	658047	00779	1-87227-7	1	
2	HEADER,1 ROW, 100CTR, RT ANG,4 PIN		89536		1	
. 1	RES,CF,330,+-5%,0.25W	573089	59124	CF1-4 331 J B	1	
P 1- 7	TERM, UNINSUL, FEEDTHRU, HOLE, TURRET	179283			7	
1	* IC, CMOS, OCTL LINE DRVR W/3-ST OUT		01295		1	
2	* IC, CMOS, QUAD INPUT NOR GATE	851691	18324	74HCT02	1	
3	* IC, CMOS, QUAD BUS BUFFER W/3-STATE	854021	01295	74HC125N	1	
4	* IC, CMOS, OCTAL BUS TRANSCEIVER	722017	18324	74HCT245N	1	
5	* IC, LSTTL, 8BIT ADDRSABLE LATCH, W/CLR	419242	04713	SN74LS259N	1	
6	* IC,16L8A PROG LOGIC ARRAY, PROGRAMMED	873088	89536	873088	1	
7	* IC, CMOS, 32K X 8 STATIC RAM, 120 NSEC	800250	33297	D43256C12L	1	
8	* IC, 32K X 8 EPROM, PROGRAMMED	872858	89536	872858	1	
9	* IC, MOS, 8 BIT MPU, 8MHZ	853882	56708	Z84C0008PSC	1	
10	* IC, CMOS, DUAL D F/F, +EDG TRG	821058	04713	MM74HCT74N	1	
11	* IC, CMOS, FLOPPY DISK SUBSYS CNTRLR	866918	89536	866918	1	
1	HEADER, 1 ROW, 100CTR, 6 PIN	478669	22526	65500-106	1	
U 6	SOCKET, IC, 20 PIN	454421	00779	2-640464-1	1	
U 7	SOCKET, IC, 32 PIN	807156	00779	2-644018-3	1	
U 8	SOCKET, IC, 28 PIN	448217	91506	228-AG39D	1	
U 9, 11	SOCKET, IC, 40 PIN	429282	00779	2-640379-1	2	
1	OSCILLATOR, 32MHZ, TTL CLOCK	742338	01537	K1100AM	1	
1	RES, CERM, DIP, 14 PIN, 7 RES, 10K, +-5%	364000	91637	MDP14-03-103J	1	
2	RES, CERM, SIP, 8 PIN, 7 RES, 1K, +-2%	414557	91637	CSC08A-01-102G	1	


Figure 6-10. A9 Microfloppy Interface PCA

MANUFACTURER'S FEDERAL SUPPLY CODES

D9816

)

Westermann Wilhelm Augusta-Anlage Manheim-Nackarau, Germany

S0482 Sony Corporation Tokyo, Japan

00779 AMP, Inc. Harrisburg, PA

01121 Allen Bradley Co. Milwaukee, WI

01295 TX Instruments Inc. Semiconductor Group Dallas, TX

01537 Motorola Communications & Electronics, Inc. Franklin Park, IL

02660 Bunker Ramo-Eltra Corp. Amphenol NA Div. Broadview, IL

02735 RCA-Solid State Div. Somerville, NJ

02799 Arco Electronics Inc. Chatsworth, CA

04222 AVX Corporation AVX Ceramics Div. Myrtle Beach, SC

04713 Motorola Inc. Semiconductor Group Phoenix, AZ

06383 Panduit Corporation Tinley Park, IL

06665 Precision Monolithics Sub. of Bourns Inc. Santa Clara, CA 07235 Albion Electrical Ind. Albion, IN

07263 Fairchild Semiconductor North American Sales Ridgeview, CT

07910 Teledyne Semiconductor Mountain View, CA

08718 ITT Cannon Electric Phoenix Division Phoenix, AZ

09214 General Electric Co. Semiconductor Products Auburn, NY

09353 C & K Components, Inc. Newton, MA

09922 Burndy Corporation Norwalk, CT

11236 CTS Corporation Resistor Products Div. Berne, IN

12040 National Semiconductor Corporation Danbury, CT

12969 Unitrode Corporation Lexington, MA

13103 Thermalloy Co., Inc. Dallas, TX

13150 Vermitron Corporation Beau Products Division Laconia, NH

14552 Microsemi Corp. (formerly: Micro-Semi-Conductor Corp.) Santa Ana, CA 15636 Elec-Trol Inc. Saugus, CA

15818 Teledyne Inc. Co. Semiconductor Div. Mountain View, CA

16162 M.M.I. Southfield, MI

17504 Aluminum Filter Co. Carpinteria, CA

18324 Signetics Corporation Sacramento, CA

22526 DuPont, El DeNemours & Co., Inc. DuPont Connector Systems Advanced Products Div. New Cumberland, PA

24444 General Semiconductor Industries, Inc. Tempe, AZ

24759 Lenox-Fugle Electronics Inc. South Plainfield, NJ

27264 Molex Inc. Lisle, IL

28213 MN Mining & Mfg. Co. Consumer Products Div. 3M Center Saint Paul, MN

28478 Deltrol Corporation Deltrol Controls Div. Milwaukee, WI

28480 Hewlett Packard Co. Corporate HQ Palo Alto, CA 30035 Jolo Industries Inc. Garden Grove, CA

32293 Intersil Cupertino, CA

32997 Bourns Inc. Trimpot Division Riverside, CA

33297 NEC Electronics USA Inc. Electronic Arrays Div. Mountain View, CA

34371 Harris Corporation Harris Semiconductor Products Group Melbourne, FL

34649 Intel Corporation Santa Clara, CA

34848 Hartwell Special Products Placentia, CA

36000 United Flexible of Canada Richmodn Hill, ONT CAN

40337 RAF Electronics Hardware Seymour, CT

49671 RCA Corporation New York, NY

50088 SGS - Thomson Microelectronics Inc. Carrollton, TX

51406 Murata Erie North America Inc. Symrna, GA

51705 ICO/Rally Palo Alto, CA

6/List Of Replaceable Parts

MANUFACTURER'S FEDERAL SUPPLY CODES

51809 NCR Corporation Systemedia Division Miamisburg, OH

53217 Technical Wire Products Inc. Santa Barbara, CA

54590 RCA Corporation Electronic Components Div. Cherry Hill, NY

55112 Plessey Capacitors, Inc. (Now 60935)

55566 RAF Electronic Hardware Inc. Seymour, CT

56289 Sprague Electric Co. North Adams,MA

56349 Tri-Tech Company Kent, WA

56708 Zilog Inc. Campbell, CA

59076 Designatronics Inc. New Hyde Park, NY

59124 KOA-Speer Electronics Inc. Bradford, PA

6E232 Olevetti Corp. of America Seattle, WA

6F689 Stock Drive Products (replaced by: 59076) 60935 Westlake Capacitor Inc. Tantalum Division Greencastle, IN

61935 Schurter Inc. Petaluma, CA

62643 United Chemicon Rosemont, IL

70903 Cooper-Belden Corp. Geneva, IL

71400 Bussman Manufacturing Div. McGraw-Edison Co. St. Louis, MO

71450 CTS Corp. Elkhart, IN

71590 Mepco/Centralab A North American Philips Co. Fort Dodge, IA

71707 Coto Corporation Providence, RI

72136 Electro Motive Mfg. Corp. Florence, NC

72982 Erie Specialty Products Inc. Erie, PA

73445 Amperex Electronic Corp. Hicksville, NY

73734 Federal Screw Products Inc. Chicago, IL 74840 Illinois Capacitor Inc. Lincolnwood, IL

78189 IL Tool Works Inc. Shakeproof Div. Elgin, IL

80031 Mepco/Electra Inc. Morristown, NJ

83003 Varo Inc. Garland, TX

83330 Kulka Smith Inc. A North American Philips Co. Manasquan, NJ

83533 Associated Spring Barnes Group Gardena, CA

84411 American Shizuki TRW Capacitors Div. Ogallala, NE

84580 France Campbell & Darling Kenilworth, NJ

86684 Radio Corp. of American (Now 54590)

86928 Seastrom Mfg. Co. Inc. Glendale, CA

88245 Winchester Electronics Litton Systems-Useco Div. Van Nuys, CA

88690 Essex Group Inc. Wire Assembly Div. Dearborn, Ml 89020 Amerace Corporation Buchanan Crimptool Products Division Union, NJ

89462 Waldes Truarc, Inc. Long Island, NY

89536 John Fluke Mfg. Co., Inc. Everett, WA

9W423 Amatom El Mont, CA

91506 Augat Alcoswitch North Andover, MA

91637 Dale Electronics Inc. Columbus, NE

91833 Keystone Electronics Corp. New York, NY

93332 Sylvania Electric Products Semiconductor Products Div. Woburn, MA

95987 Weckesser Co., Inc. (Now 84580)

97527 Instrument Gear Works Chicago, IL

98159 Rubber-Tech Inc. Gardena, CA

98291 Sealectro Corp. BICC Electronics Trumbill, CT

6/List Of Replaceable Parts

MANUFACTURER'S FEDERAL SUPPLY CODES

D9816 Westermann Wilhelm Augusta-Anlage Manheim-Nackarau, Germany

S0482 Sony Corporation Tokyo, Japan

00779 AMP, Inc. Harrisburg, PA

01121 Allen Bradley Co. Milwaukee, WI

01295 TX Instruments Inc. Semiconductor Group Dallas, TX

01537 Motorola Communications & Electronics, Inc. Franklin Park, IL

02660 Bunker Ramo-Eltra Corp. Amphenol NA Div. Broadview, IL

02735 RCA-Solid State Div. Somerville, NJ

02799 Arco Electronics Inc. Chatsworth, CA

04222 AVX Corporation AVX Ceramics Div. Myrtle Beach, SC

04713 Motorola Inc. Semiconductor Group Phoenix, AZ

06383 Panduit Corporation Tinley Park, IL

06665 Precision Monolithics Sub. of Bourns Inc. Santa Clara, CA 07235 Albion Electrical Ind. Albion, IN

07263 Fairchild Semiconductor North American Sales Ridgeview, CT

07910 Teledyne Semiconductor Mountain View, CA

08718 ITT Cannon Electric Phoenix Division Phoenix, AZ

09214 General Electric Co. Semiconductor Products Auburn, NY

09353 C & K Components, Inc. Newton, MA

09922 Burndy Corporation Norwalk, CT

11236 CTS Corporation Resistor Products Div. Berne, IN

12040 National Semiconductor Corporation Danbury, CT

12969 Unitrode Corporation Lexington, MA

13103 Thermalloy Co., Inc. Dallas, TX

13150 Vermitron Corporation Beau Products Division Laconia, NH

14552 Microsemi Corp. (formerly: Micro-Semi-Conductor Corp.) Santa Ana, CA 15636 Elec-Trol Inc. Saugus, CA

15818 Teledyne Inc. Co. Semiconductor Div. Mountain View, CA

16162 M.M.I. Southfield, MI

17504 Aluminum Filter Co. Carpinteria, CA

18324 Signetics Corporation Sacramento, CA

22526 DuPont, El DeNemours & Co., Inc. DuPont Connector Systems Advanced Products Div. New Cumberland, PA

24444 General Semiconductor Industries, Inc. Tempe, AZ

24759 Lenox-Fugle Electronics Inc. South Plainfield, NJ

27264 Molex Inc. Lisle, IL

28213 MN Mining & Mfg. Co. Consumer Products Div. 3M Center Saint Paul, MN

28478 Deltrol Corporation Deltrol Controls Div. Milwaukee, WI

28480 Hewlett Packard Co. Corporate HQ Palo Alto, CA 30035 Jolo Industries Inc. Garden Grove, CA

32293 Intersil Cupertino, CA

32997 Bourns Inc. Trimpot Division Riverside, CA

33297 NEC Electronics USA Inc. Electronic Arrays Div. Mountain View, CA

34371 Harris Corporation Harris Semiconductor Products Group Melbourne, FL

34649 Intel Corporation Santa Clara, CA

34848 Hartwell Special Products Placentia, CA

36000 United Flexible of Canada Richmodn Hill, ONT CAN

40337 RAF Electronics Hardware Seymour, CT

49671 RCA Corporation New York, NY

50088 SGS - Thomson Microelectronics Inc. Carrollton, TX

51406 Murata Erie North America Inc. Symrna, GA

51705 ICO/Rally Palo Alto, CA

6/List Of Replaceable Parts

51809 NCR Corporation Systemedia Division Miamisburg, OH

53217 Technical Wire Products Inc. Santa Barbara, CA

54590 RCA Corporation Electronic Components Div. Cherry Hill, NY

55112 Plessey Capacitors, Inc. (Now 60935)

55566 RAF Electronic Hardware Inc. Seymour, CT

56289 Sprague Electric Co. North Adams,MA

56349 Tri-Tech Company Kent, WA

56708 Zilog Inc. Campbell, CA

59076 Designatronics Inc. New Hyde Park, NY

59124 KOA-Speer Electronics Inc. Bradford, PA

6E232 Olevetti Corp. of America Seattle, WA

6F689 Stock Drive Products (replaced by: 59076) 60935 Westlake Capacitor Inc. Tantalum Division Greencastle, IN

61935 Schurter Inc. Petaluma, CA

62643 United Chemicon Rosemont, IL

70903 Cooper-Belden Corp. Geneva, IL

71400 Bussman Manufacturing Div. McGraw-Edison Co. St. Louis, MO

71450 CTS Corp. Elkhart, IN

71590 Mepco/Centralab A North American Philips Co. Fort Dodge, IA

71707 Coto Corporation Providence, RI

72136 Electro Motive Mfg. Corp. Florence, NC

72982 Erie Specialty Products Inc. Erie, PA

73445 Amperex Electronic Corp. Hicksville, NY

73734 Federal Screw Products Inc. Chicago, IL 74840 Illinois Capacitor Inc. Lincolnwood, IL

MANUFACTURER'S FEDERAL SUPPLY CODES

78189 IL Tool Works Inc. Shakeproof Div. Elgin, IL

80031 Mepco/Electra Inc. Morristown, NJ

83003 Varo Inc. Garland, TX

83330 Kulka Smith Inc. A North American Philips Co. Manasquan, NJ

83533 Associated Spring Barnes Group Gardena, CA

84411 American Shizuki TRW Capacitors Div. Ogallala, NE

84580 France Campbell & Darling Kenilworth, NJ

86684 Radio Corp. of American (Now 54590)

86928 Seastrom Mfg. Co. Inc. Glendale, CA

88245 Winchester Electronics Litton Systems-Useco Div. Van Nuys, CA

88690 Essex Group Inc. Wire Assembly Div. Dearborn, Ml 89020 Amerace Corporation Buchanan Crimptool Products Division Union, NJ

89462 Waldes Truarc, Inc. Long Island, NY

89536 John Fluke Mfg. Co., Inc. Everett, WA

9W423 Amatom El Mont, CA

91506 Augat Alcoswitch North Andover, MA

91637 Dale Electronics Inc. Columbus, NE

91833 Keystone Electronics Corp. New York, NY

93332 Sylvania Electric Products Semiconductor Products Div. Woburn, MA

95987 Weckesser Co., Inc. (Now 84580)

97527 Instrument Gear Works Chicago, IL

98159 Rubber-Tech Inc. Gardena, CA

98291 Sealectro Corp. BICC Electronics Trumbill, CT

SECTION 7

SCHEMATIC DIAGRAMS

TABLE OF CONTENTS

DRAWING NUMBER

)

TITLE

PAGE

2280A-1015	1 Display PCA	•3
2280A-1004	3 Printer Interface PCA	-5
2280A-1002	5 Transformer PCA	-11
	3 Power Supply PCA	

,

To accomidate the page formatting, the following schematic drawings will be overlapping from one page to the next.













NOTES: UNLESS OTHERWISE SPECIFIED.

- 2. ALL CAPACITANCE IS IN MICROFARADS .
- 3. ALL GRAPHIC SYMBOLS ARE IN ACCORDANCE WITH ANSI Y32.2 AND Y32.14 .

IC PWR ¢ GND						
IC	TYPE	GNDI	GND3	+5V	†24V	
U2	4094	8		16		
UЗ	4094	8		16	-	
US	4094	8	_	16		
U6	4094	8		16		
U7	4094	8		16		
UI	ULN2003		8		9	
U4	ULN2003	_	8		9	
U8	ULN2003		8		9	
U9	ULNZ003		8	_	9	
UIO	ULN2003		8		9	
UII	ULN2003		8		9	











Schematic Diagrams



Figure 7-4. A4 Controller PCA







Figure 7-4. A4 Controller PCA (cont.)



MASTER CLOCK AND TIMING





Figure 7-4. A4 Controller PCA (cont.)





Schematic Diagrams



Figure 7-5. A5 Memory PCA













2280A-1003 (Sheet 3 of 3)

Figure 7-5. A5 Memory PCA (cont.)



0N 2280A-6501 ASSY LINE FILTER J16 BLU BLU AC LO I KN/YEL \mathcal{H} 2 SHIELD 3 BRN BRN AC HI 4 \cap th, J31 SHIELD 1 RZ 2K 1/2 W ş L (7 T .22 2 +12V 3 4 OV NC S10 NO CI R8 P13 J13 5.10 4W 5% CR5 SHIELD ł 1 +12 GRN CR4 KI 3 3 K K C4,5NF, 250V RMS R4, 10,12W, 10% YEL +121 CR6 CR7 4 4 BLK AC HI \rightarrow 6 6 ~~~ RED AC HI 7 7 WHT AC LO | אפיור | א^{פיו}ן RG 9 9 51 52 С BLUE AC LO RED Ā Γ.6 5 10 10 C5, 5NF, 250V, RMS, 16 ۱ RED WH. Ŷз 15 $\left[1 \right]$ R5, 10,12W, 10% 4⁰ WHT 3 5 5 CG, 0.1,: 250V, RMS POWER SWITCH THREE POSITION SWITCH, SHOWN P20 | J20 2 2 I ł. THIS SWITCH AND PRGM CABLE ARE ON 2280A-FINAL ASSEMBLY. 1

LINE VOLTAGE SWITCH SETTINGS						
VOLTAGE	SI	S2				
100	RED	WHT				
120	RED	RED				
220	WHT	WHT				
240	WHT	RED				

)2


Figure 7-6. A6 Transformer PCA



AIC		Bال		ارا		لــــــا סור		<u></u>]		JIF		
GUARD 2	0	2	()	2	<u></u>	(2)	()	2	0	(2)	0	
(a)	3	() ()	3	() ()	3	(<u>)</u>	3	() ()	3	4	3	
GL RTN 6	5 	6	(5)	6	(5)	6)	<u> </u>	6	<u>(</u>)	6	(5) (5)	
GL+5∨ (8)	ŏ	— <u>ē</u>))) –	——(B)			ŏ—	®	<u> </u>	®	Ö	
5CN 55(H)	<u>)</u>	0	<u>.</u>	io	<u>(9</u>)	(i)	<u>)</u>	@	<u>.</u>	л Ö	Ĭ	
SCNSH(H)	<u>()</u>	[2		<u></u>	<u> </u>	(ì2)	<u> </u>	ı 🖉	Ű	l	Ŏ	
5(N53(H)(A)	Ŭ)	(¥)	(i) 	(i4)	<u>(</u>]	л ĕ́) (j)	(14)	(13)	Ŭ. (♠)	(B)	
5(NS2(H)	(15)	(6)	(5	л 🖲	(B)) (b)	(5)	l ŭ	Ğ	(6)	(15)	
SCNSI(H)	Ū	——(B)	Ĩ	(B)	$\tilde{0}$	L(B)	Õ		Õ	L(B)	(i)	
(H5+(H) 適	(19)	20	(9)	20	(19)	@	(19)	@	(19	@	(1)	
(મંડ3 (મ) 🗃	ē)	—ē	ē)	@	ē)		ē)		ē)	83	21	
СН52(Н) 🖓	Ø		3	@	2)		23		3	®	Ø	
сн5 і (н) 🙆	2 5		ē —	26	ē	26	2 5		2 5	26	ې	
снSD(н) 🕲	@	@	@		(1)		e)		Ø	æ	2	
5(N 2 (H) 👀	29		(29)	30	29		@		છ		2	
SCN I (H) 🙆	<u> </u>	32	 —— 	32	3)	32)	٩)	32	3)		3)	
SUND (H) 3	3)		33		33		33		33		33	
RDY (H) 🚳	3)	39	39	30	39		39		39		39	
RNG I (L) 3	٩)		37		<u>ه)</u>	B	۵)		З		9)	
RNG Ø(L) 🚳	39		39		છ)——		39		છ)		39	
ZERO(H) 🚯	۹)		(1)		4)		(1)		(۹)			
REF JCT EN(H)	(3)		(3)		(3)		43		4 3		43	
(AL (H) 🚯	(45)		4 5		(45)		(45)		4 5		45	
DSCHGINH(H)	@)		€7		۹)		4 7		•)		۲	
OTC EXC 50	<u>(49</u>	60	⊕		(19		(9)	50	49		(9)	
OTC EN(H) 😡	<u>6</u>]	62	<u>s</u>]		§]		51		5)		(5)	
	<u>63</u>		<u>63</u>	64	<u>5</u>]	59	<u>(5)</u>	54	<u>s</u>		S	
+10V 🚯	<u>5</u>	56	<u>69</u>	50	§§		<u></u>	59	<u>s</u> —	S	છ	
6.2 V REF 58	<u>ه</u>		<u></u>	58	<u>(5)</u>		<u>(5)</u>		<u></u>	3 8	6)	
ANALOG COM	<u>69</u>	@	<u>69</u>	@	<u>69</u>		59	60	<u>69</u>	6	5	
0.5V REF	<u>()</u>	@	6)	@	6)	@	6)		۵	B	6	
REF JCT RTN	<u>6</u>	@	B	@	B	@	@	@	B	69	(3)	
0.05 V REF 6	65	69	69	69	69	@	69	6	69	69	6	
SCN COM	@	68	@	(B)	@	(U)	@	<u> </u>	@	@	6) (8)	
BRP	භ	70	ଡ	(70)	<u>ල</u>	(70)	(6)	®	(y)	(79)		
A/D IN 😡	Ø)		0)	(2)	(1)	(1)	@	(2)	Ø		Ø	
L		L	J	L	I	ا ــــــ		L	J	L		
JIA		JIB		16	316		JID		JIE		JIF	

 \Box

(

1



Figure 7-7. A7 Motherboard PCA









.





2280A-1009 (Sheet 1 of 2)

Figure 7-8. A8 Power Supply PCA





)9



Figure 7-8. A8 Power Supply PCA (cont.)







Figure 7-9. A9 Microfloppy Interface PCA





C



NOTES : UNLESS OTHERWISE SPECIFIED

- I. ALL RESISTANCE IS IN OHMS.
- 2. ALL CAPACITANCE IS IN MICROFARRADS.
- 3. ALL GRAPHIC SYMBOLS ARE IN ACCORDANCE WITH ANSI Y32.2 AND Y32.14.















Figure 161-7. High Performance A/D Converter Schematic Diagram (cont.)

P2-2 P2-20 8039 W1 8049 Z2 P1-72 ٩Û CR5 12 C)⁰³ CRIO 2716 ດີ -84 100 TP41 817 са R22 -----U3 U4 U١ 8 тр 🏳 RED TP 14 5 829 023, с. ТР 38 \mathbb{T} <u>C47</u> U14 ĺ 1932 TP31 C5 CRI R25 C 57 итэ С15 С H €⊐ = TP40 CR12 R31 R32 R33 R34 c14 🛄 C 16 CR13 U21 013 UIO PIN TP35 ,C12[025 G C 17 U19 U20 05 TP34 TP4 [_____ -U35 <u>م</u> U22 k20 U18 ήŕ U23 C 21 TP43TP2 ____C22 C23 C 50 U3 U32 <u>U30</u> 6 C 19) TP37 2280A-3061 REV K U24 U27 224 C4 R58 TP42-----C25 TP 4 9 р. ТР36 U39 VR3 842 843 844 •• C C •7 Ğ. R51 R53 R53 R54 R54 R55 R55 R56 R56 R48 R49 R50 U4 1 **U3**3 TP33 UJe N45 R46 N47 U45 R66 R67 CR19 R68 R68 R68 C#21 U4 R64 Pr65 012 ^{C3}4(R59 ĊĊ¢ 022 С 014 $\phi \phi \phi \phi$ O Ľ 2 2 2 TP50]z10 Ξ. R124 -C TPAR C32 C36 CAUTION SUBJECT TO DA MAGE BY STATIC ELECTRICITY ⊐-R122 R123 R118 亡 「 们 878 877 ¢¢¢¢¢ D\$1 H R 101 81 R 102 5 R106 C8 R107 3001 8109 R1105 8114 C52







Figure 161-7. High Performance A/D Converter Schematic Diagram (cont.)





J37

J36







;2



162/Thermocouple/DC Volts Scanner

Figure 162-2. Thermocouple/DC Volts Scanner Schematic Diagram (cont.)



2280B-1663




(Sheet 1 of 3)

Figure 163-14. RTD-Resistance Scanner Schematic







(Sheet 2 of 3)

Figure 163-14. RTD-Resistance Scanner Schematic (cont.)







Figure 163-14. RTD-Resistance Scanner Schematic (cont.)













Figure 164-5. Transducer Excitation Module Schematic Diagram (cont.)







Figure 164-5. Transducer Excitation Module Schematic Diagram (cont.)





REF DES	∇	V	+5VREM	+5V	+14V	-15V
UI	8		16			
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	4,5,8		1			
UB	7		14			
04			8			
υ5				8		
UG						
V7						
VB						
29						
U 10						
011						
510						
013						
U 14 U 15						
015		7		14		
1016		8		16		
1017		12 8 7		24 16		
UIB		8		16		
1019				14		
UIG UI7 UB U20 U21 U22 U23 U23 U23 U24 U25		7		14		
150		7 7		14		
1022		7		14		
023		8 7		16		
U 24		7		14		
U 25		7		14		

REF	∇	$\overline{\mathbb{V}}$	+5VREM	+ 5¥	+14V	-15 V
026		8		16		
U27		7,8		16		
U 28		20		26.40		
U29		3		1		
U 30		8		16		
U 31 U 32		7		14		
U 32		7,8		16		
U 33 U 34 U 35		7,8		16		
034		7.8		16		
V 35		7		14		
U 36 U 37		8 7		16		
U 37		Г		14		
U 38		7				
U 38 U 39		8		16		
V 40		8		16		
U41		8		16		
U 42		7		14		
U 41 U 42 U 43 U 44		12		24		
U 44		8		16		1
U 45		٦		14		
U 46		8		1	16	
U 47		д		16		
U 48		8		16		
U 48 U 47		12		24		
U 50		8		16		









UNUSED FUNCTIONS

	+5V 9 10 5 4 052 6	3 4 5 5 13 13 13 13 13
--	--------------------------------------	--

LAST USED	NOT USED
C45, CR22, FI, G15, R119, 57, T1, U65, VR4, Y1, Z8	R4,R8,R9,R80 U26,R78,R79



Figure 167-11. Counter/Totalizer Assembly Schematic Diagram (cont)







2280B-1067 (Sheet 3 of 5)

Figure 167-11. Counter/Totalizer Assembly Schematic Diagram (cont)







Figure 167-11. Counter/Totalizer Assembly Schematic Diagram (cont)







-











	PWR & GND					
I.C.	GL +5V	∇	V	+ 5V REM		
- 2 7456789011231454789021234	0 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	84.5 8,4,5 1,35 5	5200777377777777777779887488075580008280807888 3201777377777788874879880755000828807550008280807888	1 144410 B		






Figure 168-6. Digital I/O Assembly Schematic Diagram (cont.)





.



Figure 168-6. Digital I/O Assembly Schematic Diagram (cont.)















'0



REF	$\underline{\Psi}$	V	V	2.5V REM	+5V REM	+5VGL	+15V	-15V
UI	8				16			
U2	4.5,8				1			
03	1.3.7				4,10.14			
<u></u>	5				8			
U5 U6		5	1.5.8,1011			8		
<u>U7</u>			B					
08			3					
109								
119 110		4						
		3						
UI2		4						
1113								
UI4				5				
UI5		3.16.31				1.34		
UI6		20				1.26.40		
U 17		3,12,15				24		
UI8		12,18				21.24		
<u>U19</u>		8,14				15,16		
<u>U20</u>		в				15.16		
U19 U20 U21 U22		7				14		
022		314.5.7				14		
U23 U24		7				13,14		
U25		<u>6,8</u> 10				1,2.0		
1023		3,12,15				24		
<u>U26</u> U27		3,12,15				24		
UZB		3,12,15				24		
029		3,12,15				24		
U30		3,12,15				24		
<u>U30</u> U31		3,12,15				24		
U32							7	4
U <u>33</u> 1)34 U35							16	
U34							7	4
U35							16	
U36 U37							7	4
001							16	4
<u>U38</u>							16	
U39 U40							7	4
U41								4
U42								4
U43								4
1,44								4

Figure 170-10. Analog Output Option Schematic Diagram







Figure 170-10. Analog Output Option Schematic Diagram (cont.)





)







)



Figure 170-10. Analog Output Option Schematic Diagram (cont.)





TB2 HIGH

> TB4 LOW

P37

L



Figure 171-2. Current Input Connector Schematic Diagram



P54



.











NOTES: UNLESS OTHERWISE SPECIFIED

- 1. ALL RESISTANCES ARE IN OHMS.
- 2. ALL RESISTORS ARE 1/8W, MF,.1%.
- 3. ALL CAPACITANCE IN MICROFARADS.

GUARD 72

4. ALL GRAPHIC SYMBOLS ARE IN ACCORDANCE WITH ANSI Y32.2 AND Y32.14,



E SPECIFIED E IN OHMS. 1/8W, MF,.1%, E IN MICROFARADS. BOLS ARE IN ACCORDANCE 2 AND Y32.14.

- ∢ ∑z= ⊇

LOW

Ó

Q

CHANNEL IN

Q

GUARD

OW SHIELD

Ó

σ

CHANNEL



175/Isothermal Input Connector





P37

6 1 2



۰ ۵

SHIELD

)











P 43



9
P 43



Figure 179-2. Digital/Status Input Connector Schematic Diagram













Figure 211-4. 2280A-211 Math Coprocessor Schematic Diagram (cont.)

211-F2





L**614**



:KB

ĸ

2

JR







Figure 214-20. Cartridge Tape Drive Schematic Diagram (cont.)







Figure 214-20. Cartridge Tape Drive Schematic Diagram (cont.)







Figure 214-20. Cartridge Tape Drive Schematic Diagram (cont.)







Figure 214-20. Cartridge Tape Drive Schematic Diagram (cont.)







I.C.	+ 5	+12	GNDI	GNDB	NO.PIN
Uī		5,6			8
U2		5,6			8
U3	14		7		14
U4	14		7		14
U5	14		٦		14
U6	14		٦		14
U 7		14		7	14
U 8		٩		- 11	14
U9	14		7		14
QU	19		8		16
UII		7		٩	e
U12	14		7		14
U13		4		11	14
U14					
U					

NOTES: UNLESS OTHERWISE SPECIFIED

- 1. ALL RESISTANCE IS IN OHMS.
- 2. ALL RESISTORS ARE 1/4W, 5%.
- 3. ALL CAPACITANCES IS IN MICROFARADS.



Figure 214-20. Cartridge Tape Drive Schematic Diagram (cont.)













Figure 341-2. RS-232-C Interface Schematic Diagram (cont.)







Figure 342-2. IEEE-488 Interface Schematic Diagram






2280A-1006 (Sheet 1 of 2)

Figure 7-1. Al Display PCA

SECTION 8

OPTIONS -160 THROUGH -169

CONTENTS

)

Option	2280A-160	AC Voltage Input Connector	160-1
Option	2280A-161	High Performance A/D Converter	161-1
Option	2280A-162	Thermocouple/DC Volts Scanner	162-1
Option	2280B-163	RTD/Resistance Scanner	163-1
Option	2280A-164	Transducer Excitation	164-1
Option	2280A-167	Counter/Totalizer	167-1
Option	2280A-168	Digital I/O Assembly	168-1
Option	2280A-169	Status Output Connector	169-1

Option 2280A-160 AC Voltage Input Connector

DESCRIPTION

The AC Volts Input Connector mates with the Thermocouple/DC Volts Scanner and converts ac input voltages to dc for input to the scanner. Ten ac-voltage input and ten dc-voltage input channels are provided on the connector. The input connector mates to the Thermocouple/DC Volts Scanner through a card-edge connector. The entire assembly is enclosed in a plastic housing that provides strain relief for the external wiring to the connector terminals.

Two screw terminals labeled HI and LO are provided for each channel. Channels zero through nine are ac voltage input channels and channels ten through nineteen are dc voltage input channels. Channels zero through nine accept and convert ac voltages between 5V ac RMS and 250V ac RMS to dc voltages to be read by the Data Logger using the High Performance A/D Converter (Option 2280A-161) and the Thermocouple/DC Volts Scanner (Option 2280A-162). Channels ten through nineteen can be used to measure dc voltages to 64 volts.

The LO input terminal and a shield are connected together within the assembly so that system guard and the LO input are at the same potential. This helps minimize common mode voltage errors in the measurement.

WHERE TO FIND FURTHER INFORMATION

The AC Voltage Input Connector theory of operation, general maintenance procedures, performance tests, calibration procedure, a parts list, and a schematic diagram can be found in this subsection. Installation and system configuration instructions are located in the 2280 Series System Guide and 2286/5 System Guide, and operating and programming instructions are in the 2280 Series User Guide and 2286/5 User Guide. Option specifications are located in the Appendices of this manual and in the System Guide.

Test equipment required to perform the procedures in this subsection is listed in Table 160-1. A summary of test equipment required for all procedures in this manual is given in Table 2-1 in Section 2 of this manual.

P/N 728147 February 1985 Rev. 1, 1/90

INSTRUMENT	REQUIRED SPECIFICATIONS	RECOMMENDED MODEL
AC Voltage Source	10.0V +/- 0.01 V 6.2V +/- 155 uV	Fluke 5100B Fluke 343
Thermocouple/DC Volts Scanner	•••••	Fluke 2280A-162 (no substitute)
High Performance A/D Converter 	•••••	Fluke 2280A-161 (no substitute)

Table 160-1. Required Test Equipment



Figure 160-1. AC Voltage Input Connector

THEORY OF OPERATION

The AC Voltage Input Connector theory of operation discussion begins with an overall functional description and follows with a detailed circuit description. The schematic diagram at the end of this option subsection is the quickest reference for the detailed circuit description.

Overall Functional Description

The ac-to-dc conversion circuitry for channels zero through nine consists of a half-wave rectifier, voltage divider and a low-pass filter for each of the ten channels. The converter is average responding and calibrated to indicate the rms value of a sine wave. The conversion process converts a sinusoidal ac voltage to 1/1000 of its rms value minus 0.32 volts.

Detailed Circuit Description

The following description uses the component designations for channel zero although it applies to all channels. Only the component designations change from channel to channel. Diode CR1 rectifies the ac voltage to be measured. This voltage is then divided and filtered by a network consisting of R1, R11, R21 and C1. The dc output voltage equals 1/1000 of the rms value of a sinusoidal input from 45Hz to 450Hz minus 0.32 volts. Overall ripple rejection is from the combination of this low-pass filter and the input filter on the High Performance A/D Converter (Option 2280A-161).

GENERAL MAINTENANCE

The AC Voltage Input Connector PCA normally requires no cleaning unless dirt, dust, or other contamination is visible on the surface. Cleaning instructions are found in Section 4 of this manual.

PERFORMANCE TESTS

To verify that the AC Input Connector is operating properly and within specifications, do the following performance test.

WARNING

THE DATA LOGGER CONTAINS HIGH VOLTAGES THAT CAN BE DANGEROUS OR FATAL. ONLY QUALIFIED PERSONNEL SHOULD ATTEMPT TO SERVICE THE EQUIPMENT. TURN OFF THE DATA LOGGER AND REMOVE ALL POWER SOURCES BEFORE DOING THE FOLLOWING PROCEDURE.

- 1. Turn the keyswitch to OFF and disconnect the Data Logger power input.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.

- 3. Set the address switch on the A/D Converter to 0 (refer to the A/D Converter subsection of the 2280 Series System Guide or 2286/5 System Guide for switch setting instructions).
- 4. Install the High Performance A/D Converter (Option 2280A-161) in the top Data Logger option slot, then install the DC Volts/Thermocouple Scanner (Option 2280A-162) in the slot immediately below the A/D Converter.
- 5. Connect test leads to the HI and LO terminals for channel 0 on the input connector, then install the AC Voltage Input Connector on the Scanner.
- 6. Reconnect the Data Logger power input (ac line or battery).
- 7. Turn the keyswitch to the PROGRAM position.
- 8. Program the Data Logger using the steps given in Table 160-2.

Table 160-2. Performance Test Programming

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">.? A</m>
	Е	<pre><e> ERASE ALL OF PROGRAM MEMORY</e></pre>
3	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>
4	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>
2 3 4 5 6	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>
6	ENTER	CHANNEL NUMBER (OR BLOCK) = CO
7	09	CHANNEL NUMBER (OR BLOCK) = 09
8 9	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
9	ENTER	A: CHANNEL FUNCTION <a-z>?</a-z>
If you	have a 2280B, a 2285B	, or a 2286A then proceed to step 13.
10	D	A <d> DC VOLTS/CURRENT</d>
11	ENTER	AD: DC RANGE <1-5>? 1
12	3	AD<3> 512.00 MVDC
Procee	d to step 16.	
13	D	A <d> VOLTS/CURRENT</d>
14	ENTER	AD: VOLTS/CURRENT RANGE <1-7>? 1
15	6	AD<6> 250.0 VAC
16	ENTER	AD: CHANNEL MENU CHOICE <1-5>? 1
17	EXIT	A: CHANNEL FUNCTION <a-z>? D</a-z>
18	EXIT	CHANNEL NUMBER (OR BLOCK) = C09
19	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>
· •		

- 9. Connect the ac calibrator output to the HI and LO terminals of the AC Voltage Input Connector. Connect the AC calibrator output to the Hi and Lo test leads of the AC voltage input connector installed on the scanner.
- 10. Set the calibrator output to 10.00 volts, 60 Hz.
- 11. Press MONITOR, then 0, then ENTER.

If you have a 2280B, 2285B, or 2286A verify that the value displayed for channel 0 is 10.0 +/- 0.2 volts.

If you have a 2280A, verify that the value displayed for channel 0 is 9.68 + - 0.2 volts.

NOTE

The 2280A mainframe firmware measures the output of the ac input connector's ac converter using a dc measurement. The firmware does not automatically add in the voltage drop due to the half wave rectifying diode (0.32 volts). This voltage drop can be added back in on the 2280A using a channel expression if desired.

12. Press MONITOR. The Data Logger should display:

MAIN MENU CHOICE <M FOR MENU>? A

- 13. Set the calibrator output to zero. Move the AC Voltage Input Connector test leads to the terminals for the next channel to be tested.
- 14. Repeat steps 9 through 13 for each remaining ac input channel (channels 1-9).
- 15. The ac portion of the AC Voltage Input Connector performance test is complete.
- 16. To test the dc voltage input channels (channels 10-19), do the steps for the Option 2280A-176 Voltage Input Connector performance test.

CALIBRATION

)

The AC Voltage Input Connector requires no calibration.

LIST OF REPLACEABLE PARTS AND SCHEMATIC DIAGRAM

An illustrated list of replaceable parts for the AC Voltage Input Connector is given in Table 160-3. For parts ordering information, see Section 6 of the 2280 Series Service Manual. A schematic diagram for the AC Voltage Input Connector is given in Figure 160-2.

		(SEE FIGURE 160-2.)						
DES	ERENCE IGNATOR NUMERICS>	SDESCRIPTION	FLUKE STOCK	MFRS SPLY Code-	MANUFACTURERS Part Number Or generic type	TOT QTY	R S -Q	-
C	1- 10	CAP, AL, 47UF, +-20%, 10V	613984	89536	613984	10		-
CR	1- 10	* DIODE,SI, 1K PIV, 1.0 AMP	453399	04713	1N4007	10		
1	1	STEEL, CAD. PLATED, 125X .500	276493	89536	276493	Ā		
H	2	WASHER, FLAT, STEEL, #4, 0.030 THK	147728	89536	147728	Å		
MP	1	CONNECTOR HOUSING, TOP	578971	89536	578971	1		
1P	2	CONNECTOR HOUSING, BOTTOM	656876	89536	656876	i		
MP	3	DECAL, AC VOLTAGE INPUT CONNECTOR	722975	89536	722975	i		
MP	4	DECAL, OPTION -160	722983	89536	722983	i		
P	36, 37	CONN, PWB EDGE, REC, 90, 0.156 CTR, 44 POS	614313	89536	614313	2		
2	1- 10	RES, MF, 1M, +-0.1%, 0.5W, 25PPM	266114	89536	266114	10		
2	11- 20	RES, MF, 150K, +-1%, 0.125W, 25PPM	257444	89536	257444	10		
R	21- 30	RES, MF, 2.26K, +-0.1%, 0.125W, 25PPM	501320	89536	501320	10		
TB	1	TERM STRIP, PWB, ANGL ENTRY, 10 CONTACTS		89536	501403	Ă	2	





Option 2280A-161 High Performance A/D Converter

DESCRIPTION

Option 2280A-161 High Performance A/D Converter is a high-accuracy analog-to-digital converter for measuring scanner input voltages. These dc voltages can represent a variety of phenomena, depending on the input connector and scanner options chosen and installed with the A/D Converter. Figure 161-1 illustrates the A/D Converter.

Operating parameters of the A/D Converter are programmed through the Data Logger front panel keys. With one A/D Converter installed, the Data Logger reads up to 16 dc volts or 14 thermocouple/RTD input channels per second. If a reading rate higher than 20 channels per second is desired, the rate can be increased by installing one or two additional A/D Converters in the mainframe. Each additional A/D Converter increases the reading rate by varying amounts depending on the system configuration, but reduces the maximum number of mainframe channels by 20 since another slot has been occupied.

Each A/D Converter supports a maximum of five, 20-channel Option 2280A-162 Thermocouple/DC Volts or Option 2280B-163 RTD/Resistance Scanners, thereby providing up to 100 channels. A total of 15 A/D Converters may be installed in a Data Logger system when 2281A Extender Chassis are used. Like the Data Logger mainframe, each 2281A Extender Chassis supports a maximum of 100 channels.

WHERE TO FIND FURTHER INFORMATION

In this subsection, the A/D Converter theory of operation, general maintenance procedures, performance tests, the calibration procedure, the parts list, and a schematic diagram are located. Installation and system configuration instructions can be found in the 2280 Series System Guide and 2286/5 System Guide, while operating and programming instructions are in the 2280 Series User Guide and 2286/5 User Guide. Option specifications are located in the Appendices of this manual and the System Guide.

The test equipment required to perform the procedures in this subsection is listed in Table 161-1. A summary of test equipment required to perform all procedures in this manual is given in Table 2-1 in Section 2 of this manual.

P/N 647644 Rev. 3, 1/90

THEORY OF OPERATION

The A/D Converter theory of operation discussion begins with an overall functional description of the A/D Converter. A block diagram analysis then describes how each major circuit block on the A/D Converter assembly works. Circuit analysis of each block described in the block diagram analysis ends the theory of operation discussion. Where necessary, block diagrams and simplified schematics are included with the text. The schematic diagrams for the A/D Converter are located at the end of this option subsection.



Figure 161-1. A/D Converter

INSTRUMENT	REQUIRED SPECIFICATIONS	RECOMMENDED MODEL
DC Calibrator	+/- 31.3 mV +/- 20 uV +2.048V +/- 50 uV -2.048V +/- 2 uV of +2.048 500 mV +/- 20 uV 6.2V +/- 155 uV 6.8V +/- 0.1V	Fluke 343
	5.0V +/- 100 uV 7.9V +/- 200 uV *63V +/- 800 uV 1.008V +/- 40 uV	*63V output used only for one optional test.
100:1 Divider	+/- 0.005%	Fluke Y2022
Digital Multimeter 	+/- 10V +/- 0.06V 50.0mV +/- 0.001mV 500.0mV +/- 0.005mV	Fluke 8505A
Resistor	1 kohm +/- 5%	Fluke Part Number (108597)
Resistor	10 kohm +/- 5%	Fluke Part Number (109165)
Thermocouple/DC Volts Scanner		Fluke 2280A-162 (no substitute)
Isothermal Input Connector	•••••	Fluke 2280A-175 (no substitute)
Voltage Input		Fluke 2280A-176 (no substitute)
Calibration	•••••	Fluke Part Number (648741)

Table 161	-1.	Required	Test	Equipment
-----------	-----	----------	------	-----------

Overall Functional Description

)

The High Performance A/D Converter measures dc voltages received from scanner option channels, when commanded, and sends the measurement results to the Data Logger controller in digital form over a the serial link bus. At least one scanner and input connector option must be used with the A/D Converter if the Data Logger is to acquire measurement data.

Block Diagram Analysis

Figure 161-2 illustrates the A/D Converter in block diagram form. Each of the blocks are discussed in the following paragraphs.



Figure 161-2. A/D Converter Block Diagram

POWER SUPPLY

The Power Supply converts incoming dc power from the serial link into isolated +10V, -10V, and +5V dc for the scanners and the measurement circuitry as well as +5V dc for the serial link. The Power Supply transmits a reset signal to the A/D Controller upon power-up. Reference voltages produced by the A/D Analog block are used by the Power Supply to regulate the +10 and -10 output voltages.

SERIAL LINK

The Serial Link allows the A/D Controller to exchange commands and measurement data with the Data Logger mainframe controller. In this block, the bi-directional serial transmissions are electrically isolated, buffered, and converted to signals that the A/D controller can use. The serial link circuitry sends an interrupt signal and data to the controller while the controller returns data and a transmitter enable signal.

A/D CONTROLLER

The A/D Controller performs the tasks of maintaining the communication link, selecting scanner modes and channels, and invoking A/D conversions. The controller supplies 6 MHz and 400 kHz clocks, line frequency data, and conversion commands to the A/D Sequencer and in return, it monitors the progress of conversions through the incoming integrate, read, and polarity lines. The controller is advised of impending overrange measurements by two additional lines that come from the A/D Analog block. By writing into the Scanner Control Latches the controller manipulates many control lines that direct the scanners.

A/D SEQUENCER

The A/D Sequencer responds to a conversion command from the controller and generates the timed control signals that the A/D Analog section needs to perform a dual-slope analog-to-digital conversion. The read interval of the conversion cycle is timed by this block.

A/D ANALOG

The A/D Analog section accepts dc input voltages from the scanners and converts these inputs to a time interval that is proportional to their magnitude. Here, stable reference voltages are also generated for the Power Supply section and the scanners.

SCANNER CONTROL LATCHES

The scanner control latches are controlled by the A/D Controller, thereby enabling readings on the individual scanner channels.

Detailed Circuit Description

POWER SUPPLY

DC-DC Converter

Isolation of the A/D circuitry is provided by T1 which is also the core of the dc-dc converter, where T1, U1, U34, U49, Q1, and Q2 comprise a "flyback" type of switching regulator converter. Incoming dc power is applied to the primary of T1 for an interval generated by U1, causing the primary current to ramp up to approximately 1 ampere peak before Q1 and Q2 are turned off. The energy stored in T1 is then released through CR10, CR11, CR12, and CR13 into C5, C17, C18, and C19. The 5.4 volt nominal voltage on C18 is sampled by R82 and R11 and a feedback error signal is generated by U49, which is relayed to U1 through isolator U34. The duty cycle of Q1 and Q2 is then adjusted by U1 to maintain C18 at 5.4V despite load changes and variations in the serial link supply voltage. Typical waveforms are shown in Figure 161-3.



Figure 161-3. DC-DC Converter Typical Waveforms

The voltage on C17, C18 and C19 is regulated further by U33, U49, Q5, Q9, Q10, Q11, Q24, and Q25 to obtain precise +10V, -10V, and +5V dc voltages to power the A/D Converter and scanners. The +10V supply is referenced to zener diode VR5 within the A/D analog section. The -10V supply is referenced to the +10V supply. The +5V supply is derived from U35, a 2.5V reference, which is also the reference for the switching regulator loop.

The voltage on C5 (5V nominal) is used to power the serial link interface circuits and is only regulated by its coupling to the switching regulator loop through T1.

Reset Generator

)

When power is first applied to the A/D, Q6 is turned on by R53, and the Power-On Reset Line to the controller is held low. U15 compares the voltage on C46 to a 1.22V reference to determine whether the +5V supply is within tolerance. Once the supply voltage has stabilized, C46 is allowed to charge through R48 and R56, generating a delay of approximately 50 ms before C46 charges to 1.22V causing U15 to remove the drive to Q6, and allowing the Power-On Reset line to be pulled high by R51. At this point Q7 is turned on to light the POWER indicator DS1. For test purposes, this reset sequence can be triggered by momentarily grounding Test Point 44 to TP 2.

SERIAL LINK

Differential line drivers U2 and receiver U3 transmit and receive information through transient suppression networks consisting of resistors R12, R13, R14, R15, R18, R19, R20 and R21 and diodes CR1 through CR8 in conjunction with VR2.

Incoming data from the Data Logger mainframe controller assembly, which can be monitored at Test Point 30, is fed into UART U17 through optocoupler U5. Upon receipt of a data byte, U17 interrupts microprocessor U10 in the A/D Controller section.

Data destined for the mainframe controller from the A/D is clocked out of the UART through isolator U4 to the line drivers in U2. This data to be transmitted can be observed at Test Point 32. The drivers are enabled by a Xmit Enable signal from the A/D controller that must also pass through U4. The driver outputs remain in a high-impedance state when not enabled.

A/D CONTROLLER

The A/D Control circuitry consists of an 8 bit microprocessor, U10, that executes firmware stored in a PROM, U26. The lower eight bits of the PROM address is captured in an octal latch, U36, on the rising edge of the address latch enable (ALE(L)) signal from the microprocessor. The clock for the microprocessor is derived from a 6.0 MHz crystal, Y1, in conjunction with U18.

U27 and U28 are CMOS RAM's that are used to store the calibration constants of the scanners associated with the A/D. Data is read from or written to the RAMs by the microprocessor by using the RD(L), WR(L), and P1-1 (pin 28 of U10).

A/D SEQUENCER

The A/D Sequencer consists of three functional blocks: the Integrate Timer, the Read Timer, and the Autozero flip-flop. The integrate timer generates the integrate control signal of 16.666 or 20.000 ms duration. The read timer asserts the appropriate polarity reference signal and measures the interval it is applied. The autozero flip-flop places the converter into the autozero mode when not performing a conversion.

o Integrate Timer

Refer to Figure 161-4 for a simplified schematic and timing diagram of the integrate timer. In response to a convert command from the A/D controller, J-K flip flops U31 and U23 are reset and counters U21 and U22 are loaded. The next ALE pulse sets U23, asserting the INTG(L) signal. Subsequent ALE pulses decrement the counters until both reach zero causing U13 to output a timeout signal. The next ALE pulse toggles U23 to terminate the INTG(L) signal and sets U31 to prevent spurious integrate commands.

o Read Timer

Refer to Figure 161-5 for a simplified schematic and timing diagram of the read timer. The timeout signal from the integrate timer latches the state of the COMP(H) into U12. U12 selects which reference control line (+REF or -REF) is to be asserted during the read interval. The timeout signal is gated through U40 and U13 to U23 allowing the same ALE pulse that terminates the integrate signal to set U23 and commence the read interval. The READ(H) signal (TP 34) enables U19 and U30 to count the 6 MHz system clock and thereby measure the duration of the read period. U13 and U18 detect the eventual change in comparator state and reset U23 when COMP(H) changes, ending the read interval. U32 and U20 prevent switching glitches from appearing as a comparator transition signal by preventing U23 form being reset until 20 microseconds into the read period. The eventual reset to U23 by COMP also resets U31, inhibiting read timer activity until a subsequent integrate cycle is initiated.

o Autozero Flip-flop

When the conversion cycle ends, U12 is clocked, and the Auto-Zero control signal, AZ(L), is asserted low. The system remains in this state until another integrate cycle is entered when the integrate signal resets the autozero flip-flop causing AZ(L) to go high.



Figure 161-4. Integrate Timer Simplified Schematic and Timing Diagram



Figure 161-5. Read Timer Simplified Schematic and Timing Diagram

A/D ANALOG

Figure 161-6 shows the major components of the dual-slope converter that dominates this circuit block as well as the timing relationships of the control signals and the circuit waveforms as they appear during typical conversion cycles.

A conversion cycle begins with integrate when Q20 turns on and applies the scanner output voltage to the amplifier consisting of Q16 and U44. The amplifier output is integrated by the stage composed of Q13, U43, R77, and C38 as long as integrate signal is asserted. The intergration of the dc input appears as a ramp waveform that can be observed at Test Point 48.

At the end of the integrate period Q20 is turned off and either Q17 or Q18 is turned on. This applies a stable reference voltage to the integrator with a polarity opposite to the input previously integrated. The integrator in turn ramps back toward zero. The integrator output is amplified by a stage consisting of U43, R87, and R90 before reaching the comparator U42. The amplifier increases the slope of the integrator ramp that is applied to the comparator to facilitate an accurate zero crossing detection by the comparator.

Once the comparator changes state, the reference is removed from the integrator by turning off Q17 or Q18 and turning on Q19, Q12, and Q14 and placing the converter in the autozero mode. During autozero, amplifier offsets are stored on C37 for use in negating the integrate and read errors that would otherwise occur.

Offscale or overvoltage inputs are detected by comparator U47. Should an out-of-range voltage appear at the A/D input, Q21 is turned on to ensure that the input filter capacitor C59 is not adversely effected. At the same time, an overload bit is pulled low to flag the A/D controller so that a measurement will not be made.



Figure 161-6. A/D Dual-Slope Converter

SCANNER CONTROL LATCHES

The A/D generates 21 control signals to select measurement channels and ranges on the connected scanners. The binary representations of the scanner address and channel address to be measured are latched into U6 and U7 by U10 and U37. The scanner address is further decoded by U11 into one of five scanner select lines SCNS[1:5](H) and a sixth signal that is used by the A/D ANALOG block to discharge its input filter DISCHG(H).

U9 and U14 accept the binary representations of the ranging bits RNGO(L) and RNG1(L) in addition to the bits that determine the scanner mode: Zero (ZERO(H)), calibrate (CAL(H)), discharge inhibit (DISCHG INH(H)), and reference junction enable (REF JCT EN(H)). U14 also stores the line frequency bit that determines the integration period of the Intergrate Timer.

U8 gates the scanner type bits SCN[0:2](H) onto the data bus. U25 gates the setting of the A/D Address switch S1 onto the bus as well as the status of the RDY(H) line that is returned from the scanners.

A/D Operation

The A/D Converter does not initiate tasks independently, but responds to commands from the Data Logger mainframe controller. Six commands direct the A/D through all of the jobs demanded of it. The commands are:

o Reset Command

This initializes the A/D Controller and its RAM. The reset command elicits no response from the A/D.

o Configuration Request

The A/D responds to this command by sending the type identifier of each associated scanner. One type identifier is sent for each block or decade of channels. Thus, an A/D with three adjoining DC Volts Scanners would respond with six different block addresses during a system-wide configuration check.

o Calibrate Command

The A/D measures the offsets and gains of each range of the DC Volts and RTD/Ohms Scanner connected to it. From these measurements the A/D computes and stores correction constants for use in adjusting subsequent measurements. The calibrate command contains line frequency information that the A/D uses to determine the integration period. Calibration is commanded on approximately ten-minute intervals and at power-on. The A/D does not send a response to the calibration command.

o Measurement Command

The A/D performs measurements on desired scanner channels in the ranges identified within the command. Normally the A/D responds to a measurement request with an acknowledgement that the command was understood. If the A/D is in an uncalibrated state, as might happen if serial link power had been interrupted, the A/D does not send a response.

o Status Request

The A/D responds to this command with a Ready or a Not Ready response indicating whether or not it has completed the measurement task previously commanded.

o Measurement Results Request

The A/D responds by sending back the results of the measurements most recently performed. If the A/D does not have readings to transmit due to a unusual circumstances then it does not send a response.

GENERAL MAINTENANCE

The Option 2280A-161 PCA normally does not require cleaning, unless dirt, dust, or other contamination is visible on the surface. Follow PCA cleaning instructions in Section 4 of this manual.

PERFORMANCE TESTS

There are four performance tests for the 2280A-161 A/D Converter. All four tests may be performed in sequence to verify overall operation of the A/D Converter, or the tests may be run independently. The four tests are:

o Address Response Test

This test checks to see if the Data Logger mainframe controller can communicate properly with the A/D Converter address switch set to a variety of positions that exercise all address switch lines.

o Accuracy Verification Test

The accuracy verification test checks the A/D Converter to see if its voltage measurement accuracy is within specifications.

o Overrange Indication Test

This test determines if the A/D Converter can detect and communicate to the mainframe controller an overrange condition on a channel.

o Open Thermocouple Response Test

The open thermocouple response test determines if the A/D Converter can detect and communicate to the mainframe controller an open thermocouple condition on a channel. The open thermocouple response test is also part of the performance test for the Thermocouple/DC Volts Scanner (Option 2280A-162). The test is repeated there because each assembly contains part of the circuitry that checks for an open thermocouple. If both the A/D Converter and the Thermocouple/DC Volts Scanner are being tested, the open thermocouple test need only be performed once.

The performance tests verify that the A/D Converter performs properly and meets all specified accuracy tolerances. If it is determined that calibration of the assembly is required, refer to the Calibration section that immediately follows the performance tests in this subsection.

Address Response Performance Test

)

WARNING

THE DATA LOGGER CONTAINS HIGH VOLTAGES THAT CAN BE DANGEROUS OR FATAL. ONLY QUALIFIED PERSONNEL SHOULD ATTEMPT TO SERVICE THE EQUIPMENT. TURN OFF THE DATA LOGGER AND REMOVE ALL POWER SOURCES BEFORE DOING THE FOLLOWING PROCEDURE.

- 1. Turn the Data Logger keyswitch OFF. Disconnect the line power cord or dc input power and all other high voltage inputs.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Install the A/D Converter in the top option slot of the Data Logger and install a scanner in the slot just below the A/D Converter.
- 4. Connect a pair of test leads to the HI and LO terminals of channel 0 on the Voltage Input Connector (Option 2280A-176) or the Isothermal Input Connector (Option 2280A-175). Install the input connector on the scanner.
- 5. Reconnect line or battery power to the Data Logger
- 6. Turn the keyswitch to PROGRAM.
- 7. Set the output of the calibrator to 7.9V, and then connect the output of the calibrator to the test leads coming from the input connector mounted on the scanner.
- 8. Program the Data Logger to measure channels 0 through 1499 on the 8.0000 VDC range using the steps given in Table 161-2.

- 9. Turn the keyswitch to OFF, remove the A/D Converter from the chassis, and set the A/D address switch to address 0 as shown in Table 161-3.
- 10. Reinstall the A/D Converter, and turn the keyswitch to RUN.
- 11. Press MONITOR, then 0 for channel 0, and then ENTER. The Data Logger should display a measurement value of 7.9000V within a tolerance of +/-0.002V.
- 12. Repeat steps 9, 10, and 11 for channel 100 (A/D address 1), 200 (A/D address 2), 400 (A/D address 4), 800 (A/D address 8), and 1400 (A/D address 14). The measurement on each channel should be 7.9000V within a tolerance of +/- 0.002V.
- 13. The address response test is complete. Continue with the accuracy verification test if you are performing a complete verification test of the High Performance A/D Converter (Option 2280A-161).

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">? A</m>
2	Е	<e> ERASE ALL OF PROGRAM MEMORY</e>
3	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>
4	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>
5	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>
6	ENTER	CHANNEL NUMBER (OR BLOCK) = CO
7	01499	CHANNEL NUMBER (OR BLOCK) = 01499
8	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>?</p,c,d,l>
9	ENTER	A: CHANNEL FUNCTION <a-z>? P</a-z>
10	D	A <d> DC VOLTS/CURRENT</d>
11	ENTER	AD: VOLTS/CURRENT RANGE <1-7>? 1
12	2	AD<2> 8.0000 VDC
13	ENTER	AD: CHANNEL MENU CHOICE <1-5>? 1
14	EXIT	A: CHANNEL FUNCTION <a-z>? D</a-z>
15	EXIT	CHANNEL NUMBER (OR BLOCK) = CO1499
16	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>

Table 161-2. Address Response Test Programming Steps

ADDRESS SWITCH SETTING	CHANNEL RANGE
0	0-99
1	100-199
2	200-299
3	300-399
ŭ	400-499
5	500-599
6	600-699
7	700-799
8	800-899
9	900-999
10	1000-1099
11	1100-1199
12	1200-1299
13	1300-1399
14	1400-1499
15	NOT USED

Table 161-3. A/D Address Switch Settings and Channel Ranges

NOTE

The address switch is located in the rear left corner of the board. The switch setting can be viewed through the window labeled ADDRESS.

Accuracy Verification

WARNING

THE DATA LOGGER CONTAINS HIGH VOLTAGES THAT CAN BE DANGEROUS OR FATAL. ONLY QUALIFIED PERSONNEL SHOULD ATTEMPT TO SERVICE THE EQUIPMENT. TURN OFF THE DATA LOGGER AND REMOVE ALL POWER SOURCES BEFORE DOING THE FOLLOWING PROCEDURE.

- 1. Disconnect the Data Logger line power cord and all other high voltage inputs.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Set the A/D Converter address switch to 0, and then install the A/D Converter in the top option slot of the Data Logger. Install a scanner in the slot just below the A/D Converter.

- 4. Connect a pair of test leads to the HI and LO terminals of channel 0 on the Voltage Input Connector (Option 2280A-176) or the Isothermal Input Connector (Option 2280A-175). Install the input connector on the scanner.
- 5. Reconnect line or battery power to the Data Logger.
- 6. Set the calibrator to output 6.2V. Connect the calibrator output to the input of the 100:1 Divider. Connect the output of the divider to the test leads coming from the connector installed on the scanner.
- 7. Turn the keyswitch to PROGRAM.
- 8. Program the Data Logger to measure channel 0 on the 64.000mV range using the steps given in Table 161-4.

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">? A</m>
2	Е	<e> ERASE ALL OF PROGRAM MEMORY</e>
3	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>
4	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>
5	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>
6	ENTER	CHANNEL NUMBER (OR BLOCK) = CO
7	0	CHANNEL NUMBER (OR BLOCK) = 0
8	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
9	ENTER	A: CHANNEL FUNCTION <a-z>? P</a-z>
10	D	A <d> DC VOLTS/CURRENT</d>
11	ENTER	AD: VOLTS/CURRENT RANGE <1-7>? 1
12	4	AD<4> 64.000 MVDC
13	ENTER	CHANNEL MENU CHOICE <1-5>? 1
14	EXIT	A: CHANNEL FUNCTION <a-z>? D</a-z>
15	EXIT	CHANNEL NUMBER (OR BLOCK) = CO
16	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>

Table 161-4. Accuracy Verification Test Program

- 9. Press MONITOR, then 0 for channel 0, and then ENTER. The Data Logger should display a measurement of 62.000mV within a tolerance of +/- 0.015mV.
- 10. Press MONITOR again. The Data Logger should display:

MAIN MENU CHOICE <M FOR MENU>? A

11. To test the 512mV range, program the Data Logger to measure channel 0 on the 512.00mV range using the steps given in Table 161-5.

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">? A</m>
2	ENTER	CHANNEL NUMBER (OR BLOCK) = CO
3	0	CHANNEL NUMBER (OR BLOCK) = 0
4	ENTER	PROGRAM COPY DELETE OR LIST <p,d,c,l>? P</p,d,c,l>
5	ENTER	A: CHANNEL FUNCTION <a-z>? D</a-z>
6	ENTER	AD: VOLTS/CURRENT RANGE <1-7>? 4
7	3	AD<3> 512.00 MVDC
8	ENTER	AD: CHANNEL MENU CHOICE <1-5>? 1
9	EXIT	A: CHANNEL FUNCTION <a-z>? D</a-z>
10	EXIT	CHANNEL NUMBER (OR BLOCK) = CO
11	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>

Table 161-5. 512 mV Range Test Programming Steps

- 12. Change the calibrator output to 500mV.
- 13. Remove the 100:1 divider and connect the calibrator output directly to the input connector terminals.
- 14. Press MONITOR, then 0, then ENTER. Verify that the displayed value is 500.00mV within a tolerance of +/- 0.1mV.
- 15. Press MONITOR again. The Data Logger should display:

MAINMENU CHOICE <M FOR MENU>? A

- 16. Re-enter the keystrokes listed in Table 161-5, except at step 7. At step 7, enter a 2 instead of a 3 to obtain the prompt AD<2> 8.0000 VDC and then press ENTER. This programs the instrument to measure channel 0 on the 8.0000VDC range.
- 17. Change the calibrator output to 7.9V.
- Press MONITOR, then 0, then ENTER. Verify that the displayed value is 7.9000V +/- 0.0016V.
- 19. Press MONITOR again. The Data Logger should display:

MAINMENU CHOICE <M FOR MENU>? A

20. Re-enter the keystrokes listed in Table 161-5, except at step 7. At step 7, enter a 1 instead of a 3 to obtain the prompt AD<1> 64.000 VDC and then press <ENTER>. This programs the instrument to measure channel 0 on the 64.000VDC range.

161-19

- 21. Change the calibrator output to 63V.
- 22. Press MONITOR, then 0, then ENTER and verify that the displayed value is 63.000V within a tolerance of +/- 0.020V.
- 23. Press MONITOR again. The Data Logger should display:

MAINMENU CHOICE <M FOR MENU>? A

24. The accuracy verification test is complete. Continue with the overrange indication test if you are performing a complete verification test of the Data Logger.

Overrange Indication Test

- 1. Turn the keyswitch to the OFF position. Disconnect the Data Logger line power cord and all other high voltage inputs.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Set the A/D Converter address switch to 0, and then install the A/D Converter in the uppermost option slot of the Data Logger. Install a scanner in the slot just below the A/D Converter.
- 4. Connect a pair of test leads to the HI and LO terminals of channel 0 on the Voltage Input Connector (Option 2280A-176) or the Isothermal Input Connector (Option 2280A-175). Install the input connector on the scanner.
- 5. Reconnect line or battery power to the Data Logger.
- 6. Turn the Data Logger keyswitch to the PROGRAM position.
- 7. Program the Data Logger to measure channel 0 on the 64.000mVDC range using the steps given in Table 161-6.
- 8. Connect the calibrator output to the 100:1 divider input, and connect the divider output to the leads coming from the input connector mounted on the scanner.
- 9. Set the calibrator output to 6.8V.
- 10. Press MONITOR, then 0, then ENTER. Verify that the Data Logger displays:
 - C O OVER RANGE

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">? A</m>
2	E	<e> ERASE ALL OF PROGRAM MEMORY</e>
3	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>
4	Y	REALLY ERASE ALL MEMORY <y, n="">? Y</y,>
5	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>
6	ENTER	CHANNEL NUMBER (OR BLOCK) = CO
7	0	CHANNEL NUMBER (OR BLOCK) = 0
8	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
9	ENTER	A: CHANNEL FUNCTION <a-z>? P</a-z>
10	D	A <d> DC VOLTS/CURRENT</d>
11	ENTER	AD: VOLTS/CURRENT RANGE <1-7>? 1
12	4	AD<4> 64.000 MVDC
13	ENTER	CHANNEL MENU CHOICE <1-5>? 1
14	EXIT	A: CHANNEL FUNCTION <a-z>? D</a-z>
15	EXIT	CHANNEL NUMBER (OR BLOCK) = CO
16	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>

Table 161-6. Overrange Indication Programming Steps

11. Press MONITOR again. The Data Logger should display:

MAIN MENU CHOICE <M FOR MENU>? A

12. The overrange indication test is complete. Continue with the open thermocouple response test if you are performing a complete performance verification of the Data Logger.

Open Thermocouple Response Test

- 1. Disconnect the Data Logger line and dc power and all other high voltage inputs.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Set the A/D Converter address switch to 0, then install the A/D Converter in the uppermost option slot of the Data Logger, and install a scanner in the slot just below the A/D Converter.
- 4. Connect a pair of test leads to the HI and LO terminals for channel 0 on the Isothermal Input Connector (Option 2280A-175), then install the connector on the scanner.
- 5. Reconnect line or battery power to the Data Logger.
- 6. Turn the keyswitch to the PROGRAM position.

161/High Performance A/D Converter

- 7. Connect the leads from the isothermal input connector to a 1 kohm resistor.
- 8. Program the Data Logger to measure channel 0 as if a thermocouple were connected using the steps given in Table 161-7.

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">? A</m>
2	E	<e> ERASE ALL OF PROGRAM MEMORY</e>
3	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>
4	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>
5	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>
6	ENTER	CHANNEL NUMBER (OR BLOCK) = CO
7	0	CHANNEL NUMBER (OR BLOCK) = 0
8	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
9	ENTER	A: CHANNEL FUNCTION <a-z>? P</a-z>
10	Т	A <t> THERMOCOUPLE</t>
11	ENTER	AT: TC TYPE <j,k,t,e,r,s,b,n,c,h,v>? J</j,k,t,e,r,s,b,n,c,h,v>
12	ENTER	AT: CHANNEL MENU CHOICE <1-5>? 1
13	EXIT	A: CHANNEL FUNCTION <a-z>? T</a-z>
14	EXIT	CHANNEL NUMBER (OR BLOCK) = CO
15	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>

Table 161-7. Open Thermocouple Response Test Programming Steps

- 9. Press MONITOR, then 0, then ENTER. Verify that the unit displays a measurement value equal to the ambient temperature +/-2 degrees C and not an OPEN TC message.
- 10. Press MONITOR again. The Data Logger should display:

MAIN MENU CHOICE <M FOR MENU>? A

- 11. Replace the 1 kohm resistor connected to the isothermal input connector with a 10 kohm resistor to simulate a high resistance or open thermocouple.
- 12. Press MONITOR, then 0, and then ENTER. Verify that the unit displays:

CO OPEN TC

13. Press MONITOR again. The Data Logger should display:

MAIN MENU CHOICE <M FOR MENU>? A

14. Disconnect the 10 kohm resistor and the test leads from the input connector. Performance testing is complete.

CALIBRATION

The calibration sequence for the 2280A-161 High Performance A/D Converter is provided in this section. The results of the accuracy verification test in the performance test section will indicate whether calibration of the A/D Converter is required. Perform the calibration only if it is required.

A/D calibration involves two main steps: first the power supply voltages are verified to be within specifications, then the zero, full-scale and reference for the A/D Converter are calibrated. The following steps must be performed in the order given.

Power Supply Verification Procedure

- 1. Disconnect the Data Logger power input and all other high voltage inputs.
- 2. Install the A/D Converter in the second slot up from the bottom of the Data Logger, leaving one slot open below it.
- 3. Install the Calibration Fixture/Extender (Fluke Part #648741) in the bottom slot, just below the A/D Converter. Set the slide switch on the calibration fixture to the CAL position.

Note

Do not install a scanner at this time.

- 4. Reconnect the Data Logger ac line or battery power input.
- 5. Turn the keyswitch to RUN.
- 6. Set the DMM to read +5V with 1mV resolution.
- 7. Connect the DMM to the +5V and LOGIC COMMON test points on the calibration fixture, observing correct polarity.
- 8. Verify a DMM reading of +5.000V +/- 0.125V.
- 9. Set the DMM to read 10V with 1mV resolution. Move the DMM positive lead to the +10V test point on the calibration fixture.
- 10. Verify a DMM reading of +10.067V + -0.140mV.
- 11. Move the DMM positive lead to the -10V test point on the calibration fixture.
- 12. Verify a DMM reading of -10.067V +/- 0.360V.
- 13. This completes the power supply verification test. If all voltages are within tolerance, proceed to Zero, Full-Scale, and Reference Calibration below. If the power supply voltages are not within the stated tolerances, the A/D Converter must be repaired.

Zero, Full-Scale, and Reference Calibration

- 1. Disconnect the Data Logger power input and all high voltage inputs.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Remove the A/D Converter, set the address switch to 0, and reinstall the A/D Converter.
- 4. Reconnect the Data Logger ac line or battery power input.
- 5. Turn the keyswitch to PROGRAM (allow the temperature on the A/D Converter to stabilize for at least 30 minutes). Program the Data Logger using the steps given in Table 161-8.

Table 161-8. Zero, Full-Scale, and Reference Programming Steps

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT
1 2 3 4 5 6 7 8 9	E ENTER Y ENTER ENTER O ENTER ENTER	MAIN MENU CHOICE <m for="" menu="">? A <e> ERASE ALL OF PROGRAM MEMORY REALLY ERASE ALL MEMORY <y,n>? N REALLY ERASE ALL MEMORY <y,n>? Y MAIN MENU CHOICE <m for="" menu="">? A CHANNEL NUMBER (OR BLOCK) = CO CHANNEL NUMBER (OR BLOCK) = O PROGRAM COPY DELETE OR LIST <p,c,d,l>? P A: CHANNEL FUNCTION <a-z>? P</a-z></p,c,d,l></m></y,n></y,n></e></m>
	your instrument is a 220 10b.)	80B, a 2285B, or a 2286A then proceed with
10a 11a	A ENTER	A <a> AC VOLTS AA: AC RANGE <1,2> 1
Proc	eed with step 12.	
10b 11b	A ENTER	A <a> A/D CALIBRATION AA: VOLTS RANGE <1,2> 1
12 13 14 15 16 17 18 19 20 21 22 23	ENTER 3 ENTER CX*512 ENTER 5 ENTER 7 ENTER EXIT EXIT C1	AA: CHANNEL MENU CHOICE <1-5>? 1 AA<3> CHANNEL EXPRESSION CX= CX= CX*512 AA: CHANNEL MENU CHOICE <1-5>? 4 AA<5> LOGGING FORMAT AA5: LOGGING FORMAT <1-7>? 1 AA5<7> NNNNN AA: CHANNEL MENU CHOICE <1-5>? 1 A: CHANNEL MENU CHOICE <1-5>? 1 A: CHANNEL FUNCTION <a-z>? A CHANNEL NUMBER (OR BLOCK)= C0 CHANNEL NUMBER (OR BLOCK)= C1</a-z>

Table 161-8. Zero, Full-Scale, and Reference Programming Steps (cont.)

24	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
25	ENTER	A: CHANNEL FUNCTION <a-z>? P</a-z>
26	А	A <a> AC VOLTS
27	ENTER	AA: AC RANGE <1,2>? 1
28	ENTER	AA: CHANNEL MENU CHOICE <1-5>? 1
29	3	AA<3> CHANNEL EXPRESSION
30	ENTER	CX=
31	(CX*512)-128000	CX= (CX*512) -128000
32	ENTER	AA: CHANNEL MENU CHOICE <1-5>? 4
33	5	AA<5> LOGGING FORMAT
34	ENTER	AA5: LOGGING FORMAT <1-7>? 1
35	7	AA5<7> NNNNN
36	ENTER	AA: CHANNEL MENU CHOICE <1-5>? 1
37	EXIT	A: CHANNEL FUNCTION <a-z>? A</a-z>
38	EXIT	CHANNEL NUMBER (OR BLOCK) = C1
39	C2	CHANNEL NUMBER (OR BLOCK) = C2
40	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
41	ENTER	A: CHANNEL FUNCTION <a-z>? P</a-z>
42	А	A <a> AC VOLTS
43	ENTER	AA: AC RANGE $\langle 1, 2 \rangle$? 1
44	ENTER	AA: CHANNEL MENU CHOICE <1-5>? 1
45	3	AA<3> CHANNEL EXPRESSION
46	ENTER	CX=
47	(CX * 512)+128000	
48	ENTER	AA: CHANNEL MENU CHOICE <1-5>? 4
49	5	AA<5> LOGGING FORMAT
50	ENTER	AA5: LOGGING FORMAT <1-7>? 1
51	7	AA5<7> NNNNN
52	ENTER	AA: CHANNEL MENU CHOICE <1-5>? 1
53	EXIT	A: CHANNEL FUNCTION <a-z>? A</a-z>
54	EXIT	CHANNEL NUMBER (OR BLOCK) = C2
55	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>

- 6. Press MONITOR, then 0 for channel 0, then ENTER.
- 7. Install a 100:1 voltage divider (Fluke Accessory Y2022) on the calibrator.
- 8. Set the calibrator for an output of +31.3mV (providing +313 uV at the voltage divider output). Turn the A/D Converter ZERO WIDTH potentiometer fully clockwise.

- 9. Set the A/D zero level as follows:
 - a. Connect the voltage divider +volts terminal to the A/D INPUT test point on the Calibration Fixture with a test lead.
 - b. Connect the voltage divider -volts terminal to the ANALOG COMMON test point on the Calibration Fixture with another test lead.
 - c. Note the Data Logger reading. Reverse the test leads and note the Data Logger reading.
 - d. Adjust the ZERO LEVEL potentiometer on the A/D Converter so that the positive and negative readings are of equal magnitude.
- 10. Adjust the ZERO WIDTH potentiometer on the A/D Converter until the Data Logger displays a reading of 20 +/-1 count.
- 11. Reverse the polarity of the test leads to the voltage divider and verify that the Data Logger reads -20 + / -1. If the Data Logger does not read -20 + / -1, repeat steps 10 through 12.
- 12. Press MONITOR again. The Data Logger should display:

MAIN MENU CHOICE <M> FOR MENU? A

- 13. Connect a Fluke Model 8505A or equivalent DMM as follows:
 - a. Connect the LO terminal on the DMM to the ANALOG COMMON test point on the calibration fixture.
 - b. Connect the HI terminal on the DMM to the 6.2V test point on the calibration fixture.
- 14. Adjust the 6.2V potentiometer on the A/D Converter for a DMM reading between 6.19995 and 6.20005 volts.
- 15. Disconnect the DMM from the Calibration Fixture.
- 16. Remove the divider from the calibrator. Connect the calibrator to the Calibration Fixture as follows:
 - a. Connect the HI terminal on the DMM to the A/D INPUT test point on the calibration fixture.
 - b. Connect the LO terminal on the DMM to the ANALOG COMMON test point on the calibration fixture.
- 17. Set the calibrator to output +2.000V.
- 18. Press MONITOR, then 1 for channel 1, then ENTER.
- 19. Adjust the A/D Converter -1.875 REF potentiometer shown in Figure 161-2 for a Data Logger reading of 0 +/- 1 count.
20. Press MONITOR again. The Data Logger should display:

MAIN MENU CHOICE <M FOR MENU>? A

- 21. By reversing the two connections made on the Calibration Fixture in step 15, apply -2.000V to the A/D input.
- 22. Press MONITOR, then 2 for channel 2, and then ENTER.
- 23. Adjust the A/D Converter +1.875 REF potentiometer for a Data Logger reading of 0 +/-1 count.
- 24. Press MONITOR again.
- 25. Connect the calibration fixture, and the DMM (Fluke 8505A or equivalent) as follows:
 - a. Connect the LO terminal on the DMM to the ANALOG COMMON test point on the calibration fixture.
 - b. Connect the HI terminal on the DMM to the 50mV REF test point on the calibration fixture.
- 26. Set the voltmeter to a range having 1 uV resolution. Wait one minute for the connection and leads to thermally stabilize before continuing. Adjust the 0.05V potentiometer on the A/D Converter for a DMM reading of 50.000mV within a tolerance of +/- 0.001mV.
- 27. Connect the HI terminal on the DMM to the 500mV REF test point on the calibration fixture.
- 28. Adjust the 0.5V potentiometer on the A/D Converter for a DMM reading of 500.000mV within a tolerance of +/- 0.005 mV.
- 29. Calibration is now complete. Turn the Data Logger off and back on to cause new calibration constants to be measured and stored by the A/D Converter, and perform the A/D Converter accuracy verification test in this subsection.

LIST OF REPLACEABLE PARTS AND SCHEMATIC DIAGRAM

An illustrated list of replaceable parts for the High Performance A/D Converter is given in Table 161-9. For parts ordering information, see Section 6 of the 2280 Series Service Manual. A schematic diagram for the High Performance A/D Converter is given in Figure 161-7.

Table 161-9. 2280A-161 High Performance A/D Converter PCA (See Figure 161-7.)

	NATO			s	DESCRIPTION	FLUKE STOCK NO	SPLY -CODE-	MANUFACTURERS PART NUMBER -OR GENERIC TYPE	TOT - OTY-	R S -0
-14	1			5	CAP,AL,330UF,+100-10%,25V,SOLV PROOF	614404	89536		1	¥ .
	2				CAP, CER, 1000PF, +-10%, 500V, X5S	357806		C016B102G102K	1	
	3				CAP, CER, 1000PF, +-5%, 50V, COG	528539			1	
		10-	15							
		10-			CAP,CER,0.22UF,+-20%,50V,25U	519157	51406	RPE11125U224M50V	14	
		23,				519157				
	-	54,				519157				
		17,	19		CAP,AL,270UF,+100-10%,20V,SOLV PROOF	602656	89536		3	
	7,	16			CAP,TA,39UF,+-20%,6V	163915	56289	196D394X0020KA1	2	
	8				CAP,CER,100PF,+-2%,100V,COG	512848	51406	RPE121	1	
	9				CAP,CER,47PF,+-2%,100V,COG	512368	89536	512368	1	
	18				CAP, AL, 470UF, +100-10%, 12V, SOLV PROOF	602649	89536	602649	1	
	20,	24,	56		CAP,CER,1.0UF,+-20%,50V,Z5U	436782	72982	8131-050-601-105M	3	
		28,			CAP, AL, 47UF, +-20%, 16V, SOLV PROOF	643304	89536	643304	5	
	31,		•			643304				
		33,	34.		CAP,AL,10UF,+-20%,35V,SOLV PROOF	643296	74840	RLR-PX	13	
		40,				643296			10	
		49,				643296				
		52,				643296				
	-	52,	00,							
	61		26		AND AND 15000 + 00 10000 AND	643296	00506	510000	•	
		35,	30		CAP, CER, 150PF, +-2%, 100V, COG	512988		512988	3	
	37				CAP, POLYPR, 0.47UF, +-10%, 100V	446807		446807	1	
	38				CAP, POLYPR, 0.47UF, +-5%, 50V	364042		JF788	1	
	41,	42			CAP, CER, 68PF, +-2%, 100V, COG	362756		362756	2	
	43				CAP,POLYES,0.1UF,+-10%,50V	696484	89536	696484	1	
	46				CAP, POLYES, 0.47UF, +-10%, 100V	369124	89536	369124	1	
	53,	62			CAP,CER,0.01UF,+-20%,100V,X7R	407361	72982	8121-A100-W5R-103M	2	
	55				CAP,CER,0.0012UF,+-10%,500V,Z5R	106732	71590	CF122	1	
	59				CAP, POLYPR, 1500PF, +-5%, 50V	706572	89536	706572	1	
	1-	8.	11,	*	DIODE, SI, 50 PIV, 1.0 AMP	379412		1N4933	10	
	13	- /	,	*		379412				
		14-	21	*	DIODE, SI, BV=75V, IO=150MA, 500MW	203323	07910	1N4448	9	2
	-		21			507731		VSK120		
	10,	12			DIODE, SI, 20 PIV, 1.0 AMP				2	1
	1				LED, RED, 90 LEAD PREP, LUM INT=2MCD	604884		604884	1	
	1				HEADER,1 ROW, 0.100CTR, 4 PIN	417329		417329	2	
	1				FUSE, 1/4 X 1-1/4, SLOW, 0.5A, 250V	109322		MDL1-2	1	
	1				SCREW, MACH, FH, P, STL, 4-40X0.625	241349	89536	241349	3	
	2				SCREW, MACH, PH, P, SS, 4-40X.625	413062	89536	413062	4	
	3				WASHER, FLAT, STEEL, #4,0.030 THK	147728	89536	147728	4	
	4				WASHER, LOCK, SPLIT, STEEL, #4	110395	89536	110395	4	
	5				NYLON, STEM:OD=.093", L=.115"	658450	89536	658450	2	
	1				SPACER, TRANSISTOR MOUNT, DAP	175125	89536	175125	1	1
	2				CABLE TIE,4"L,0.100"W,0.75 DIA	172080		172080	1	
	3				BAG, STATIC SHIELDING, 12"X16"	680983		680983	1	
	4			*	BOTTOM SHIELD, ASSY	655506		655506	1	
	5				SHIELD A/D TOP	579037		579037	1	
								633263		
	6				HANDLE HI PERFORMANCE A/D, MODIFIED	633263			1	
	7				DECAL, OPTION-161	634469		634469	1	
	8				DECAL, A/D CALIBRATION ADJUST	650341	89536	650341	1	
	9				HLDR, FUSE, 1/4, PWB MT	485219	91833		2	
	1			*	TRANSISTOR, SI, BV= 80V, 50W, TO-220	535542	89536	535542	1	1
	2				TRANSISTOR, SI, NPN, HI-VOLTAGE	370684	04713	MPS A 42	1	1
	3-	5,	9,	*	TRANSISTOR, SI, PNP, SMALL SIGNAL	195974	64713	2N3906	5	1
	23	•	•	*	· · ·	195974				
	6-	8.	22,	*	TRANSISTOR, SI, NPN, SMALL SIGNAL	218396	04713	2N3904	5	1
	24	-,	/	*		218396			-	-
	10			*	TRANSISTOR, SI, PNP, SMALL SIGNAL	340026	04713	MPS6563	1	1
					TRANSISTOR, SI, PNP, SMALL SIGNAL TRANSISTOR, SI, NPN, SMALL SIGNAL	330803			1	
	11	1 4	17				07263			1
		14,	17-		TRANSISTOR, SI, N-JFET, REMOTE CUTOFF	429977	09030	429977	7	1
	21			*		429977		41 0 0 0 0		~
	13,	16			TRANSISTOR, SI, N-JFET, DUAL, TO-71	419283	89536		2	2
	15				TRANSISTOR, SI, NPN, SMALL SIGNAL	242065		2N5089	1	1
	25			*	TRANSISTOR, SI, BV=100V, 10W	495689	04713	MPSU56	1	1
	1				RES,CF,1.8K,+-5%,0.25W	441444	80031	CR251-4-5P1K8	1	
	2				RES, CF, 1.5K, +-5%, 0.25W	343418		CR251-4-5P1K5	1	
		41,	50		RES, CF, 330, +-5%, 0.25W	368720		CR251-4-5P330E	3	
	•	44,			RES, CF, 510, +-5%, 0.25W	441600		CR251-4-5P510E	3	
		6,			RES, MF, 10K, +-1%, 0.125W, 100PPM	168260		CMF551002F	10	
						168260			10	
		42,								
		95,1	.20,			168260				
	21				x	168260				

Table 161-9. 2280A-161 High Performance A/D Converter PCA (cont)

)

ERENCE		FLUKE	MFRS	MANUFACTURERS	ጥርሞ	0
IGNATOR	SDESCRIPTION	STOCK	SPLY -CODE-	PART NUMBER -OR GENERIC TYPE	TOT OTY-	Т -Е
-NUMERICS>	SDESCRIPTION	NO	CODE	OR GENERIC TITE	¥11-	- 6
7	RES, MF, 15.8K, +-1%, 0.125W, 100PPM			CMF551582F	1	
10	RES,MF,45.3K,+-1%, 0.125W, 100PPM			CMF554532FT-1	1	
11	RES, MF, 40.2K, +-1%, 0.125W, 100PPM	235333		CMF554022F	1	
12, 13, 18,	RES,CF,51,+-5%,0.25W	414540	80031	CR251-4-5P51E	4	
19 14, 15, 22,	RES,CF,270,+-5%,0.25W	414540 348789	80031	CR251-4-5P270E	5	
38, 39	RE5,01,270,1 50,01250	348789	00001		5	
16, 17, 23,	RES, CF, 5.6K, +-5%, 0.25W	442350	80031	CR251-4-5P5K6	4	
40		442350				
20, 21	RES,CF,30,+-5%,0.25W	442228	80031	CR251-4-5P30E	2	
24, 49, 53,	RES,CF,10K,+-5%,0.25W	348839	80031	CR251-4-5P10K	8	
55, 57, 58,		348839				
122,124		348839	80031	CD251 4 501000		
25,112,118,	RES,CF,100,+-5%,0.25W	348771	80031	CR251-4-5P100E	4	
119 27	RES,MF,9.53K,+-1%,0.125W,100PPM	288563	91637	CMF559530F	1	
29, 30, 34,	RES, CF, 1.1K, +-5%, 0.25W		89536		4	
74		348797	0,000		•	
31	RES,CF,820,+-5%,0.25W		80031	CR251-4-5P820E	1	
32, 33	RES, CF, 2.2K, +-5%, 0.25W			CR251-4-5P2K2	2	
36, 59	RES, MF, 28.7K, +-1%, 0.125W, 100PPM	235176		CMF552872F	2	
37, 54, 67,	RES,CF,1M,+-5%,0.25W		80031	CR251-4-5P1M	4	
69		348987	00506	00000		
43	RES,MF,16.2K,+-1%,0.125W,100PPM		89536	226233 CMF551543F	1 1	
48 51, 90	RES,MF,154K,+-1%,0.125W,100PPM			CMF551001F	2	
52	RES,MF,1K,+-1%,0.125W,100PPM RES,CF,8.2K,+-5%,0.25W			CR251-4-5P8K2	1	
56	RES, MF, 332K, +-1%, 0.125W, 100PPM			CMF553323F	ĩ	
60	RES, CF, 9.1K, +-5%, 0.25W			CR251-4-5P9K1	1	
61, 80	RES, CF, 47K, +-5%, 0.25W	348896	80031	CR251-4-5P47K	2	
64	RES,MF,604K,+-1%,0.125W,100PPM	235374	89536	235374	1	
65	RES,MF,301K,+-1%,0.125W,100PPM			CMF5530102F	1	
66	RES, CF, 18K, +-5%, 0.25W			CR251-4-5P18K	1	
68	RES, CF, 5.1K, +-5%, 0.25W			CR251-4-5P5K1	1	
70, 73, 87 71, 72	RES, MF, 75K, +-1%, 0.125W, 100PPM			CMF557502F MFF2372F	3 2	
75	RES,MF,23.7K,+-1%,0.125W,100PPM RES,CF,39K,+-5%,0.25W			CR251-4-5P39K	1	
76, 85	RES, MF, 2K, +-1%, 0.125W, 100PPM			CMF552001F	2	
77	RES, MF, 42.2K, +-1%, 0.125W, 100PPM			CMF554222F	1	
78	RES, MF, 43.2K, +-1%, 0.125W, 100PPM	272153	89536	272153	1	
79, 88, 89	RES,MF,30.1K,+-1%,0.125W,100PPM			MFF1-83012F	3	
81,113	RES, MF, 61.9K, +-1%, 0.125W, 100PPM			CMF556192F	2	
82	RES, MF, 46.4K, +-1%, 0.125W, 100PPM		89536		1	
83 84	RES,CC,6.2M,+-5%,0.25W RES,MF,100K,+-1%,0.125W,100PPM		01121	CMF551003F	1	
86	RES, CF, 2K, +-5%, 0.25W			CR251-4-5P2K	1	
91	RES, MF, 619K, +-1%, 0.125W, 100PPM		89536		1	
92	RES, MF, 6.81K, +-1%, 0.125W, 100PPM			CMF556813F	1	
93, 94	RES,MF,6.04K,+-0.1%,0.125W,25PPM	512301	89536	512301	2	
96, 97	RES, MF, 49.9K, +-1%, 0.125W, 100PPM	268821		CMF554992F	2	
98,109	RES, MF, 10, +-1%, 0.125W, 100PPM			CMF5510R0F	2	
99,103,110 100,108	RES,VAR,CERM,1K,+-20%,0.5W RES,VAR,CERM,20K,+-20%,0.5W			190PC102B	3 2	
100,108	RES, VAR, CERM, 20K, +-20\$, 0.5W RES, VAR, CERM, 100K, +-10\$, 0.5W	288308		190PC203B 288308	1	
102,104	RES, MF, 24.9, +-1%, 0.125W, 100PPM	296657			2	
105,107	RES, MF, 36.5K, +-1%, 0.125W, 100PPM	235309		CMF553652F	2	
106	RES, MF, 348K, +-1%, 0.125W, 100PPM	289512			ī	
111	RES,MF,2.8K,+-1%,0.125W,100PPM	325670	91637		1	
114,115	* ZENER REFERENCE SET	646539			1	
116	RES, VAR, CERM, 500, +-20%, 0.5W	267849		190PC501B	1	
117,123	RES, CF, 1K, +-5%, 0.25W	343426		CR251-4-5P1K	2	
1 1	SWITCH, ROTARY, 1 POLE, 16 POS, 1 THUMB INVERTER TRANSFORMER	615096 580407	97527 89536		1 1	
1, 2, 4,	TERM, FASTON, TAB, SOLDR, 0.110 WIDE	512889			30	
5, 14, 19-		512889				
22, 30- 44,		512889				
46- 49, 50,		512889				
51		512889				
	* IC, REGULATING PULSE WIDTH MODULATOR		01295		1	
	* IC, BPLR, DUAL DIFF LINE DRVR W/3-STATE				1	
3	* IC, BPLR, DIFFERENTIAL LINE RECEIVER	3860/3	01295	SN55182J	1	

)

Table 161-9. 2280A-161 High Performance A/D Converter PCA (cont)

											N
REFE	RENC	Е				FLUKE	MFRS	MANUFACTURERS		R	0
DESI	GNAT	OR				STOCK	SPLY	PART NUMBER	TOT	s	т
-A>-	NUME	RICS	>	s	DESCRIPTION	NO	-CODE-	-OR GENERIC TYPE	QTY-	-Q	-E-
									-		
U	4	~ 4			ISOLATOR, OPTO, HI-SPEED, DUAL	429894	28480	5082-4355	1	1	
υ	•	34	•		ISOLATOR, OPTO, HI-SPEED, 8 PIN DIP	354746	89536	354746	2	1	
U		7,	9,	*	IC, CMOS, QUAD D LATCH, +EDG TRG, W/RESET	412742	12040	MM74C173N	4	1	
U	14					412742	10040	10/000053	-		
U		16,	25,		IC, CMOS, HEX BUFFER W/3-STATE OUTPUT	408773	12040	MM80C95N	5	1	
U		37		-	TO CHOS & DIE MICROCOMPUERD (MUS	408773	00526	817020	-		
U	10				IC, CMOS, 8 BIT MICROCOMPUTER, 6MHZ	817239 473769	89536	817239	1		
U	11				IC, CMOS, BCD-DEC & BIN-OCTAL DCDR		04713	MC14028B	1	1	
U U	12				IC, CMOS, DUAL D F/F, +EDG TRG W/SET&RST	536433	04713	MC4013BCP	1	1	
U U	13				IC, CMOS, QUAD 2 INPUT NOR GATE	355172 478354	02735 12040	CD4001AE	1	1	
υ	15 17				IC, COMPARATOR, DUAL, LO-PWR, 8 PIN DIP	478354	32293	LM393N	1	1	
UUU					IC, CMOS, UNIV ASYNC RECEIVR/TRANSMITER	433464	01295	1M6402CPL	1	1	
U	18	23			IC,LSTTL,QUAD 2 INPUT XOR GATE IC,LSTTL,DUAL JK F/F,+EDG TRG,W/CLR	605634	01295	SN54LS86J SN54LS107AJ	1	1	
υ	19, 20	23			IC, LSTIL, DUAL OK FYF, FEDG ING, WYCLK IC, LSTIL, QUAD 2 INPUT NAND GATE	605600	01295	SN54LS107A5	2 1	1	
UU		22			IC, CMOS, 8STAGE SYNC PRSET DWN BIN CNT	508689	01295	CD40103BE		1	
U U	21, 24	22			IC, 1.22V,100 PPM T.C., BANDGAP REF	452771	89536	452771	2	1	
U	24				IC, 2K X 8 EPROM (PROGRAMMED)	655555	89536	655555	1 1	1 1	
υ	27,	28			IC, 256 X 4 STAT RAM	605238	34371	HM1-6561-9	2	1	
U	30	20			-	412965	86684	CD4024AE		T	
U	31				IC,CMOS,7STAGE RIPPLE CARRY BIN CNTR IC,CMOS,DUAL JK F/F,+EDG TRIG	355230	02735	CD4024AE CD4027AE	1 1	1	
U	32				IC, CMOS, DUAL SYNC BINRY UP CNTR	355164		MC14520BCP	1	1	
Ŭ	33,	10			IC, OP AMP, DUAL, INDUSTRIAL TEMP RANGE	605550	01295	LM258JG	2	1	
Ŭ	35	49			IC, 2.5 V,40 PPM T.C., BANDGAP REF	472845	01293	MC1403V	1	1	
Ŭ	36				IC, LSTTL, OCTAL D F/F, +EDG TRG	473223	01295	SN74LS374N	1	1	
Ŭ	38,	48			IC, CMOS, HEX INVERTER	404681	02735	CD4069BE	2	1	
Ŭ	39	10			IC, LSTTL, QUAD 2 INPUT OR GATE	605618	01295	SN54LS32J	1	1	
Ŭ	41				IC, CMOS, QUAD 2 INPUT AND GATE	408401	02735	CD4081BE	1	1	
Ŭ	42				IC, COMPARATOR, CERAMIC, 8 PIN DIP	605592	89536	605592	1	1	
Ŭ	43,	44			IC, OP AMP, DUAL, JFET INPUT, 8 PIN DIP	605576	89536	605576	2	1	
Ŭ	45,				IC, COMPARATOR, QUAD, CERAMIC, 14 PIN DIP	605584	89536	605584	2	1	
Ū	46	• ·			IC, OP AMP, JFET INPUT, 8 PIN DIP	605568	89536	605568	ĩ	1	
Ū		50-	52		IC, OP AMP, LO-OFFSET VOLTAGE, LO-NOISE	605980	06665	0P-07DP	4	1	
VR	2				ZENER, UNCOMP, 6.0V TRANSIENT SUPPRESSO	508655		1N5908	1	2	
VR	3,	4			ZENER, UNCOMP, 6.2V, 5%, 20.0MA, 0.4W	325811	07910	1N753A	2	ī	
W	1,	2			JUMPER, REC, 2 POS, .100CTR, .025 SQ POST	530253	00079	530153-2	2	-	
XU	10,				SOCKET, IC, 40 PIN	429282		DILB40P-108	2	5	
XU	26				SOCKET, IC, 24 PIN	376236	91506	324-AG39D	1	-	
XU	27,	28			SOCKET, IC, 18 PIN	418228	91506	318-AG39D	2		
XZ	7				SOCKET, IC, 16 PIN	276535	91506	316-AG39D	1		
Y	1			*	CRYSTAL, 6MHZ, +-0.01%, HC-18/U	461665	89536	461665	1		
Z	1,	13			RES,NET,SIP,6 PIN,5 RES,10K,+-2%	500876	80031	95081002CL	2		
Z		10			RES, NET, SIP, 10 PIN, 5 RES, 10K, +-2%	529990	89536	529990	2		
Z	з,	4			RES, NET, SIP, 10 PIN, 9 RES, 10K, +-2%	414003	80031	95081002CL	2		
Z	5				RES,NET,SIP,8 PIN,4 RES,10K,+-2%	513309	89536	513309	ĩ		
Z	6				RES, NET, SIP, 8 PIN, 7 RES, 10K, +-2%	412924	80031	95081002CL	1		
Z	7				RES, NET, DIP, 16 PIN, 8 RES, 33, +-5%	413575	01121	314	1		
Z	8				RES, NET, DIP, 16 PIN, 8 RES, 47K, +-5%	381996	89536	381996	ĩ		
Z	9				RES,NET,DIP,16 PIN,8 RES,100K,+-5%	380618	89536	380618	1		
Z	11			*	RES NET ASSY TESTED	705509	89536	705509	1		
Z	12				RES NET ASSY TESTED	705558		705558	1		

An * in 'S' column indicates a static-sensitive part.



161/High Performance A/D Converter

Figure 161-7. 2280A-161 High Performance A/D Converter PCA

Option 2280A-162 Thermocouple/DC Volts Scanner

DESCRIPTION

The 2280A-162 Thermocouple/DC Volts Scanner Option is a plug-in, 1 uV, 20-channel dry-reed relay scanner. This Scanner operates as a self-calibrating analog data multiplexer, linking the A/D Converter to external measurement points. One to five scanners may be installed with each A/D Converter installed in a Data Logger system.

Each channel of the scanner provides a High, a Low, and a Shield input which can be accessed through a connector option plugged onto the scanner's two 44-pin card-edge connectors. The scanner accepts only dc voltage inputs, but several different connector options are available to convert various analog measurements into dc voltages. Available connector options are:

- o Option 2280A-160 AC Voltage Input Connector
- o Option 2280A-171 Current Input Connector
- o Option 2280A-175 Isothermal Input Connector
- o Option 2280A-176 Voltage Input Connector

WHERE TO FIND FURTHER INFORMATION

In this subsection the Thermocouple/DC Volts Scanner theory of operation, performance tests, calibration procedure, troubleshooting, parts list, and schematic diagram are given. Installation and system configuration instructions are located in the 2280 Series System Guide and 2286/5 System Guide, and operating and programming instructions are located in the 2280 Series User Guide and 2286/5 User Guide. Option specifications are located in the Appendices to this manual and the System Guide.

Test equipment required to perform the procedures in this subsection is listed in Table 162-1. A summary of test equipment required to perform all these procedures is given in Table 2-1 in Section 2 of this manual.

THEORY OF OPERATION

The Thermocouple/DC Volts Scanner theory of operation includes an overall functional description of the Thermocouple/DC Volts Scanner, a block diagram analysis which describes how each major circuit block on the assembly works, and a circuit analysis which explains each block. Block diagrams and simplified schematics are included with the text. A parts lists and a schematic diagram for the Thermocouple/DC Volts Scanner can be found at the end of this option subsection.



Figure 162-1. Thermocouple/DC Volts Scanner

INSTRUMENT	REQUIRED SPECIFICATIONS	RECOMMENDED MODEL
DC Calibrator	+/- 31.3 mV +/- 20 uV +2.048V +/- 50 uV -2.048V +/- 2 uV of +2.048 500 mV +/- 20 uV 6.2V +/- 155 uV	Fluke 343
	6.8V +/- 0.1V 5.0V +/- 100 uV 7.9V +/- 200 uV *63V +/- 800 uV 1.008V +/- 40 uV	*63V output used only for one optional test.
100:1 Divider	+/- 0.005%	Fluke Y2022
Calibration Fixture Assy 	· · · · · · · · · · · · · · · · · · ·	Fluke Part Number (648741)
Digital Multimeter	+/- 10V +/- 0.06V 0V +/- 1 uV (differential)	 Fluke 8505A
Resistor	1 kohm +/- 5%	Fluke Part Number (108597)
Resistor 	10 kohm +/- 5%	Fluke Part Number (109165)
High Performance A/D Converter		Fluke 2280A-161 (no substitute)
Isothermal Input Connector		Fluke 2280A-175 (no substitute)
Voltage Input		Fluke 2280A-176 (no substitute)

Overall Functional Description

)

The Thermocouple/DC Volt Scanner is a reed-relay multiplexer and programmable gain amplifier that allows the A/D Converter access to twenty dc volt or thermocouple input measurement channels.

Gain and zero adjustments need not be made to the scanner amplifier. The A/D directly measures the offset and true gain of each scanner and compensates for those errors during measurements of user inputs.

Various operating modes of the scanner are listed below in Table 162-2. The A/D measures the scanner output for all modes but Discharge, Open Thermocouple Test, and De-Select modes. The user's measurement inputs, channels 0 to 19, are accessed during the Measure modes. The remaining scanner modes are used for the zero and gain correction functions which are transparent to the user.

)

Table 162-2. Scanner Operating Modes

MODE	OPERATION
Deselect	De-energizes the reed switches of the input channel previously measured, and waits for them to open.
Discharge	Shorts the input filter capacitor to ground in preparation for the next measurement.
Open T/C Test	Bleeds a small current into the input filter capacitor and changes the range to 512 mV. The A/D determines whether the connected thermocouple circuit has low enough resistance.
64mV Zero	The A/D measures the scanner offset with the input to the scanner buffer amplifier grounded through a 39kohm resistor on the 64mV range.
8V Zero	The A/D measures the scanner offset with the input grounded through a 78 kohm resistor on the 8V range.
50mV Cal	The A/D measures the scanner output when a $50mV$ input supplied by the A/D Converter is applied on the $64mV$ range.
500mV Cal	The A/D measures the scanner output when a 500mV input supplied by the A/D Converter is applied on the 512mV range.
6.2V Cal	The A/D measures the scanner output with an A/D supplied 6.2V input on the 8V range.
64mV Measure	The A/D measures the scanner output with an input channel selected on the 64mV range. Channel reeds are closed.
512mV Measure	The A/D measures the scanner output with the scanner on the 512mV range with an input channel selected. Channel reeds are closed.
8V Measure	The A/D measures an input channel on the 8V scanner range. Selected channel reeds are closed.
64V Measure	An input channel is measured by the A/D with the scanner on the $64V$ range. Channel reeds are closed.

Table 162-2.	Scanner	Operating	Modes (cont.	
--------------	---------	-----------	---------	-------	--

Ref Junction	The A/D measures the output voltage of the
	semiconductor sensor embedded in the isothermal
	input connector (when one is used) with the scanner
	on the 512mV range. This measurement is required for
	thermocouple temperature measurements.

Scanner operation can be divided into two measurement sequences; calibration and scanning. Calibration is performed approximately every ten minutes at the direction of the mainframe and involves measuring the gains of the scanner amplifier on three ranges. Scanning, the normal mode of operation, occurs when the A/D Converter is instructed to measure user input channels. Both sequences are controlled by the A/D Converter through the scanner control lines: Scanner Selects (SCNS[1:5](H)), Channel Selects (CHS[0:4]), Range Selects (RNG[0:1](L)), Calibrate (CAL(H)), Discharge Inhibit (DSCHG INH(H)), Reference Junction Enable, Open Thermocouple Test (OTC EN(H)) , and Zero (ZERO(H)).

Detailed Circuit Description

The amplifier composed of U11, Q14, Q15, Q16, CR28, R19, and R20, has gains of 4 and 32. Amplifier gain is selected by U10 under control of signal RNGO(L). Components Z5, Q3, Q4, and K20 work as a switchable high-impedance, 125 to 1 ratio, voltage divider. The divider is enabled by the RNG1(L) control signal. To remove high-frequency noise, input signals are filtered by C15 in conjunction with R10 or the output resistance of Z5 depending on the state of the RNG1(L) signal.

The full-scale output of the amplifier is bipolar 2.048 Volts. The two amplifier gains in combination with the high-impedance divider yields four dc volt ranges: 64mV, 512mV, 8V, and 64V full scale.

Decoders U2 and U8, gating in U3, and comparators U7, U9, and U10 select one of several inputs to the amplifier. The selection of an input is performed by the A/D Converter. Table 162-3 identifies the status of FET and relay switches for all scanner operating modes.

Reed switches provide high voltage isolation from channel to channel and scanner to scanner. Each input channel is connected to the scanner amplifier circuitry by three reed switches closed by a single drive coil (KO through K19). A unique channel is selected when decoder U2 is presented with an input from 0 through 10 (decimal) via signals CHS[0:3](H) and SCNS1(H) is true. Decoder U2 does not activate any outputs (and therefore no channels are selected) when it's inputs are outside the 0 through 10 range (decimal). Components U3 and U4 identify the presence of the scanner plus its type to the A/D Converter. In response to the scanner select control line, SCNS1, being asserted, the DC Volt scanner pulls SCN[0:2](H) lines low when an Isothermal Input Connector (Option 2280A-175) is installed on the scanner and pulls only SCNO(H) and SCN1(H) low if a voltage input connector (Option 2280A-176) or current input connector (Option 2280A-171) or no input connector is installed.

)

Table 162-3. Scanner Switch Configurations and Operation Modes

MODE	Q3	Q4 	Q6 	Q7 	Q8	Q9 	Q10		Q11 Q16	K20	K21
64 mV ZERO	 	 	; 	X	 	 	 		 X	 	
8V ZERO		X				 			X		
DISCHARGE			x			 		Х		X	
50 mV CAL						 	X		X		
500 mV CAL						 	X	Х			
6.2V CAL	Х	Х							X		X
64 mV MEAS									X	Х	
512 mV MEAS								X		X	
8V MEAS	X	Х							Х		
64V MEAS	X	X						Х			
OTC TEST						Х		X			I
REF JUNC MEAS	 		 		X			X			

X-RELAY OR FET ON

GENERAL MAINTENANCE

The Option 2280A-162 PCA normally does not require cleaning unless dirt, dust, or other contamination is visible on the surface. To clean the PCA, follow the cleaning instructions in Section 4 of this manual.

PERFORMANCE TESTS

)

Three performance tests that can be performed separately or together verify that the Thermocouple/DC Volts Scanner is operational and meets its accuracy specifications. Since the scanner must be used with the A/D Converter (Option 2280A-161), the A/D Converter must be tested and calibrated first. The three tests are:

- o Channel Integrity Test: This test verifies that each scanner channel is functional.
- Accuracy Verification Test: The accuracy verification test checks scanner accuracy against specifications. Since all voltage readings displayed by the Data Logger are dependent upon the accuracy of the A/D Converter, the A/D Converter must be calibrated before performing this test.
- o Open Thermocouple Response Test: This test checks whether the A/D Converter and scanner respond with an open thermocouple indication when presented with an open thermocouple channel input. Note that this test is also one of the A/D Converter performance tests. It is repeated here because both the scanner and the A/D contain the circuitry which senses open thermocouple conditions. The test need not be repeated if it was performed previously.

These performance tests verify that the Thermocouple/DC Volts Scanner meets its specified accuracy tolerances on all channels. If the scanner fails one of the tests, it must be repaired or replaced since there are no calibration adjustments on the scanner.

Channel Integrity Test

- 1. Turn the Data Logger keyswitch to OFF. Disconnect the line power cord or battery input power and all other high voltage inputs.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Set the address switch on an A/D Converter (Option 2280A-161) to 0 and install it in the top option slot of the Data Logger. Install the Thermocouple/DC Volts Scanner to be tested in the option slot just below the A/D Converter.
- 4. Connect a pair of test leads to the HI and LO terminals of Channel O of a 2280A-175 or 2280A-176 input connector. Install the input connector on the scanner.

162-7

162/Thermocouple/DC Volts Scanner

- 5. Reconnect line or battery power to the Data Logger.
- 6. Turn the keyswitch to PROGRAM.
- 7. Program all scanner channels such that measurements will be made on the 8.0000VDC range by following the programming steps listed in Table 162-4.

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">? A</m>
2	E	<e> ERASE ALL OF PROGRAM MEMORY</e>
3	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>
4	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>
5	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>
6	ENTER	CHANNEL NUMBER (OR BLOCK) = CO
7	099	CHANNEL NUMBER (OR BLOCK) = 099
8	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
9	ENTER	A: CHANNEL FUNCTION <a-z>? P</a-z>
10	D	A <d> DC VOLTS/CURRENT</d>
11	ENTER	AD: VOLTS/CURRENT RANGE <1-7>? 1
12	2	AD<2> 8.0000 VDC
13	ENTER	AD: CHANNEL MENU CHOICE <1-5>? 1
14	EXIT	A: CHANNEL FUNCTION <a-z>? D</a-z>
15	EXIT	CHANNEL NUMBER (OR BLOCK) = CO99
16	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>

Table 162-4. Channel Integrity Test Programming Steps

- 8. Connect the calibrator output to the scanner input connector test leads and set the calibrator to output 7.9V.
- 9. Press MONITOR, then 0, then ENTER. Verify that the Data Logger displays 7.9000V within a tolerance of +/- 0.002V.
- 10. Test each scanner channel by moving the test leads to the next channel and monitoring that channel by pressing MONITOR, the channel number, then ENTER. The Data Logger reading on each channel should be 7.9000V +/- 0.002V.
- 11. This completes the channel integrity test. Continue with the accuracy verification test if you are performing a complete verification test of the scanner and you have not already performed the test in the A/D Converter performance test section.

Accuracy Verification Test

- 1. Disconnect the Data Logger line and/or battery power and all other high voltage inputs.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Set the A/D Converter address switch to 0, and install the A/D Converter in the top option slot of the Data Logger. Install a scanner in the slot just below the A/D Converter.
- 4. Install either a 2280A-175 or 2280A-176 input connector on the Thermocouple/DC Volts Scanner and connect a pair of test leads to the HI and LO terminals for channel 0 on the connector.
- 5. Reconnect line or battery power to the Data Logger.
- 6. Set the calibrator to output 6.2V. Connect the calibrator output to the input of the 100:1 Voltage Divider. Connect the output of the divider to the scanner input connector test leads.
- 7. Turn the keyswitch to PROGRAM.
- 8. Program the Data Logger to measure channel 0 on the 64.000mV dc range using the steps given in Table 162-5.

Table 162-5. Accuracy Verification Test Program

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">? A</m>
2	E	<e> ERASE ALL OF PROGRAM MEMORY</e>
3	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>
4	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>
5	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>
6	ENTER	CHANNEL NUMBER (OR BLOCK) = CO
7	0	CHANNEL NUMBER (OR BLOCK) = O
8	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
9	ENTER	A: CHANNEL FUNCTION <a-z>? P</a-z>
10	D	A <d> DC VOLTS/CURRENT</d>
11	ENTER	AD: VOLTS/CURRENT RANGE <1-7>? 1
12	4	AD<4> 64.000 MVDC
13	ENTER	CHANNEL MENU CHOICE <1-5>? 1
14	EXIT	A: CHANNEL FUNCTION <a-z>? D</a-z>
15	EXIT	CHANNEL NUMBER (OR BLOCK) = CO
16	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>

- 9. Press MONITOR, then 0, then ENTER. The Data Logger should display a value of 62.000 within a tolerance of +/- 0.015mV.
- 10. Press MONITOR. The Data Logger should display:

MAIN MENU CHOICE <M FOR MENU>? A

- 11. Change to the 512mV voltage range on channel 0 by keying in the programming steps listed in Table 162-6.
- 12. Change the calibrator output to 500mV.
- 13. Remove the 100:1 divider and connect the calibrator output directly to the channel 0 connector terminals.
- 14. Press MONITOR, then 0, and then ENTER. Verify that the displayed value is 500.00mV within a tolerance of +/- 0.1mV.
- 15. Press MONITOR. The Data Logger should display:

MAIN MENU CHOICE <M FOR MENU>? A

Table 162-6. 512mV Range Programming Steps

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">? A</m>
2	ENTER	CHANNEL NUMBER (OR BLOCK) = CO
3	0	CHANNEL NUMBER (OR BLOCK) = 0
ŭ,	ENTER	PROGRAM COPY DELETE OR LIST <p,d,c,l>? P</p,d,c,l>
5	ENTER	A: CHANNEL FUNCTION <a-z>? D</a-z>
6	ENTER	AD: VOLTS/CURRENT RANGE <1-7>? 4
7	3	AD<3> 512.00 MVDC
8	ENTER	AD: CHANNEL MENU CHOICE <1-5>? 1
9	EXIT	A: CHANNEL FUNCTION <a-z>? D</a-z>
10	EXIT	CHANNEL NUMBER (OR BLOCK) = CO
11	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>

- 16. Re-enter the keystrokes listed in Table 161-6, except at step 7. At step 7, enter a 2 instead of a 3 to obtain the prompt AD<2>8.0000 VDC and then press ENTER. This programs channel 0 to the 8.0000VDC range.
- 17. Change the calibrator output to 7.9V.
- 18. Press MONITOR, then 0, and then ENTER. Verify that the displayed value is 7.9000V within a tolerance of +/- 0.0016V.

19. Press MONITOR. The Data Logger should display:

MAIN MENU CHOICE <M FOR MENU>? A

- 20. Re-enter the keystrokes listed in Table 161-6, except at step 7. At step 7, enter a 1 instead of a 3 to obtain the prompt AD<1>64.000 VDC and then press ENTER. This programs the instrument to measure channel 0 on the 64.000VDC range.
- 21. Change the calibrator output to 63V.
- 22. Press MONITOR, then 0, and then ENTER and verify that the displayed value is 63.000V within a tolerance of +/- 0.020V.
- 23. Press MONITOR. The Data Logger should display:

MAIN MENU CHOICE <M FOR MENU>? A

24. The accuracy verification test is now complete. Continue with the open thermocouple response test if you are performing a complete verification test of the scanner and you have not already performed the test in the A/D Converter performance test section.

Open Thermocouple Response Test

- 1. Disconnect line and battery power and all other high voltage inputs from the Data Logger.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Set the A/D Converter address switch to 0, install the A/D Converter in the top option slot of the Data Logger, and install the Thermocouple/DC Volts Scanner in the slot just below the A/D Converter.
- 4. Connect a pair of test leads to the channel 0 HI and LO terminals on the isothermal input connector and install the isothermal connector on the scanner.
- 5. Reconnect line or battery power to the Data Logger.
- 6. Turn the Data Logger keyswitch to the PROGRAM position.
- 7. Connect the leads from the isothermal input connector to a 1 kohm resistor.
- 8. Program the Data Logger to measure channel 0 as if a thermocouple were connected using the steps given in Table 162-7.

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">? A</m>
2	E	<e> erase all of program memory</e>
3	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>
4	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>
5	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>
6	ENTER	CHANNEL NUMBER (OR BLOCK) = CO
7	0	CHANNEL NUMBER (OR BLOCK) = 0
8	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
9	ENTER	A: CHANNEL FUNCTION <a-z>? P</a-z>
10	Т	A <t> THERMOCOUPLE</t>
11	ENTER	AT: TC TYPE <j,k,t,e,r,s,b,n,c,h,v>? J</j,k,t,e,r,s,b,n,c,h,v>
12	ENTER	AT: CHANNEL MENU CHOICE <1-5>? 1
13	EXIT	A: CHANNEL FUNCTION <a-z>? T</a-z>
14	EXIT	CHANNEL NUMBER (OR BLOCK) = CO
15	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>

Table 162-7. Open Thermocouple Response Test Programming Steps

- 9. Press MONITOR, then 0, and then ENTER. Verify that the unit displays a measurement value equal to the ambient temperature +/-2 degrees C and not the message OPEN TC.
- 10. Press MONITOR. The Data Logger should display:

MAIN MENU CHOICE <M FOR MENU>? A

- 11. Replace the 1 kohm resistor with a 10 kohm resistor to simulate a high resistance or open thermocouple.
- 12. Press MONITOR, then 0, and then ENTER. Verify that the unit displays:

C 0 OPEN TC

13. Press MONITOR. The Data Logger should display:

MAIN MENU CHOICE <M FOR MENU>? A

14. Disconnect the 10 kohm resistor and the test leads from the input connector. Performance testing of the Thermocouple/DC Volts Scanner is complete.

CALIBRATION

No calibration is required for the Thermocouple/DC Volts Scanner.

LIST OF REPLACEABLE PARTS AND SCHEMATIC DIAGRAM

An illustrated list of replaceable parts for the Thermocouple/DC Volts Scanner is given in Table 162-8. For parts ordering information, see Section 6 of the 2280 Series Service Manual. A schematic diagram for the Thermocouple/DC Volts Scanner is given in Figure 162-2.

RENCE GNATOR					FLUKE	HFRS SPLY	HANUFACTURERS PART NUMBER	TOT
UMERIC	:5	->	5	DESCRIPTION	H0	CODE-	-	QTY
1- 8	3. 1	6		CAP, CER, 0.22UF, +-20%, 50V, 25U	519157	51406		9
9, 13				CAP, CER, 1. OUF, +-201, 507, 250			B131-050-601-105H	2
10				CAP, CER, 33PF, +-2%, 100V, COG			RPE121	1
11, 12	2			CAP, CER, 1800FF, +-5%, 50V, COG		89536	528547	2
15				CAP, POLYPR, 6800PF, +-5%, 50V	706564 193623		706564 196D106X0015A1	1
17	ı	9		CAP,TA,10UF,+-20%,15V DIODE,SI,BV= 75.0V,IO=150MA,500 HW	203323	07910	1N444B	26
1- 6 27	5.	0-	-	DIUDE, 31, 84- 13:04, 10-13010, 300 10	203323	01/10		
7				DIODE, SI, 2 PELLET, BV= 20.0V, 400 HW		09214	HPD200	1
28				DIODE, SI, N-JFET, CURRENT REG, IF=0.43MA		89536		1
1				WASHER, FLAT S STEEL, \$4, 0.032 THK			146225	1
2				SCREW, MACH, PHP, S STL, 4-40X3/4			681973	1
3	,			NUT, HEX, S.STL, 4-40 CONN, POST, PWB, .0255Q, NON-INSUL, GOLD30	147611	89536 00779	147611 1-87022-7	22
0-19				RELAY COIL ASSY	777623		777623	20
20				RELAY, REED, 1 FORM A, 5VDC	404061	71707	CR-3201-5-710	1
21				RELAY, REED, 1 FORM A, 5VDC			UF-40115	1
1				SPACER, REED		89536		1
2				SPACER, SWAGED, RND, BRASS, 0.1251DX0.187		89536 89536		2
3				SFACER, SWGD, RND, BRASS, 0.150IDX0.125 BAG, SHIELDING, TKANSPARENT, 12'X16'		89536	•	1
5				BOTTOH GUARD		89536		i
6				PCB RETAINER		89536		2
7				INSULATOR, BOTTOM		89536		1
8				SPACER, RND, SOLUBLE, . 4400D, .150THK	334797	32559		
1- 22		4-		CONN, PWB, REC, BOARD MOUNT, 1/16 THICK TRANSISTOR, SI, N-JFET, TO-92	267476	00779 15818	•	22
1- 4				IRAN31310R, 31, N-OFE1, 10-72	376475	12010	U2810J	13
5		•		TRANSISTOR, SI, N-JFET, DUAL, TO-71		89536	419283	1
13				TRANSISTOR, SI, PNP, SMALL SIGNAL			MP 556562	i
14				TRANSISTOR, SI, N-JFET, DUAL, TO-71	461772	17856	DN1675	1
17	_			TRANSISTOR, SI, N-JFET, REMOTE CUTOFF			429977	1
1, 2		•		RES, CF, 20K, +-5%, 0.25W	441477	80031		2
3, 6 14, 16		9,		RES, CF, 100K, +-5%, 0.25W	348920 348920	80031	CR251-4-5P100K	7
4, 21				RES, CF, 100, +-5%, 0.25W	348771	80031	CR251-4-5P100E	2
5, 33		۵,		RES, CC, 150, +-5%, 0.25W	147934		CR1515	21
37, 40					147934			
44, 45 50, 52					147934			
55, 58					147934			
61, 63					147934			
68, 69					147934			
10		_			615435	89536	615435	1
11, 13	5, 13	5,		RES,CF,10K,+-5%,0.25W	348839	80031	CR251-4-5P10K	4
32 17				PER CE 470 4-87 0 250	348839	00074		
18, 23	5			RES,CF,470,+-3%,0.25W RES,CF,39K,+-5%,0.25W	343434 442400	80031	CR251-4-5P470E CR251-4-5P39K	12
19, 20				RES, HF, 15.4K, +-0.1X, 0.125W, 25PPM	340604	91637	CHF551542F	2
51		_		RES, CF, 1K, +-5X, 0.25W	343426	80031	CR251-4-5P1K	ī
34, 35				RES,CC,470,+-5%,0.25W	147983	01121	CB4715	20
39, 42 16, 47					147983			
51, 54					147983 147983			
57, 59	. 6	2			147983			
54, 65					147983			
70, 72					147983			
1- 60			~	SWITCH, REED, I FORM A, 10VA, 36AT	647578		647578	60
1, 5		6,		IC, CHOS, DUAL 2 IN NAND DRVR W/OPH DRN	604207 604207	02735	CD40107BE	11
2				IC, CHOS, BCD-DEC & BINRY-OCTAL DECODER	650689	89536	650689	1
3				IC, CHOS, QUAD 2 INPUT NOR GATE	355172	02735	CD4001AE	1
4				IC, CHOS, HEX BUFFER W/3-STATE OUTPUT	407759	12040	HHBOC97N	i
	2, 10	0		IC, COMPARATOR, QUAD, CERAMIC, 14 PIN DIP	605584	89536	605584	3
8				IC, CHOS, DUAL 1 OF 4 DECODER	584987	04713		1
1, 3	,			IC, OF AMP, GENERAL PURPOSE, TO-78 CASE	418368	89536	418368	1
1, 3	,			RES, NET, SIP, 8 PIN, 7 RES, 100K, +-2% RES, NET, SIP, 6 PIN, 5 RES, 100K, +-2%	41290B	89536 89536		2
4				GAIN RES NET ASSY TESTED-2280A	412726	89536 89536	412726 611186	1
5				INFUT DIVIDER RESNET ASSY TESTED2200A	616011	89536	616011	1

CONNER PCA

)



Option 2280B-163 RTD/Resistance Scanner

DESCRIPTION

The RTD/Resistance Scanner multiplexes 20 input channels, with 3 or 4 poles per channel, and makes them available in sequence to the A/D Converter. Option 2280B-177, the RTD/Resistance Input Connector, is used with the RTD/Resistance Scanner to provide connection terminals for the external wiring.

WHERE TO FIND FURTHER INFORMATION

In this subsection are RTD/Resistance Scanner theory of operation, general maintenance, performance tests, calibration procedure, a guide to troubleshooting, a parts list, and a schematic diagram. Installation and system configuration instructions are in the 2280 Series System Guide and 2286/5 System Guide, and operating and programming instructions are in the 2280 Series User Guide and 2286/5 User Guide. Option specifications are in the Appendices in this manual and the System Guide.

Test equipment required to perform the procedures in this subsection is listed in Table 163-1. A summary of test equipment required for all procedures in this manual is given in Table 2-1 in Section 2 of this manual.

INSTRUMENT	REQUIRED SPECIFICATIONS	RECOMMENDED MODEL
A/D Converter		Fluke Option
		2280A-161
		(no substitute)
RTD/Resistance		Fluke Option
Input Connector		2280B-177
		(no substitute)
Resistors R1 - R3	100ohm, 0.01%, 5ppm/C	Fluke Part
	hermetically sealed wirewound	#491720
Resistors R4, R5	100ohm, 0.1%, T9 metal film	Fluke Part
		#357400
Toggle Switch	SPDT	Fluke Part
		#493825

Table 163-1. Required Test Equipment



Figure 163-1. The RTD/Resistance Scanner

THEORY OF OPERATION

)

The following theory of operation discussion begins with an overall functional description of the RTD/Resistance Scanner, followed by a block diagram description. A detailed circuit analysis then describes how each major circuit block on the RTD/Resistance Scanner assembly works. Where necessary, block diagrams and simplified schematics are included with the text. Schematic diagrams for the RTD/Resistance Scanner are at the end of this option subsection.

Overall Functional Description

The RTD/Resistance Scanner assembly and its companion input connector (Option 2280B-177) work together with an Option 2280A-161 A/D Converter to measure resistance inputs with high accuracy and stability. Power for the scanner is supplied as +/- 10 volts and + 5 volts from the A/D Converter.

When instructed by the Controller, the RTD/Resistance Scanner selects and conditions one of 20 channels. A resistance to be measured is selected by reed relays and excited by one of two current levels, and one of two amplifier gains is chosen to condition the resulting voltage in preparation for conversion by the A/D.

Compensation is provided for the two 3-wire modes of operation: 3-Wire Accurate (3WA) and 3-Wire with Common Mode (3WCM). Also, reed resistance errors are eliminated in the 4-Wire (4W) and 3-Wire Accurate (3WA) modes. Auto-zero and auto-calibration features are incorporated for use by the A/D, and three measurement ranges, 256 ohms, 2048 ohms, and 64 kohms full scale are included in the RTD/Resistance Scanner. One operation mode is selected by two jumpers for all 20 channels on each scanner, while ranges for each channel are selected by the Data Logger mainframe.



Figure 163-2. RTD/Resistance Scanner Block Diagram

Detailed Circuit Description

REED SWITCHES

Reed switches provide high voltage isolation from channel to channel and scanner to scanner. Each input channel is connected to scanner circuitry by four reed switches driven by a single drive coil. An additional individual reed relay, K21 or K22, pulls in to provide a common current-return path for the decade of channels that the channel selected resides in, eliminating reed resistance errors in the 3-Wire Accurate (3WA) mode of operation. One more individual reed relay, K20, connects the A/D Converter guard to a LO line whenever the scanner is selected by the A/D Converter.

Figure 163-3 shows one channel of reed switches, with the components used in other channels listed in parentheses. The reeds for one channel, Sxx-A,B,C,D, are pulled in by the corresponding drive coil Kxx, while K21 or K22 is pulled in at the same time to provide the LO COM return for a decade of channels in the 3WA mode of operation. Relay K20 is pulled in whenever the scanner is selected by the A/D, connecting the A/D guard to LO of the resistance being measured through K20 and the LO COM or LO EXC reed switches.



Figure 163-3. One Reed-Switch Channel

PROTECTION CIRCUITRY

To protect scanner and A/D circuitry, channel inputs are isolated, energy limited, and diode clamped. Figure 163-4 shows a schematic diagram of the protection circuitry.



Figure 163-4. Protection Circuitry

Here, input terminals are clamped to defined voltages through series resistances. A positive clamp voltage of approximately 3 to 5 volts is provided by VR4, which is biased by R20, while a negative voltage is provided by VR3, which is biased by R17. R9 dissipates overvoltages to the HI EXC terminal in combination with Q15 and VR4 or Q11 and VR3. Both Q15 and Q11 are reverse biased in normal operation. R15 dissipates overvoltages to HI, passing current through Q16 or Q12, which are reverse biased in normal operation. L0 terminals are protected by series resistors R30-36, R38, R39, and R41-45, and by the input protection diodes of U11 and U12, and Q3. L1 slows down fast transient voltages entering L0 EXC terminals, while VR1, VR2, Q1, and Q2 clamp L0 EXC to L0 COM through W1 in the 3WA mode of operation, with R37 and R40 limiting current and dissipating power. R7 also serves to limit L0 EXC current into the input of U12.

GAIN AMPLIFIER

This circuit filters and amplifies the signal on the HI terminal. The gain is set to 8 for the 256 ohm range, and unity for the other two ranges. One input filter is used with the high ohms range, while the other is used with the 256 ohm and 2048 ohm ranges. The scanner output is enabled whenever the scanner is selected by the A/D.

Figure 163-5 is a schematic diagram of the gain amplifier. Two voltage gains are provided by U20 and associated components, with the output to the A/D enabled by turning on Q23. Q25 sets the gain at unity, while Q26 and Z4 set the gain at 8.00. BRP, which stands for beta return path, returns currents flowing through Z4 to the A/D, and C16 shunts ac signals on BRP to Ground 5. The resistance being measured plus R15, and C15 provide noise filtering of the HI input for the 64 kohm range, with C14 switched in parallel with C15 by Q24 for the two lower resistance ranges. The VHG amplifier, U21, drives guard traces surrounding all HI circuit traces to prevent leakage under high humidity conditions.



Figure 163-5. Gain Amplifier

CURRENT SOURCE

Two zener-referenced current outputs can be set by the current source circuitry, with one of the two selected at all times. The 256 ohm and 2048 ohm ranges use the 1.0 mA output, and the 64 kohm range uses the 32 uA output. The 32 uA output can be set to another value by changing a precision resistor if a larger full scale value than 64 kohms is desired.

A simplified schematic of the current source is shown in Figure 163-6. As can be seen in the schematic, this circuit is centered around a stable voltage reference and precision resistances. A potential 6.2 volts below the +10 volt rail is generated by the zener reference set composed of VR5, R23, and R22, and this is then divided down to 5.00 volts below the rail by Z4. Range selection is provided by Q20 and Q27 which select R24 for a 1mA current, and Q21 and Q22 which select R19 for a 32 uA (standard) current. U23 compares the voltage across R24 or R19 to the 5 volt reference and enhances the gate of Q19 the necessary amount to bring equilibrium to the circuit. Q19 then passes the current through R9 to the HI EXC reed switches. The VRG amplifier, U22, provides guard drive to traces that prevent leakage out of or into the circuit nodes that sit at the +5 volt potential, while the VSG amplifier, U16, provides guard drive to traces which prevent leakage out of the circuitry at the potential of the drain of Q19. Capacitors C10 and C17 stabilize U16 and U22 respectively in their unity-gain configuration.



Figure 163-6. Current Source

GROUND SENSE AMPLIFIER

This amplifier sets LO to a potential that allows the A/D to make readings of HI with respect to ground. In 4-wire mode, it compares LO to the analog ground 5, and in 3WA and 3WCM modes it compares the output of the 3-wire compensation amplifier to analog ground. To set LO at the desired voltage level, the amplifier pulls the necessary current through LO EXC in 4-wire and 3WCM modes, or LO COM in the 3WA mode.

Refer to the simplified schematic, Figure 163-7. The ground sense amplifier, as part of the measurement circuit, senses the potential at LO, or the output of U12, and sets it to analog ground 5 potential, thereby allowing the A/D, which does not have a differential input, to make measurements with respect to ground. U11, in response to the inputs, pulls current through R5 and LO EXC or LO COM, depending on the setting of W1. Capacitor C4 in combination with R4 or R30-36, R38, R39, or R41-45 roll off the gain of U11 to reduce out-of-band noise, and C5 reduces the noise sensitivity of U11.





3-WIRE COMPENSATION AMPLIFIER

The output of this amplifier is selected when W2 is set to the 3WA and 3WCM position. The voltage difference between LO and LO EXC is measured to determine the lead wire voltage drop, and the output of the compensation amplifier is set to that one lead wire drop above the LO potential. The ground sense amplifier sets the output of the compensation amplifier to ground potential, setting LO to one lead wire voltage drop below ground, compensating for the HI lead wire drop.

Refer to Figure 163-8, the simplified schematic, for the following discussion. In the two 3-wire modes of operation, U12 measures the lead wire voltage drop between LO and LO EXC (Vrl), with R7 and R6 setting the gain at -1, so that the U12 output is +Vrl, or one lead wire drop, above LO. U11 senses this output, and pulls current through LO COM or LO EXC until the U12 output is set at ground potential, thereby setting LO at -Vrl or one lead wire drop below ground to compensate for the lead wire drop in the HI lead. R4 and C4 stabilize the compensation amplifier loop and roll off the gain for frequencies that are not of interest, and the resistors in the LO path plus C6 and R7 reduce the noise sensitivity of U12.



Figure 163-8. 3-Wire Compensation Amplifier

ZERO CIRCUITRY

)

The zero circuitry, which is enabled by the A/D, configures the scanner so that readings can be made which will allow the A/D to subtract zero errors from all channel measurements. The circuitry is enabled at the start of each scan, giving direct readings of voltage and current offsets on the 256 ohm and 64 kohm ranges. The 2048-ohm range zero reading is calculated by dividing the 256 ohm range zero reading by 8.

Refer to Figure 163-9, the simplified schematic, for the following discussion. To allow the A/D to make zero readings, Q5 and Q7 close the loop around U11 and U12 so that voltage errors appear at the output of U11, and Q6 then connects the U11 output to the gain amplifier, U20. Q4 is turned on to connect the current source to U11 and keep the zero measurements consistent with channel measurements. The resistances of R8 and R10 add to the "on" resistances of Q5 and Q6 to cancel bias current shifts generated by the series resistances present in the HI and L0 input lines when making channel readings.



Figure 163-9. Zero Circuitry

CALIBRATE CIRCUITRY

The calibrate circuitry is enabled by the A/D once every ten minutes, or on command, and the subsequent calibrate readings are used to calculate gain correction factors used by the A/D when making channel readings. Three precision resistors located on the scanner are measured and used as references for the three ranges. The voltages expected by the 2.048 volt full scale A/D during calibrate are: 1.600 volts on the 256 ohm range, 2.000 volts on the 2048 ohm range, and 1.5872 volts on the 64 kohm range. If a larger full scale than 64 kohms is desired, one of the precision reference resistors must be changed.

Figure 163-10 is a simplified schematic of the calibrate circuitry. To close the loop around U11 and U12 in a way that bias current and offset voltage errors are included in the calibrate readings, Q7 and Q8 are turned on. U11 pulls current through Q7, setting the lower ends of R14, R16, and R18 at the proper potential near ground. During a 256 ohm range calibrate, Q10 supplies current to reference resistor R14, and Q9 switches in the gain amplifier, U20, to make a measurement. During a 2048 ohm range calibrate, Q14 supplies current to R16, and Q13 switches in U20, and during a 64 kohm range calibrate, Q18 supplies R18, with Q17 switching in U20. Resistors R8 and R10 are included to cancel the primary shifts in readings made by U11, U12 and U20 bias currents.



Figure 163-10. Calibrate Circuitry

CONTROL CIRCUITRY

This primarily CMOS and open-collector comparator circuitry decodes the A/D control signals and controls scanner operation. It selects and drives the reed coils, turns on zero and calibrate circuitry, sets the gain of the gain amplifier, and sets the output of the current source when directed by the A/D. It also sends the proper configuration code back to the A/D, asserts RDY (ready), and turns on the scanner output when the scanner is selected.

Figure 163-11 shows a simplified schematic of the scanner control circuitry. The first section of control circuitry asserts the RDY(H) and SCN[0:2](H) lines with U14 whenever SCNS1 is asserted by the A/D. This indicates to the A/D that the scanner is ready to make readings, and that it is an RTD/Resistance scanner.

A second section of control circuitry decodes and provides reed relay coil drive. U5 turns on K20 to connect the A/D Guard whenever the scanner is selected by SCNS1. U1 selects the 4 to 10 decoder needed to match the CHS4 line, and locks out the other decoder by asserting the two high bits of the unneeded one. When the scanner is not selected by SCNS1, the two high bits of both U3 and U6 are asserted, preventing both decoders from enabling any of their output lines. U2 passes either the lockout control lines, or the CHS2 and CHS3 channel select lines to U3 and U6. When U3 is selected, one gate of U9 instructs U8 to pull K21 in, completing the LO COM path for channels 0 through 9, while when U6 is selected, U9 has U8 pull K22 in, completing the LO COM path for channels 10 through 19. When a channel is selected by the SCNS1 and CHS[0:4] lines, U3 or U6 drive the base of an NPN transistor residing in arrays U4, U7, or U10, which switches on, driving the proper reed relay coil, and closing the 4 (A through D) channel reeds.

The third block of scanner control circuitry enables FET transistor switches to select the scanner functions and configurations. Logic ICs U14, U17, and U18 decode 5 control lines from the A/D; ZERO(H), CAL(H), RNGO(L), RNG1(L), and SCNS1(H), plus SCNS1(L) generated by U9. When SCNS1 is de-asserted and the scanner is not selected, zero mode is configured, while the current source range is set by the RNG1 line. Outputs of the logic gates are sent to comparators U13, U15 and U19 where they are compared to a 2.5 volt reference generated by R1 and R2. The Boolean expressions are written above each control line leading to the comparators. The comparator outputs then drive the gates of the FET transistors and perform the specific functions listed. All N-channel JFET transistors are pulled up to VG, a voltage set by CR4 and R13, through 100 kohm pull-up resistors which are not shown. For example, asserting CAL and SCNS1 causes U13 to turn on Q8, helping to place the scanner in a calibrate configuration.



Figure 163-11. Control Circuitry

GENERAL MAINTENANCE

)

The RTD/Resistance Scanner PCA normally does not require cleaning, but if dirt, dust, or other contamination is visible on the surface, the PCA should be cleaned. Follow PCA cleaning instructions in Section 4 of this manual.

PERFORMANCE TESTS

The following performance test procedures verify that the RTD/Resistance Scanner is operating properly and meets specifications in all three modes and all three operating ranges. Equipment required to perform the following tests is listed in Table 163-1.

Performance Test Preparation

- 1. Turn the Data Logger keyswitch to the OFF position. Disconnect the ac line cord, dc input power, and all other high voltage inputs.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Wire the RTD/ Resistance INPUT Connector as shown in Figure 163-12, with all connections to R1, R2, and R3 made to the resistor leads.

to all HI EXC's <	-
 S1 o 3W to all HI's <o o 4W R4</o 	 R1
to all LO's <r5< td=""><td>I</td></r5<>	I
to CHO LO EXC < to CH1 LO EXC <	
• •	i
to CH19 LO EXC <	 -+
to CH4 LO COM < to CH14 LO COM <	 •+

Figure 163-12. Test Input Connector Schematic

4. Set the A/D Converter (2280A-161) address selector switch to 3.

- 5. Install the A/D Converter in the Data Logger.
- 6. Set jumpers W1 and W2 on the RTD/Resistance Scanner (Option-163) for 4W operation.

NOTE

UUT (unit under test) will be used throughout this performance test to reference the RTD/Resistance Scanner being tested.

- 7. Install the UUT in the slot directly below the A/D Converter.
- 8. Set S1 of the Test Input Connector to the 4W position.
- 9. Install the Test Input Connector on the back of the UUT.

Serial Link Communication Test

- 1. Reconnect power to the Data Logger. Turn the keyswitch to the Program position.
- 2. Ensure that the Printer ON/OFF switch is ON.
- 3. Perform a List Configuration as instructed in Table 163-2.

STEP KEYSTROKE(S) RESULTING DATA LOGGER PROMPT 1 MAIN MENU CHOICE <M FOR MENU>? A 2 <L> LIST PROGRAM AND CONFIGURATION L 3 4 ENTER L: LIST MENU CHOICE <A-Z>? E С L<C> LIST HARDWARE CONFIGURATION 5 6 => printer will print the list ENTER MAIN MENU CHOICE <M FOR MENU>? A EXIT

Table 163-2. List Configuration Response Test

4. Verify that the following printout is obtained:

BEGINNING CHANNEL NUMBER = 300 TYPE = RTD BEGINNING CHANNEL NUMBER = 310 TYPE = RTD

If a beginning channel number is not obtained, check the A/D (-161) If the type is not RTD, check the RTD/Ohms scanner (-163)
256-Ohm Range, 4-Wire Mode Test

)

- 1. Ensure that the UUT W1 and W2 jumpers are set for 4W operation.
- 2. Ensure that the Test Input Connector switch S1 is set to 4W.
- 3. Program the Data Logger as shown in Table 163-3.

Table 163-3. 256 Ohm 4-Wire Test

STEP	KEYSTROKE(S)	RESULTING DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">? A</m>
2	ENTER	CHANNEL NUMBER (OR BLOCK) = CO
3	C300319	CHANNEL NUMBER (OR BLOCK) = C300319
4	ENTER	PROGRAM COPY DELETE OR LIST (P,C,D,L)? P
5	ENTER	A: CHANNEL FUNCTION <a-z>? P</a-z>
6	Z	A <z> RESISTANCE</z>
7	ENTER	AZ: RESISTANCE RANGE <1-5>? 1
8	3	AZ<3> 256.00 OHMS RTD SCANNER
9	ENTER	AZ: CHANNEL MENU CHOICE <1-5>? 1
10	5	AZ<5> LOGGING FORMAT
11	ENTER	AZ5: LOGGING FORMAT <1-7>? 4
12	4	AZ5<4> NN.NNN
13	ENTER	AZ: CHANNEL MENU CHOICE <1-5>? 1
14	EXIT	A: CHANNEL FUNCTION <a-z>? Z</a-z>
15	EXIT	CHANNEL NUMBER (OR BLOCK) = C300319
16	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>

4. Enter Monitor mode as shown in Table 163-4, and read the channels by monitoring each channel.

Table 163-4. Entering Monitor Mode.

STEP	KEYSTROKE(S)	RESULTING DATA LOGGER PROMPT
1 2 3 4	MONITOR 300 ENTER => dis	MAIN MENU CHOICE <m for="" menu="">? A MONITOR CHANNEL = CO MONITOR CHANNEL = C300 play shows the measurements for channel 300</m>

5. Press the period <.> to calibrate the A/D Converter.

6. Verify that the reading is between 99.964 and 100.036 ohms.

7. Increment the channel using the up arrow $\langle \uparrow \rangle$.

163/RTD/Resistance Scanner

- 8. Repeat steps 6 and 7 until all 20 channels have been checked.
- 9. Press the MONITOR key to return to the main menu

2048-Ohm Range, 4-Wire Mode Test

- 1. Ensure proper UUT and Test Connector configuration.
- 2. Ensure that the UUT W1 and W2 jumpers are set for 4W operation.
- 3. Ensure that the Test Input Connector switch S1 is set to 4W.
- 4. Program the Data Logger the same as in Table 163-3 with the exception of the two steps listed in Table 163-5.

Table 163-5. 2048 Ohm, 4-Wire Test Step Changes.

STEP	KEYSTROKE(S)	RESULTING DATA LOGGER PROMPT
8 and	4	AZ<4> 2048.0 OHMS RTD SCANNER
12	5	AZ5<5> NNN.NN

5. To read and monitor each channel:

- a. Enter Monitor mode as in Table 163-4.
- b. Press the period $\langle . \rangle$ to calibrate the A/D.
- c. Verify that the reading is between 99.93 and 100.07 ohms.
- d. Increment the channel using the up arrow $\langle \uparrow \rangle$.
- e. Repeat steps c and d until all 20 channels have been checked.
- f. Press the MONITOR key to return to the main menu.

64-Kohm Range, 4-Wire Mode Test

- 1. Ensure proper UUT and Test Connector configuration.
- 2. Ensure that the UUT W1 and W2 jumpers are set for 4W operation.
- 3. Ensure that the Test Input Connector switch S1 is set to 4W.
- 4. Program the Data Logger the same as in Table 163-3 with the exception of the two steps listed in Table 163-6.

STEP	KEYSTROKE(S)	RESULTING DATA LOGGER PROMPT
8 and	5	AZ<5> 64.000 KOHMS RTD SCANNER
12	2	AZ5<2> N.NNNN

Table 163-6. 64 KOhm 4-Wire Test Step Changes.

5. To read and monitor each channel:

- a. Enter Monitor mode as in Table 163-4.
- b. Press the period $\langle . \rangle$ to calibrate the A/D.
- c. Verify that the reading is between 0.0987 and 0.1013 kohms.
- d. Increment the channel using the up arrow <|>.
- e. Repeat steps c and d until all 20 channels have been checked.
 - f. Press the MONITOR key to return to the main menu.

256-Ohm Range, 3WA-Mode Test

1. To set the jumpers on the UUT:

- a. Switch the Data Logger power OFF.
- b. Remove the UUT.
- c. Set W1 and W2 of the UUT for 3WA operation.
- d. Set S1 of the Test Input Connector to the 3W position.
- e. Re-install the UUT in the slot below the A/D (-161).
- f. Switch the Data Logger to the PROGRAM position.

2. Program the Data Logger the same as in Table 163-3.

- 3. To read and monitor each channel:
 - a. Enter Monitor mode as in Table 163-4.
 - b. Press the period $\langle . \rangle$ to calibrate the A/D.
 - c. Verify that the reading is between 99.743 and 100.257 ohms.
 - d. Increment the channel using the up arrow <|>.
 - e. Repeat steps c and d until all 20 channels have been checked.
 - f. Press the MONITOR key to return to the main menu.

256-Ohm Range, 3WCM-Mode Test

- 1. To set the jumpers on the UUT:
 - a. Switch the Data Logger power OFF.
 - b. Remove the UUT.
 - c. Set W1 and W2 of the UUT for 3WCM operation.
 - d. Set S1 of the Test Input Connector to the 3W position.
 - e. Re-install the UUT in the slot below the A/D (-161).
 - f. Switch the Data Logger to the Program position.
- 2. Program the Data Logger the same as in Table 163-3.

- 3. To read monitor each channel:
 - a. Enter Monitor mode as in Table 163-4.
 - b. Press the period $\langle . \rangle$ to calibrate the A/D.
 - c. Verify that the reading is between 99.150 and 100.850 ohms.
 - d. Increment the channel using the up arrow $\langle \uparrow \rangle$.
 - e. Repeat steps c and d until all 20 channels have been checked.
 - f. Press the MONITOR key to return to the main menu.

This completes the 2280B-163 Verification Test.

CALIBRATION

RTD/Resistance Scanner does not require calibration adjustments.

LIST OF REPLACEABLE PARTS AND SCHEMATIC DIAGRAM

An illustrated list of replaceable parts for the RTD/Resistance Scanner is given in Table 163-7. For parts ordering information, see Section 6 of the 2280 Series Service Manual. A schematic diagram for the RTD/Resistance Scanner is given in Figure 163-13.

٦

EFERENCE Esignator			FLUKE	MFRS	MANUFACTURERS		1
			STOCK		PART NUMBER	тот	
->NUMERICS>		DESCRIPTION	NO	CODE-			-1
1-3,7,		CAP, POLYES, 0.22UF, +-10%, 50V	696492		696492	7	-
8, 11, 12 4, 14		CAP, POLYPR, 0.047UF, +-10%, 100V	696492 446773	89536	446773	2	
5, 16		CAP, CER, 0.22UF, +-202, 50V, 25U			RPE111250224H50V	2	
6		CAP, CER, 0.001UF, +-20%, 100V, X7R	402966	72982	B121-A100-W5R-102M	1	
9, 13		CAP, TA, 10UF, +-20%, 15V	193623	56289	196D106X0015A1	2	
10, 17		CAP, CER, 100PF, +-2%, 100V, COG	512848	51406	RPE121	2	
15		CAP, POLYPR, 470PF, +-5%, 50V	740464	89536	740464	1	
R 27		CAP,CER,0.001UF,+-202,100V,X7R CAP,TA,10UF,+-202,15V CAP,CER,100PF,+-22,100V,COG CAP,POLYPR,470PF,+-52,50V DIDDE,SI,BV= 75.0V,I0=150MA,500 HW	203323	0/910	104448	24	
1		SCREW, MACH, PHP, S STL, 4-40X3/4	681973		681973	1	
2 3		NUT, HEX, S.STL, 4-40 WASHER	147611 147603		147611 147603	1	
4		WASHER	195354		195354	6	
5		NASHER	146225	89536	146225	6	
38		CONN, POST, PWB, .0255Q, NON-INSUL, GOLD30	810341	22526	65636-122	22	
0- 19		RELAY COLL ASSY RELAY, REED, 1 FORM A, SVDC	777623	89536	77623	20	
20- 22		RELAY, REED, 1 FORM A, 5VDC			UF-40115	3	
1 2		INDUCTOR, 0.15 UH, +/-10X, 400MHZ, SHLDED SPACER, REED			MR0.15 617415	1	
2 3		SPACER, SWAGED, RND, BRASS, 0.1251DX0.187				5	
4		SFACER, SWGD, RND, BRASS, 0.150IDX0.125		89536	335075	ī	
5		BAG, SHIELDING, TRANSPARENT, 12*X16*			680983	1	
6		BOTTOM GUARD	579151	89536	579151	1	
7		PCB RETAINER			579078	2	
8		INSULATOR, BOTTOM			579102	1	
38		CONN, PWB, REC, BOARD MOUNT, 1/16 THICK			85861-2	22	
26		TRANSISTOR, SI, N-JFET, TO-92	376475	12818	U2810J	22	
19- 22, 27		TRANSISTOR, SI, P-MOS, ENHANCEMENT, TO-72	741058	89536	741058	5	
1, 2, 17, 21, 25		RES,CF,100K,+-5%,0.25W	348920 348920	80031	CR251-4-5P100K	5	
3		RES, CC, 330, +-52, 0.25W	147967	01121	CB3315	1	
4, 15, 30-		RES, MF, 4.99K, +-12, 0.125W, 100PPM			MFF1-84991	16	
36, 38, 39,			168252				
41- 45			168252				
5		RES, CC, 100, +-52, 0.25W	147926			1	
6, 7		RES, MF, 10K, +-0.1X, 0.125W, 25PPM RES, MF, 4.75K, +-1X, 0.125W, 100PPM	435065		CMF554751F	2	
8,10 9		RES, CC, 910, +-52, 0.5W	170704		170704	ĩ	
11- 13		RES, CF, 10K, +-5%, 0.25W	348839		CR251-4-5P10K	3	
14			653287			1	
16		W W RESISTOR	730903	89536	730903	1	
18		W W RESISTOR 49.6K	743625	89536	743625	1	
19		W W RESISTOR 49.6K W W RESISTOR 156K RES,CF,20K,+-5%,0.25W	743617	89536	743617	1	
20		RES, CF, 20K, +-57, 0.25W	441477	80031	100447		
24 37, 40		RES, 5. 0K(+05% 0+-5PPM TC 1/4W BOBB RES, CC, 510, +-5%, 0.25W	288847		288847 CR5115	2	
10- 79		SWITCH, REED, 1 FORM A, 10VA, 36AT	647578			80	
1, 9, 17		IC, CMOS, QUAD 2 INPUT NAND GATE	453241	02735	CD4011BE	3	
2		IC, CHOS, QUAD 2 INPUT OR GATE	408393	02735	CD4071BE	1	
3, 6		IC, CMOS, BCD-DEC & BINRY-OCTAL DECODER	650689	89536	650689	2	
4, 7, 10		IC, ARRAY, 7 TRANS, NPN, COMMON EMITTER	407866	49671	CA3081	3	
5, 8		IC, CHOS, DUAL 2 IN NAND DRVR W/OPN DRN	604207	02735	CD40107BE	2	
11, 12, 20, 23	*	IC, OP AMP, LO-OFFSET VOLTAGE, LO-NOISE	605980 605980	06665	OP-07DP	4	
13, 15, 19		IC, COMPARATOR, QUAD, CERAMIC, 14 PIN DIP	605584	89536	605584	3	
14		IC, CHOS, HEX BUFFER W/3-STATE OUTPUT	407759	12040	MMBOC97N	1	
16, 22		IC, OP AMP, GENERAL PURPOSE, TO-78 CASE	418368	89536	418368	2	
18		IC, CHOS, QUAD 2 INPUT NOR GATE	355172	02735	CD4001AE	1	
21		IC, OP AMP, JFET INPUT, 8 PIN DIP ZENER UNCOMP (B AV 57 7 AMA 6, 44	605568 327973	89536 04713	605568 1n967b	2	
3		ZENER, UNCOMP, 18.0V, 5%, 7.0MA, 0,4W Zener, Uncomp, 5.1V, 5%, 20.0MA, 0.4W	159798	04713	1N751A	1	
4		ZENER, UNCOMP, 4.7V, 5%, 20.0MA, 0.4W	524058	14552	1N751	i	
5		ZENER REFERENCE SET	646539	89536	646539	i	
22, 23			646539				
1, 2		CONN, PWB, HEADER, SIP, 0.100, 4 PIN	417329	89536	417329	2	
3, 4		CONN, PWB, HEADER, SIP, 0.100, 2 PIN	643916	28213	3469/20	2	
5, 6		JUMPER, RECEPTACLE	530253	00079	530153-2	2	
1 2, 3		RES, NET, SIP, 8 FIN, 7 RES, 100K, +-2%	412908	89536	412908	1	
2, 3		RES,NET,SIP,6 PIN,5 RES,100K,+-2%	412726	89536	412726	2	

Г

Option 2280A-164 Transducer Excitation Module

DESCRIPTION

The Transducer Excitation Module provides excitation conditioning for the measurement of RTD's, low resistances, strain gauges, and strain gauge based transducers. Five precision current sources and one precision voltage source are provided. The A/D Converter (Option 2280A-161), Thermocouple/DC Voltage Scanner (Option 2280A-162), and Voltage Input Connector (Option 2280A-176) are used to measure the transducers response to the applied excitation.

The excitation currents or voltages are connected to the transducers excitation field wiring on the Transducer Excitation Connector (Option 2280A-174). Terminals are also provided on this connector to terminate the transducer sense wiring and in turn connect these signals to the Voltage Input Connector such that the transducers response can be measured.

Excitation is provided for up to 20 measurements. The choice of voltage or current excitation is made in groups of 5 channels using a jumper on the Excitation Input Connector.

WHERE TO FIND FURTHER INFORMATION

In this subsection the Transducer Excitation Module theory of operation, general maintenance, performance tests, calibration procedure, a parts list, and a schematic diagram are given. Installation and system configuration instructions are located in the 2280 Series System Guide and 2286/5 System Guide, and operating and programming instructions are located in the 2280 Series User Guide and 2286/5 User Guide. Option specifications can be found in the Appendices to this manual and the System Guide.

The test equipment required to perform this subsection's procedures is listed in Table 164-1. A summary of test equipment required to perform all procedures in this manual is given in Table 2-1 in Section 2 of this manual.



Figure 164-1. Transducer Excitation

INSTRUMENT	REQUIRED SPECIFICATIONS	RECOMMENDED MODEL
Digital Multimeter		Fluke 8505A
Resistance Calibrator		Fluke 5450A
High Performance A/D Converter		Fluke 2280A-161 (no substitute)
Thermocouple/DC Volts Scanner	•••••	Fluke 2280A-162 (no substitute)
Voltage Input Connector		Fluke 2280A-176 (no substitute)
Transducer Excitation Connector		Fluke 2280A-174 (no substitute)
Calibration/ Extender Fixture		Fluke Part #648741 (no substitute)
Resistor	499 ohms +/- 1%	Fluke Part #289256

Table 164-1. Required Test Equipment

THEORY OF OPERATION

The Transducer Excitation Module theory of operation discussion includes an overall functional description of the option and a detailed circuit description that explains the operation of each major circuit block. The schematic diagrams for the Transducer Excitation Module are located at the end of this option subsection.

Overall Functional Description

The Transducer Excitation Module obtains 24V dc power from the serial link and generates stable current and voltage outputs which are made available through the Transducer Excitation Connector (Option 2280A-174). The Transducer Excitation Module provides voltage or current excitation for 20 channels. Channels are grouped in 5 groups of 4 channels. One jumper, located on the Transducer Excitation Connector, for each group of channels selects whether the 4 channels are to have voltage or current excitation.

Detailed Circuit Description

POWER SUPPLY

A switching power supply generates the voltages required and provides isolation for the voltage and current output sections of the Transducer Excitation Module. The power supply is a flyback type composed of T1, U1, one half of U2, U3, and U4. Incoming voltage is applied across the primary winding of T1 for an interval determined by U1, causing the primary current to ramp up to a peak of 1A (when the duty cycle is at a maximum of 50%). Q1 and Q2 are then turned off and the energy stored in T1 is released through CR6, CR7, CR8, and CR10 into C5, C9, C10, and C11. The cycle is repeated at a 32 kHz rate.

The 5.4V nominal voltage on C9 is compared, using U2, with a 2.5V reference voltage from U4. The resulting error signal is relayed to U1 through isolator U3. U1 uses this error information to control the amount of time that Q1 and Q2 are on, thereby maintaining 5.4V across C9 regardless of load or line changes.

The 10V supply is regulated by the linear regulator composed of one half of U2, and Q4 and Q3. The 2.5V reference from U4 is compared by U2 to the divided 10V output, which then uses Q4 to modulate the base current of Q3 and control the output voltage.

VOLTAGE OUTPUT

The voltage output is derived from a precision voltage reference and is driven by a unity-gain buffer amplifier. One of two output values, 2V or 4V, is selected by switch S1 by connecting one of these reference voltages to the input of the buffer amplifier. The buffer amplifier is a high-current, low-output-impedance driver suitable to drive various strain gauge and other transducers.

The buffer amplifier is composed of U5, Q5, and Q6. Transistor Q5 is an n-channel MOSFET used as the series pass element. Transistor Q6 senses the current output and decreases the gate voltage to Q5 if the current exceeds 350 mA, thereby reducing the voltage output to limit the current. The buffer amplifier output voltage is divided in half by a pair of precision wire-wound resistors (R35 and R36). This voltage is made available on the connector for use in bridge completion.

CURRENT SOURCES

Five current sources are provided by the Transducer Excitation Module, with each one set at the factory to output 1 mA. Each current source is designed so that it can provide current for four series-connected RTD's, giving a total of twenty excitation points. If desired, the excitation current can be reduced by placing a resistor in series with the standard current-sense resistors (replacing JR1 typ.). To provide for fail safe operation, a pair of diode-connected transistors are connected across each RTD or resistance being excited. If a point in the series string of four opens or is left open, then the diodes conduct to ensure that the current will continue to flow through the other points in the string.

Each current source is composed of an amplifier (U6 typ.), a precision voltage reference (VR2), a current-sense resistor (series parallel combination of R45, R50, R55, and R60 typ.), and a p-channel JFET (Q8 typ.). The reference is shared by all five current sources. For each source, the amplifier maintains a constant voltage across a current sense resistor by controlling the on resistance of a p-channel JFET. Each current source is protected against transient voltage damage by two series resistors (R65 and R70 typ.), which limit current flow, and two JFETs connected as diodes (Q13 and Q18 typ.) which clamp any transient voltages.

COMMUNICATION

The Transducer Excitation Module can be installed in any serial link slot in the Data Logger. In practice, it is usually installed above the scanner used to measure the transducer response to the excitation. When the A/D Converter selects the slot by setting BLCT SCT1 high, the Transducer Excitation Module answers with its type code of 5. Integrated circuit U12 detects the request and responds by turning on its outputs.

GENERAL MAINTENANCE

The Transducer Excitation PCA normally does not require cleaning, but if dirt, dust, or other contamination is visible on the surface, the PCA should be cleaned. Cleaning instructions are located in Section 4 of this manual.

PERFORMANCE TEST

Use the following performance test to verify that the Transducer Excitation Module and Transducer Excitation Connector are operating properly and within specified tolerance.

Two tests are required to verify the proper operation of the assembly; the current excitation test and the voltage excitation test.

Current Excitation Performance Test

- 1. Turn the Data Logger keyswitch to the POWER OFF position. Disconnect the line or battery input power and all other high voltage inputs.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Install a High Performance A/D Converter (Option 2280A-161) in the uppermost option slot of the Data Logger. The address switch on the A/D must be set to 0.

- 4. Install the Transducer Excitation Module to be tested in the slot directly below the A/D. The voltage excitation switch, S1, must be in the 4V position.
- 5. Install a Thermocouple/DC Volts Scanner (Option 2280A-162) in the slot directly below the Transducer Excitation Module. The channels will be measured as channels 20 through 39.
- 6. Install the 5 jumpers on a Transducer Excitation Connector in the current excitation position.
- 7. Wire the Transducer Excitation Connector to an Isothermal Input or Voltage Input Connector according to the diagram in Figure 164-2.

-	-		Connector	Tra	nsducer E	xci	a	tion Connector
	-or. nal		out Connect	tor				
Channel	0			00 0+0 0+				Terminal
Channel	4			00 0+0 0+			A D	Terminal
Channel	-	HI LO SH		00 0+0 0+				
Channel	12			00 0+0 0+				Terminal
Channel	16		Terminal	00 0+0 0+		-		Terminal

Figure 164-2. Current Excitation Test Wiring Digram 1

- 8. Install the Transducer Excitation Connector on the Transducer Excitation Module and install the Isothermal or Voltage Input Connector on the Thermocouple/DC Volts Scanner.
- 9. Reconnect power to the Data Logger. Turn the keyswitch to PROGRAM.
- 10. Program the Data Logger to scan input channels 20 through 39 on the 8V range using the steps in Table 164-2.

11. Press the MONITOR key on the Data Logger front panel, then 20 followed by ENTER. Verify that the measurement displayed for channel 20 is between 5.2V and 5.6V. If the measurement is outside this range, then one of the shunt diodes (Q23 through Q30, typ.) is either shorted or open.

)

- 12. Press the UPARROW key on the Data Logger front panel to read channels 24, 28, 32, and 36 and verify that the measurement on each channel is between 5.2V and 5.6V. If a measurement is outside this range, then one of the shunt diodes is either shorted or open.
- Power down the Data Logger and remove the Transducer Excitation Connector. Rewire the connector as shown below. A 499 ohm +/- 1% resistor must be installed between terminals A and D on channels 0, 4, 8, 12, and 16 of the connector as shown in Figure 164-3.
- 14. Install the rewired Transducer Excitation Connector on the Transducer Excitation Module. Power up the Data Logger.

Table 164-2. Current Excitation Performance Test Programming Steps

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">? A</m>
2	E	<e> ERASE ALL OF PROGRAM MEMORY</e>
3	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>
4	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>
5	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>
6	ENTER	CHANNEL NUMBER (OR BLOCK) = CO
7	2039	CHANNEL NUMBER (OR BLOCK) = 2039
8	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
9	ENTER	A: CHANNEL FUNCTION <a-z>? P</a-z>
10	D	A <d> DC VOLTS/CURRENT</d>
11	ENTER	AD: VOLTS/CURRENT RANGE <1-7>? 1
12	2	AD<2> 8.0000 VDC
13	ENTER	AD: CHANNEL MENU CHOICE <1-5>? 1
14	EXIT	A: CHANNEL FUNCTION <a-z>? D</a-z>
15	EXIT	CHANNEL NUMBER (OR BLOCK) = C2039
16	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>

Voltage Input Connector -or- Isothermal Input Connector	Transducer Excitation Connector
Channels 0, 4, 8, 12, 16	Channels 0, 4, 8, 12, 16
HI Terminal O	O A Terminal \\ / 499 ohms \\
LO Terminal O+ SH Terminal O+	D Terminal

Figure 164-3. Current Excitation Test Wiring Diagram 2

- 15. Program the Data Logger to measure channel 20 through 39 on the 512 mV range using the steps in Table 164-3.
- 16. Press the MONITOR key on the front panel, then 20 followed by ENTER. Verify that the measurement displayed for channel 20 is 499 mV, within a tolerance of +/-5.1 mV. This is the voltage drop across the 499 ohm resistor due to the 1mA excitation. If a more accurate measurement of this current is desired, a DMM can be used to measure it directly.

Table 164-3. Current Excitation Performance Test Programming Steps

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">? A</m>
2	E	<e> ERASE ALL OF PROGRAM MEMORY</e>
3	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>
4	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>
5	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>
6	ENTER	CHANNEL NUMBER (OR BLOCK) = CO
7	2039	CHANNEL NUMBER (OR BLOCK) = 2039
8	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
9	ENTER	A: CHANNEL FUNCTION <a-z>? P</a-z>
10	D	A <d> DC VOLTS/CURRENT</d>
11	ENTER	AD: VOLTS/CURRENT RANGE <1-7>? 1
12	3	AD<3> 512.00 MVDC
13	ENTER	AD: CHANNEL MENU CHOICE <1-5>? 1
14	EXIT	A: CHANNEL FUNCTION <a-z>? D</a-z>
15	EXIT	CHANNEL NUMBER (OR BLOCK) = C2039
16	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>

- 17. Press the UPARROW key on the front panel to read channels 24, 28, 32, and 36 and verify that the measurement on each channel is 499 mV within a tolerance of +/-5.1mV.
- 18. This completes the current excitation performance test.

Voltage Excitation Performance Test

- 1. Perform the current excitation test above.
- 2. Power down the Data Logger and remove the Transducer Excitation Connector. Rewire the connector as shown in Figure 164-4.
- 3. Move the jumpers on the Transducer Excitation Connector to the voltage excitation position.
- 4. Install the rewired Transducer Excitation Connector on the Transducer Excitation Module. Power up the Data Logger.
- 5. Program the Data Logger to measure channels 20 through 39 on the 8V range using the steps in Table 164-2.
- 6. Press the MONITOR key on the front panel, then 20 followed by ENTER. Verify that the measurement displayed for channel 20 is 4.0V within a tolerance of +/-0.004V (4mV).

Voltage Input Connector -or-Isothermal Input Connector Channels 0, 4, 8, 12, 16 HI Terminal O-----O LO Terminal O-----O SH Terminal O----+ Transducer Excitation Connector Channels 0, 4, 8, 12, 16 A Terminal O----+

Figure 164-4. Voltage Excitation Test Wiring Diagram

- 7. Press the UPARROW key on the front panel to read channels 24, 28, 32, and 36 and verify that the measurement on each channel is 4.0V within a tolerance of +/-0.004V (4mV).
- 8. This completes the voltage excitation performance test.

CALIBRATION

The following procedure describes the steps necessary to calibrate the precision voltage and current sources on the Transducer Excitation Module.

Voltage Excitation Calibration

- 1. Turn the Data Logger keyswitch to the POWER OFF position. Disconnect the line or battery input power and all other high voltage inputs.
- 2. Install a Calibration/Extender Fixture in any option position and install the Transducer Excitation Module on the Fixture. Put slide switch S1 into the 4V position and install the Transducer Excitation connector onto the Transducer Excitation Module.
- 3. Reconnect the Data Logger ac line or battery input power.
- 4. Turn the front panel keyswitch to the PROGRAM position.
- 5. After the Transducer Excitation Module has warmed up for at least 30 minutes, connect the positive lead of the DMM to test point TP100 and the negative lead to test point TP4.
- 6. Set the DMM to measure 4V with a resolution of 0.00001V (10uV).
- 7. Adjust R23 for a DMM reading of 4.00000V within a tolerance of 0.00001V (10uV).
- 8. Put slide switch S1 in the 2V position. Set the DMM to measure 2V with a resolution of 0.000001V (1uV).
- 9. Adjust R31 for a DMM reading of 2.000000V within a tolerance of 0.000001V (1uV).
- 10. Put slide switch S1 in the proper position for your application. This completes the voltage excitation calibration.

Current Excitation Calibration

NOTE

If a precision resistor of known value is not available, the 8505A may be used with a stable resistor of 250 ohms. Using the DMM in 4-wire mode, measure the resistor on the 100-ohm range. Use the resulting value when performing the below calibration.

- 1. Perform the setup steps 1 through 4 from the voltage excitation calibration procedure given above.
- 2. Again, make sure the Transducer Excitation Module has warmed up for at least 30 minutes, then connect the DMM high lead to test point TP21 and the low lead to test point TP101.

- 3. Set the DMM to measure on the 10V range with a resolution of 0.0001V (100uV).
- 4. Adjust R42 for 6.2000V within a tolerance of 0.0002V (200uV).

- 5. Power down the Data Logger and install a Transducer Excitation Connector assembly (Option 2280A-174) onto the Transducer Excitation Module.
- 6. Put the programming jumpers on the Transducer Excitation Connector in the current output position.
- 7. Connect the DMM, the Resistance Calibrator and the Transducer Excitation as follows, where Terminal A and D on the 2280A-174 are those of channel 0.

8505A	5450A		2280A-17	4
	SENSE	OUTPUT		
HI	HI	HI		
0	-0	00	Terminal	A
LO	LO	LO		
0	-0	00	Terminal	D

- 8. Set the Resistance Calibrator to 190 ohms, nominal.
- 9. Set the DMM to measure on the 1V range with 1uV resolution, with the average mode enabled. The DMM must have been calibrated within 90 days and also have been "software calibrated" within the last 24 hours.
- 10. To calibrate the current source for channels 0, 1, 2, and 3, adjust R55, such that the reading on the DMM equals the displayed value of the resistance output on the Resistance Calibrator.
- 11. Repeat the current calibration procedure for the channel 4, 5, 6, and 7 current source moving the Terminal A and D connections from channel 0 to channel 4 and adjusting R56 such that the reading on the DMM equals the displayed value of the resistance output on the Resistance Calibrator.
- 12. Repeat the current calibration procedure for the channel 8, 9, 10, and 11 current source moving the Terminal A and D connections from channel 4 to channel 8 and adjusting R57 such that the reading on the DMM equals the displayed value of the resistance output on the Resistance Calibrator.
- 13. Repeat the current calibration procedure for the channel 12, 13, 14, and 15 current source moving the Terminal A and D connections from channel 8 to channel 12 and adjusting R58 such that the reading on the DMM equals the displayed value of the resistance output on the Resistance Calibrator.

164-11

- 14. Repeat the current calibration procedure for the channel 16, 17, 18, and 19 current source moving the Terminal A and D connections from channel 12 to channel 16 and adjusting R59 such that the reading on the DMM equals the displayed value of the resistance output on the Resistance Calibrator.
- 15. The calibration of the Transducer Excitation Module is complete. Power down the Data Logger. Remove the Transducer Excitation Module and connector from the Calibration/Extender Fixture. Remove the Fixture from the mainframe. Install the Transducer Excitation Module for use within your Data Logger system.

LIST OF REPLACEABLE PARTS AND SCHEMATIC DIAGRAM

An illustrated list of replaceable parts for the Transducer Excitation Module is given in Table 164-4. For parts ordering information, see Section 6 of the 2280 Series Service Manual. A schematic diagram for the Transducer Excitation Module is given in Figure 164-5.

FEREN					FLUKE STOCK	MFRS SPLY	MANUFACTURERS Part Number	тот	
NUME)	S	DESCRIPTION	NO		OR GENERIC TYPE	QTY	
			-			00574	404404	7	
1,	, 20-	25		CAP,POLYES,0.1UF,+-10%,50V CAP,AL,330UF,+100-10%,25V	696484	89536 89536	696484 614404	1	
2					528539	51406			
3				CAP, CER, 1000PF, +-5%, 50V, COG		89536			
4	10	17		CAP, FOLYES, 0.470F, +-10%, 100V	369124 643304	89536	369124 643304	י ד	
	, 12,	15		CAP, AL, 47UF, +-20%, 16V	357806	56289		1	
6				CAP, CER, 1000PF, +-10%, 500V, X5S	436782	72982			
7				CAP, CER, 1.0UF, +-20%, 50V, Z5U	106732	71590	CF122		
8				CAP, CER, 0.0012UF, +-10%, 500V, Z5R CAP, AL, 470UF, +100-10%, 12V	602649	89536	602649	ł	
9					602656	89536	602656	2	
	11			CAP,AL,270UF,+100-10%,20V CAP,CER,33PF,+-2%,100V,CDG	513226	51406	RPE121	6	
	- 19				203323	07910	1N4448	6	
1,	3-	6,	×	DIODE,SI,BV= 75.0V,IO=150MA,500 MW	203323	01710	00	Ģ	
11					507731	83003	VSK 120	f	
7				DIODE, SI, 20 PIV, 1.0 AMP		04713			
8,	10			DIQDE,SI, 50 PIV, 1.0 AMP	379412		1N4933	2 1	
1				FUSE,1/4 X 1-1/4,FAST,0.5A,250V	153858	71400	AGC1-2 494682	2	
1				STUD, THREADED, PENN KFH, 4-40, 500	494682 614636	89536		2	
2				BROACHING TYPE, L=.750 DASH\$12,4-40		89536	614636	2	
3				WASHER,LOCK,SPLIT,STEEL,#4	110395		110395	-1	
4				NUT, MACH, HEX, STL, 4-40		89536	110635		
5				WASHER, FLAT, BRASS, \$4,0.025			110775	4	
6				SCREW, MACH, PHP, STL, 6-32X3/8	152165		152165	2	
7				WASHER, FLAT, BRASS, \$6, 0.012 THK	111054	89536	111054	2	
8				WASHER, LOCK, SPLIT, STEEL, #6		89536	110492	2	
9	-			NUT, HEX, MINI, S. STL, 6-32	110569	89536	110569	2	
1.1	2			CHOKE, 6TURN	320911	89536	320911	2	
1				RETAINER, P.C.B.	579078	89536	579078	2	
2				HEAT SINK, XISTOR THERMALLOY 6072B	473686	89536	473686	1	
3				FUSE HLDR, CLIP, PCB, 1/4 DIA FUSE	485219	91833	3529	2	
4				SPACER, RND, ALUM, 0.156IDX0.250	153155		153155	2	
5				BAG, SHIELDING, TRANSPARENT, 12"X16"	680983		680983	1	
6				HEATSINK, INNER, UI	473660	13103	6070B	1	
1				TRANSISTOR, SI, NPN, HI-VOLTAGE	370684	04713		1	
2				SILICON, NPN, FAST SWITCHING D44H11		89536	535542	1	
3,				TRANSISTOR, SI, PNP, SMALL SIGNAL	340026	04713	MPS6563	2	
4,	23-	62		TRANSISTOR, SI, NFN, SMALL SIGNAL	218396	04713	2N3904	41	
5				TRANSISTOR, SI, N-MOS, POWER, TO-220AB	586107		586107	1	
6				TRANSISTOR, SI, NFN, SELECTD, TEMP SENSOR	640862	89536	640862	1	
	• 17			TRANSISTOR, SI, P-JFET, TO-92	413690	89536	413690	10	
	• 22		×	TRANSISTOR, SI, N-JFET, REMOTE CUTOFF	429977		429977	5	
1-	• 4			RES, MF, 10K, +-1%, 0.125W, 100PPM	168260	91637	CMF551002F	4	
5				RES, MF, 15.8K, +-1%, 0.125W, 100PPM	293688	91637	CMF551582F	1	
6				RES, MF, 39.2K, +-1%, 0.125W, 100PPM	236414	91637	CMF553922F	1	
7				RES, CF, 1K, +-5%, 0.25W	343426	80031	CR251-4-5P1K	!	
8				RES, CF, 1.8K, +-5%, 0.25W	441444	80031	CR251-4-5P1K8	1	
	18			RES, CF, 510, +5%, 0.25W	441600		CR251-4-5P510E	2	
10				RES, CF, 1.5K, +-5%, 0.25W	343418	80031	CR251-4-5P1K5	1	
	16,	75		RES, CF, 330, +-5%, 0.25W	368720	80031	CR251-4-5P330E	3	
12				RES, CF, 430, +-5%, 0.25W	441568	80031	CR251-4-5P430E	1	
13				RES, MF, 121, +-1%, 0.125W, 100PPM	343160	91637	CMF551210F	1	
	32,			RES,CF,10K,+-5%,0.25W	348839	80031	CR251-4-5P10K	6	
	44,	77			348839				
15				RES, MF, 100, +-1%, 0.125W, 100PPM	168195	91637	CMF551000F	1	
17				RES, MF, 10.7K, +-1%, 0.125W, 25PPM	423681	91637	CMF551072F	1	
19				RES, MF, 3.57K, +-1%, 0.125W, 25PPM	376905	89536	376905	1	
20	_			RES, CF, 51, +-5%, 0.25W	414540	80031	CR251-4-5P51E	1	
	31,	55-		RES, VAR, CERM, 1K, +-10%, 0.5W	393728	32997	3299W-CR2-102	7	
59					393728				
24				RES, MF, 3.92K, +-1%, 0.125W, 100PPM	294801	91637	CMF553921F	1	
25				RES, MF, 7.5K, +-12, 0.125W, 25PPM	484881	89536	484881	1	
26	-			RES, WW, 23.7K, +-0.1%, 0.15W	385609	89536	385609	1	
27,	29			RES, WW, 20K, +-0.1%, 0.125W	271395	89536	271395	2	
28				RES, MF, 53.6, +-1%, 0.125W, 100PPM	339861	91637	CMF5553R6F	1	
30				RES, MF, 287K, +-1%, 0.125W, 25PPM	257543	89536	257543	1	
33				RES,CF,13K,+-5%,0.25W	441402	80031	CR251-4-5P13K	1	
34				RES, CF, 1.5, +-5%, 0.25W	442020	89536	442020	1	
35,	36			W W RESISTOR	719377	89536	719377	2	
40	-			RES, WW, 60.75K, +-0.1%, 0.15W	385625	89536	385625	1	
41				RES, MF, 750, +-1%, 0.125W, 25PPM	448035	89536	448035	1	
42				RES, VAR, CERM, 500, +-102, 0.5W	325613	89536	325613	1	
45-	49			W W RESISTOR	719344	89536	719344	5	
50-				RES, CF, 5.6M, +-5%, 0.25W	543371	80031	CR251-4-5P5M6	5	
	64			RES, MF, 10.5, +-12, 0.125W, 100PPM	494492	89536	494492	5	
					· · · · ·	89536	474080	10	

		(SEE FIGURE 164-5.)					
REFERENCE DESIGNATOR A->NUMERICS>		SDESCRIPTION	FLUKE STOCK NO	MFRS SPLY CODE-	MANUFACTURERS Part Number Or generic type	TOT QTY	0 T
R S T U U U V R V R V R	76 1 1 2 3 4 5-10 11 12 1,2 3 4	RES, CF, 100K, +-5X, 0.25W SWITCH, SLIDE, SPDT INVERTER TRANSFORMER * IC, REGULATING PULSE WIDTH MODULATOR * IC, OP AMP, DUAL, INDUSTRIAL TEMP RANGE * ISOLATOR, OPTO, HI-SPEED, 8 PIN DIP * IC, 2.5 V, 40 PPM T.C., BANDGAP REF * IC, OP AMP, GENERAL PURPOSE, TO-78 CASE * IC, OP AMP, MOSFET INPUT, 8 FIN DIP * IC, CMOS, HEX BUFFER W/3-STATE OUTPUT * ZENER REFERENCE SET * ZENER, UNCOMP, 10.0V, 5X, 25.0MA, 1.0W * ZENER, UNCOMP, 6.2V, 5X, 20.0MA. 0.4W	354746 472845 418368 507426 407759 646539 340695 325811	89536 89536 12040 89536 12969 07910	G1-116-0001-G20-52 580407 SG3524N LM258JG 354746 MC1403V 418368 507426 MM80C97N 646539 UZ8710 1N753A	1 1 1 1 1 1 1 2 1 1	1
XQ	13-17	TERMINAL, FEED-THRU/TEFLON	529297			5	

TABLE 164-4. 2280A-164 TRANSDUCER EXCITATION PCA (SEE FIGURE 164-5.)

.



Option 2280B-167 Counter/Totalizer

DESCRIPTION

The 2280B-167 Counter/Totalizer (Figure 167-1) is a six-channel measurement option that supports two functions: event counting and frequency. Switches on the Counter/Totalizer assembly select the function of each channel. The channels are grouped in pairs. There are three pairs of channels: channels 0 and 1, channels 2 and 3, and channels 4 and 5. Both channels in a pair must have the same function.

The Counter/Totalizer has adjustments that allow it to measure a variety of signal types. The reference voltage and input deadband are adjustable. These adjustments define the high and low voltage thresholds of the input. Debouncers and input pull-ups allow the Counter/Totalizer to count contact closures.

Physically, the Counter/Totalizer consists of a single printed circuit board assembly, a rear panel, and a 22-pin screw terminal connector. The assembly slides into the back of the 2280B or 2281A chassis and is secured by rear panel screws.

WHERE TO FIND FURTHER INFORMATION

This subsection presents the Counter/Totalizer theory of operation, general maintenance procedure, performance test, calibration procedure, parts list, and schematic diagram. Installation and system configuration instructions are found in the 2280 Series System Guide and 2286/5 System Guide. The 2280 Series User Guide and 2286/5 User Guide contains operating and programming instructions. Option specifications are in the Appendices of this manual and the System Guide.

The test equipment required to perform the procedures in this subsection is listed in Table 167-1. A summary of test equipment required for all procedures in this manual is given in Table 2-1 in Section 2 of this manual.

 INSTRUMENT 	RECOMMENDED MODEL
 Digital Multimeter 	Fluke 77 or equivalent
Calibration and Extender Fixture (Optional)	Fluke Part #648741



Figure 167-1. Counter/Totalizer

THEORY OF OPERATION

)

The Counter/Totalizer monitors the signals on each of its six input channels. Depending on the function selected for each channel, the Counter/Totalizer either measures the frequency of the input signal or counts the number of high-to-low voltage transitions that occur. On command from the Data Logger controller, the Counter/Totalizer returns the measurements that it has obtained.

Measurement Techniques

To accomplish totalizing and frequency measurements, each channel of the Counter/Totalizer uses a 23-bit binary counter. The counters are used differently, depending on the type of measurement to be made.

EVENT COUNTING

On an event-counting channel, each reading indicates the number of events that have occurred since the channel was last scanned. The event counter is reset to zero at the start of scanning. After each scan reading, the counter is reset again.

To ensure that no counts are lost during scanning, the counter must run continuously. The reset is performed in software by the Counter/Totalizer. Each time an event-counting channel is scanned, the Counter/Totalizer reads the running counter and stores the value. When the next scan occurs, the Counter/Totalizer reads a new counter value and computes the measurement by taking the difference between the previously stored value and the new one. The new counter value is stored away so that the process can be repeated.

The maximum number of events that can be counted between scans is 8,388,607. If more events than this occur, the reading is declared overrange. Monitoring an event channel does not reset the counter. This ensures that the monitoring and scanning operations do not interfere with each other.

FREQUENCY

To measure frequency, the Counter/Totalizer uses two counters. One counter is driven by an internal reference clock, and the other is driven by the input signal. To perform the measurement, the Counter/Totalizer resets both counters, then starts both counters on an input trigger. After the sample time has elapsed, the Counter/Totalizer stops both counters on the next input trigger.

In this way, the Counter/Totalizer always samples a whole number of input cycles. The measurement resolution is independent of input frequency, depending instead on the reference clock frequency and the sample time. An underrange frequency is detected if no input trigger occurs during the sample time. To minimize circuitry, the Counter/Totalizer shares counters between a pair of channels. The three channel pairs are channels 0 and 1, channels 2 and 3, and channels 4 and 5. When the Counter/Totalizer measures frequency on an even-numbered channel, the even-numbered counter counts external triggers, while the odd-numbered counter accumulates reference counts. When the Counter/Totalizer measures on an odd-numbered channel, the counter roles are reversed.

Block Diagram Description

The major circuit blocks of the Counter/Totalizer are shown in Figure 167-2.

POWER SUPPLY AND REFERENCE VOLTAGES

The power supply converts incoming dc power from the serial link into isolated +14V, -15V, and +5V dc for the measurement circuitry as well as +5VREM for the serial link circuitry. The power supply also generates a reset signal that starts the microcomputer at power-up.

The reference voltage circuitry supplies threshold levels for the input conditioners. There is a fixed reference voltage, which is selectable for 0 volts or 1.4 volts (TTL level). There is also a variable reference, adjustable from -10 to +10 volts.

SERIAL LINK INTERFACE

The serial link allows the Counter/Totalizer to receive commands from the Data Logger controller and to send responses back. The serial link interface connects the 8-bit microcomputer data bus to the 25 kilobaud transmit and receive lines.

MICROCOMPUTER AND STATUS/CONTROL REGISTERS

The microcomputer communicates with the Data Logger controller through the serial link. Through the status and control registers, the microcomputer controls the measurements on all six channels and gathers the results.

CLOCK GENERATOR

The clock generator section produces clock signals used by the microcomputer, the serial link, the input conditioners, and the measurement control section.

COUNTERS AND MEASUREMENT CONTROL SECTION

The measurement control section routes the input signals and the frequency reference clock into the six counters under direction of the microcomputer. This section also controls the counter gates, starting and stopping the counters. Status signals from the measurement control section allow the microcomputer to check measurement progress. The microcomputer can load or read the counters as necessary.





167/Counter/Totalizer

INPUT CONDITIONERS

The input conditioners convert the input waveforms into clean signals for triggering the counters. The input conditioners allow the Counter/Totalizer to sample waveforms of widely varying threshold levels.

Each input conditioner can use either the fixed or variable reference voltage. The input deadband for each channel can be adjusted from 0 to 3 volts. The reference voltage and deadband define the high and low input voltage thresholds. Each input conditioner includes a debouncer for accurate counting of contact closures.

Detailed Circuit Description

Many of the important signals on the Counter/Totalizer assembly are accessible at test point socket X1. These signals are described in the paragraphs that follow and are marked on the schematic diagram by solid black squares.

POWER SUPPLY AND REFERENCE VOLTAGES

DC to DC Converter

The power supply is a fly-back converter that accepts 10 to 25 volts from the serial link. See Figure 167-3 for a simplified schematic.

Transformer T1 provides electrical isolation. When transistor Q4 is turned on, rectifier diodes CR12, CR13, and CR14 turn off, and the primary current in T1 ramps up. Turning Q4 off causes the energy stored in T1 to be released through the secondaries and the diodes. The voltage on C15 is sampled by level sensor U10, and an error signal is transmitted through the optocoupler back to the control circuitry.

The control circuitry of U6, U7, and U8 varies the duty cycle of Q4 (the percentage of time Q4 is on) to control the output voltage. If the voltage on C15 is too low, the control circuit increases the duty cycle. If the voltage is too high, the duty cycle is decreased. In this way, the secondary voltages are maintained despite variations in load current and serial link supply voltage. Proper operation of U6 can be verified by observing a 1 to 3.5 volt sawtooth with a period of about 18 microseconds on pin 7.

Linear regulators convert the secondary voltages to the +5V, +14V, and -15V levels needed by the measurement and control circuitry. The serial link drivers and receivers are powered by the +5VREM voltage from C1.

Power-On Reset

The power-on reset circuit withdraws the POR reset signal 50 milliseconds after +5V power has been established. It asserts the reset signal immediately if the supply falls out of regulation.



Figure 167-3. Power Supply Simplified Schematic

The circuit has two comparator stages. The first stage senses whether the +5V supply voltage is within tolerance. The second stage, because of capacitor C10, causes a time delay. When the supply voltage rises to a satisfactory level, the first stage allows C10 to charge slowly, eventually tripping the second comparator and withdrawing the reset signal. When the supply voltage falls, however, the first comparator discharges C10 quickly, causing the reset signal to be asserted without delay.

Reference Voltages

The input conditioner reference voltages are derived from the +14V and -15V power supplies through resistive voltage dividers. Voltage followers U58 and U65 buffer the reference voltages from variations in load current. Switch S2 connects the fixed reference line to either a 0-volt or 1.4-volt (TTL) level. Potentiometer R116 allows the variable reference voltage to be adjusted from -10 to +10 volts.

SERIAL LINK INTERFACE

Serial data is transferred between the Data Logger controller and the Counter/Totalizer via differential driver U2 and differential receiver U3. A control line from the microcomputer places the serial link driver in a high-impedance state between data transmissions. Optical couplers U4 and U5 isolate the serial link driver and receiver electrically from the rest of the Counter/Totalizer circuitry.

Universal Asynchronous Receiver/Transmitter (UART) U29 converts data from the 8-bit parallel format of the microcomputer to the bit serial format of the serial link. The UART transmits and receives data at 25 kilobaud. When the UART receives a character from the serial link, it drives the Data Ready (DR) line to a logical 1 to interrupt the microcomputer. When the microcomputer reads the character from the UART, the DR line returns to a logical 0. The following paragraphs describe how the microcomputer reads and writes data from and to devices on the Counter/Totalizer assembly.

MICROCOMPUTER AND STATUS/CONTROL REGISTERS

The Counter/Totalizer microcomputer U28 executes a program stored in one or both of read-only memories (EPROMs) U49 and U57. Measurement results and control information are stored in the microcomputer's internal memory (RAM). Figure 167-4 shows a block diagram of this section of the Counter/Totalizer circuitry.

Before reading or writing data, the microcomputer drives a 12-bit address onto the data bus and the lower bits of port 2. The lower eight address bits are captured in latch U56 on the falling edge of the ALE signal. The port 2 address bits need not be latched. Decoder U53 uses four of the address bits to select one of the status or control registers on the assembly.

To read from the UART, counters, or status registers, the microcomputer drives the RD signal low. To write to the UART, counters, or control registers, the microcomputer drives the WR signal low. To read from the EPROM, the microcomputer drives the PSEN signal low. Table 167-2 lists the registers that can be addressed by the microcomputer. The addresses are in hexadecimal. Non-specific (don't care) addresses are indicated by an X.



٠

)

Figure 167-4. Microcomputer and Status/Control Registers Block Diagram

COUNTERS

ADDRESS	INPUT REGISTER	OUTPUT REGISTER
 00	Counter 0	Counter 0
01	Counter 1	Counter 1
02	Counter 2	Counter 2
03	Unused	Counter 0-2 control
10	Counter 3	Counter 3
11	Counter 4	Counter 4
12	Counter 5	Counter 5
13	Unused	Counter 3-5 control
2X	Interrupt status	Interrupt clear
4x	Measurement status	Channel 0-1 measurement control
5X	Decade switch	Channel 2-3 measurement control
6х	Function switch	Channel 4-5 measurement control
7X	UART receive register	UART transmit register

Table 167-2. Microcomputer U28 External Registers

The two input/output ports of the microcomputer are used for additional status and control lines. These signals are listed in Table 167-3.

Table 167-3. Microcomputer U28 Port Signals

BIT	PORT 1 SIGNAL (ACTIVE STATE)	PORT 2 SIGNAL (ACTIVE STATE)
0 1 2 3 4 5 6 7	UART error (H) UART TRE (H) UART TBRE (H) UART interrupt enable (L) Serial link driver enable (L) Unused Unused Unused	Unused Unused Unused Unused Function control 0-1 (H = Frequency) Function control 2-3 (H = Frequency) Function control 4-5 (H = Frequency) Unused

CLOCK GENERATOR

The clock generator section, shown in Figure 167-5, uses a chain of counters to divide the 10-MHz clock from oscillator Y1 into the other clocks needed on the assembly. The debounce period switch selects the frequency for the debouncer clock and for the test clock available at terminal 1 on the rear panel connector.

COUNTERS AND MEASUREMENT CONTROL SECTION

A simplified schematic of the counters and measurement control section is shown in Figure 167-6. The measurement control circuitry for each pair of channels is identical.









The microcomputer uses five signals to control this section. The FUNCTION line determines whether an event counting or frequency measurement will occur. The EVEN line selects the channel, either even or odd, for frequency measurement. The START signal forces the counter gates open, allowing the counters to run. The STOP signal forces the counter gates closed. The ENABLE line allows, but does not force, the gates to open or close. Once enabled, the gates will open or close on the next input signal trigger.

Three signals are used to monitor this section. The RUNNING signal controls the counter gates and informs the microcomputer that the counters are running. The two OVERFLOW signals cause interrupts to the microcomputer when the counters overflow.

For event counting, the microcomputer selects the count function and forces the counters to start. With the even channel selected, the even and odd counters are driven by their respective input signals. With the odd channel selected, both counters are driven by the frequency reference clock. This mode is not used in normal operation.

For frequency measurements, the microcomputer selects the frequency function and enables the counters to start. With the even channel selected, the even counter counts triggers of the even input and the odd channel counts reference clocks. With the odd channel selected, the odd counter counts triggers of the odd input and the even channel counts reference clocks. The counters start running on the next trigger of the selected input signal. After the sample time (about 2/3 second), the microcomputer toggles the ENABLE signal. The counters stop running on the next input trigger. After completing a measurement on one channel, the microcomputer selects the other channel in the pair and repeats the process.

INPUT CONDITIONERS

Figure 167-7 shows a simplified schematic of the input conditioners. As shown in Figure 167-8, each input conditioner consists of several stages. The first stage clamps the input voltage to prevent damage to the Counter/Totalizer circuitry. Any input signal exceeding about 12 volts will be clamped. The comparator stage detects input voltage transitions and rejects noise. The comparator thresholds are determined by the reference voltage and deadband adjustments. The level converter shifts the comparator output signal to CMOS logic levels.

Figure 167-9 illustrates debouncer operation. When the debouncer is switched in, the input signal must remain stable longer than the debounce period before a new input level will be recognized. Three debounce times are available: 4 ms, 20 ms, and 80 ms. They are selected by the debounce period switch.

The final input conditioner stage is the synchronizer. This stage synchronizes the input signals to the Counter/Totalizer clocks to guarantee that the counter setup and hold times are satisfied.



Figure 167-7. Input Conditioner, Simplified Schematic



Figure 167-8. Input Conditioner Operation



Figure 167-9. Debouncer Operation

GENERAL MAINTENANCE

The Counter/Totalizer assembly should be cleaned if dirt, dust, or other contamination is visible on the surface. Follow the printed circuit assembly cleaning instructions in Section 4 of this manual.

PERFORMANCE TESTS

WARNING

THE DATA LOGGER CONTAINS HIGH VOLTAGES. ONLY QUALIFIED PERSONNEL SHOULD ATTEMPT TO SERVICE THIS EQUIPMENT. TURN OFF THE DATA LOGGER AND REMOVE ALL POWER SOURCES BEFORE PERFORMING THE FOLLOWING PROCEDURE. The performance tests verify proper operation of the Counter/Totalizer assembly. These tests can be performed individually for a partial performance evaluation or in sequence for a complete test. A summary of each test follows:

o Address Response Test

)

This test verifies that the Data Logger mainframe controller can communicate properly with the Counter/Totalizer address switch set to a variety of positions that exercise all address switch lines.

o Reference Voltage Test

This test verifies that the OV and TTL fixed reference voltages are within tolerance, that the variable reference is fully adjustable, and that both the fixed and variable reference voltages can be selected for each channel.

o Deadband Adjustment Test

This test verifies that the deadband is fully adjustable for each channel.

o Frequency Test

This test checks the frequency measurement function for each channel. Measurement accuracy and underrange detection are tested.

o Event Counting Test

This test checks the event counting function for each channel. Measurement accuracy and overrange detection are tested.

To perform these tests, it is necessary to set switches on the Counter/Totalizer that are not accessible through the rear panel. There are three alternatives for doing this:

- o Alternative 1. Install a Fluke Calibration/Extender Fixture in one of the Data Logger option slots and install the Counter/Totalizer assembly onto the fixture. Using this method, the switches on the Counter/Totalizer assembly are accessible at all times.
- Alternative 2. If a Calibration/Extender Fixture is not available, remove all other option assemblies from the Data Logger and install the Counter/Totalizer assembly in the bottom slot. In this configuration, the switches can be reached without using an extender.
- o Alternative 3. If neither of the previous alternatives is feasible, disconnect power and slide the Counter/Totalizer assembly out of the Data Logger to reach the switches. Reinstall the assembly and reconnect power to continue testing.

NOTE

The Counter/Totalizer's operating program is contained in an EPROM. As received from the factory this EPROM may be a 2716 installed in U57 or a 2732 installed in U49. Verify that switch S2-1 is set to the appropriate EPROM installed.

Figure 167-10 shows the location of all adjustments on the Counter/ Totalizer assembly.



Figure 167-10. Counter/Totalizer Adjustments
Address Response Test

- 1. Turn the Data Logger keyswitch to the OFF position. Disconnect the power cord or dc input power and all high voltage inputs.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Note the setting of the function switches on the Counter/Totalizer assembly. Install the assembly into the Data Logger.
- 4. Reconnect line or battery power to the Data Logger. Turn the keyswitch to PROGRAM.
- 5. Set the Counter/Totalizer channel decade switches to position 01.
- 6. List the Data Logger hardware configuration by following the steps in Table 167-4. Verify that the Data Logger lists the proper configuration (either count or frequency) for each of its six channels.
- 7. Repeat steps 5 and 6 for switch settings 02, 04, 08, 10, 20, 40, and 80.
- 8. This completes the channel selection test.

Table 167-4. Channel Selection Test Programming Steps

STEP	KEYSTROKE(S)	DATA LOGGER PROMPT
1 2 3 4 5	L ENTER C ENTER	MAIN MENU CHOICE <m for="" menu="">? A <l> LIST PROGRAM AND CONFIGURATION L: LIST MENU CHOICE <a-z>? E L<c> LIST HARDWARE CONFIGURATION L: LIST MENU CHOICE <a-z>? E</a-z></c></a-z></l></m>

Reference Voltage Test

- 1. Turn the Data Logger keyswitch to the OFF position. Disconnect the power cord or dc input power and all high voltage inputs.
- 2. Install the Counter/Totalizer assembly into the Data Logger.
- 3. Reconnect line or battery power to the Data Logger. Turn the keyswitch to PROGRAM.
- 4. Connect multimeter test leads to the variable reference terminal and to one of the return terminals on the Counter/Totalizer input connector.

- 5. Using a small screwdriver, turn the variable reference adjustment screw counterclockwise until the multimeter displays -10.00 plus or minus 0.10 volts. Then turn the screw clockwise until the multimeter displays 10.00 plus or minus 0.10 volts.
- 6. Turn the deadband adjustment screw for each channel counterclockwise until it stops. Move the fixed/variable reference switch for each channel to the VARIABLE REFERENCE position.
- 7. By connecting the multimeter test leads to the appropriate threshold output and return terminals on the Counter/Totalizer input connector, verify that the threshold voltage for each channel is between 9.80 and 10.20 volts.
- 8. Move the fixed/variable reference switch for each channel to the FIXED REFERENCE position. Move OV/TTL fixed reference switch to the OV position.
- 9. By connecting the multimeter test leads to the appropriate threshold output and return terminals, verify that the threshold voltage for each channel is between -0.10 and 0.10 volts.
- 10. Move the OV/TTL fixed reference switch to the TTL position.
- 11. By connecting the multimeter test leads to the appropriate threshold output and return terminals, verify that the threshold voltage for each channel is between 1.30 and 1.50 volts.
- 12. This completes the reference voltage test.

Deadband Adjustment Test

- 1. Turn the Data Logger keyswitch to the OFF position. Disconnect the power cord or dc input power and all high voltage inputs.
- 2. Install the Counter/Totalizer assembly into the Data Logger.
- 3. Reconnect line or battery power to the Data Logger. Turn the keyswitch to PROGRAM.
- 4. Using a length of jumper wire, connect the test clock output terminal on the Counter/Totalizer connector to each of the six input terminals. Install the connector on the Counter/Totalizer assembly.
- 5. Using a small screwdriver, move the test clock switch to position 0 (+14 volt output).
- 6. Move the fixed/variable reference switch for each channel to the FIXED REFERENCE position. Move the OV/TTL fixed reference switch to the OV position.

- 7. Using a small screwdriver, turn the deadband adjustment screw for each channel counter-clockwise until it stops.
- 8. By connecting the multimeter test leads to the appropriate threshold output and return terminals on the Counter/Totalizer input connector, verify that the threshold voltage for each channel is between -0.04 and 0.04 volts.
- 9. Turn the deadband adjustment screw for each channel clockwise until it stops.
- 10. By connecting the multimeter test leads to the appropriate threshold output and return terminals, verify that the threshold voltage for each channel is between -1.20 and -1.80 volts.
- 11. This completes the deadband adjustment test.

Frequency Test

)

- 1. Turn the Data Logger keyswitch to the OFF position. Disconnect the power cord or DC input power and all high voltage inputs.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Move all of the function switches on the Counter/Totalizer assembly to the FREQ position. Move all of the debounced/direct input switches to the DIRECT INPUT position. Install the assembly into the Data Logger.
- 4. Using a small screwdriver, move the test clock switch to position 2 (100 KHz). Set the channel decade switches to 00.
- 5. Using a length of jumper wire, connect the test clock output terminal on the Counter/Totalizer connector to each of the six input terminals. Install the connector on the Counter/Totalizer assembly.
- 6. Reconnect line or battery power to the Data Logger. Turn the keyswitch to PROGRAM.
- Program the Data Logger by following the steps in Table 167-5. Command a single scan of scan group 0, and verify readings of "100.00E3" on channels 0 through 5.
- Move the test clock switch to position 1 (-15VDC output). Command a single scan of scan group 0, and verify "OUT RANGE" readings on channels 0 through 5.
- 9. This completes the frequency test.

STEP	KEYSTROKE(S)	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">? A</m>
2	Е	<e> ERASE ALL OF PROGRAM MEMORY</e>
3	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>
4	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>
	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>
5 6	ENTER	CHANNEL NUMBER (OR BLOCK) = CO
7	C05	CHANNEL NUMBER (OR BLOCK) = C05
8	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
9	ENTER	A: CHANNEL FUNCTION <a-z>? P</a-z>
10	С	A <c> COUNTER/TOTALIZER</c>
11	ENTER	AC: FUNCTION TYPE <1,2>? 1
12	2	AC<2> FREQUENCY
13	ENTER	AC: CHANNEL MENU CHOICE <1-5>? 1
14	EXIT	A: CHANNEL FUNCTION <a-z>? C</a-z>
15	EXIT	CHANNEL NUMBER (OR BLOCK) = C05
16	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>
17	К	<k> PROGRAM A SCAN GROUP</k>
18	ENTER	SCAN GROUP NUMBER = 0
19	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
20	ENTER	K: SCAN GROUP MENU CHOICE <1-5>? 1
21	2	K<2> SCAN GROUP CHANNEL LIST
22	ENTER	CL:
23	C05	CL: C05
24	ENTER	CL:
25	ENTER	K: SCAN GROUP MENU CHOICE <1-5>? 3
26	4	K<4> DATA OUTPUT DEVICE CONTROL
27	ENTER	K4: DEVICE <1-5>? 1
28	2	K4<2> PRINTER
29	ENTER	K42: TYPE OF DATA <1-4>? 1
[*] 30	2	K42<2> ALL DATA
31	ENTER	K4: DEVICE <1-5>? 3
32	EXIT	K: SCAN GROUP MENU CHOICE <1-5>? 5
33	EXIT	SCAN GROUP NUMBER = 0
34	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>

Table 167-5. Frequency Test Programming Steps

Event Counting Test

- 1. Turn the Data Logger keyswitch to the OFF position. Disconnect the power cord or dc input power and all high voltage inputs.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Move all of the function switches on the Counter/Totalizer assembly to the COUNT position. Move all of the debounced/direct input switches to the DIRECT INPUT position. Install the assembly into the Data Logger.

- 4. Using a small screwdriver, move the test clock switch to position 3 (50 Hz W/BOUNCE). Set the channel decade switches to 00.
- 5. Using a length of jumper wire, connect the test clock output terminal on the Counter/Totalizer connector to each of the six input terminals. Install the connector on the Counter/Totalizer assembly.
- 6. Reconnect line or battery power to the Data Logger. Turn the keyswitch to PROGRAM.
- 7. Program the Data Logger by following the steps in Table 167-6. Start scanning, wait three scans, then verify scan readings of 1800 plus or minus 5 counts on channels 0 through 5.

NOTE

Waiting three scans ensures stable readings. When the Data Logger controller starts scanning, it resets the counter/totalizer channels, then requests measurements. Since there is some delay between the reset and the measurement request, readings during the first scan are typically greater than zero. This causes readings during the second scan to be lower than expected by amounts approximately equal to the first scan readings. Succeeding scans occur at regular intervals and produce stable measurements.

8. Move all of the debounced/direct input switches to the DEBOUNCED INPUT position. Continue scanning, wait three scans, then verify scan readings of 200 plus or minus 2 counts on channels 0 through 5.

NOTE

Because of internal Data Logger operations such as A/D converter calibration, it is possible during interval scanning for an individual scan to be delayed. If this occurs during steps 7 or 8 of this performance test, the readings for the delayed scan and for the following one may be out of the test limits. This behavior occurs every few minutes and is normal.

- 9. Move all of the debounced/direct input switches to the DIRECT INPUT position. Move the test clock switch to position 2 (100 KHz). Continue scanning.
- 10. Stop scanning. Monitor channel 0. Verify that the monitored value increases steadily. Verify that the reading becomes "OUT RANGE" after reaching 8388.6E3.
- 11. Using the up-arrow key, verify that channels 1 through 5 are also "OUT RANGE".
- 12. This completes the event counting test.

STEP	KEYSTROKE(S)	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">? A</m>
2	E	<e> ERASE ALL OF PROGRAM MEMORY</e>
3	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>
4	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>
5	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>
6	ENTER	CHANNEL NUMBER (OR BLOCK) = CO
7	CO5	CHANNEL NUMBER (OR BLOCK) = C05
8	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
9	ENTER	A: CHANNEL FUNCTION <a-z>? P</a-z>
10	C	A <c> COUNTER/TOTALIZER</c>
11	ENTER	AC: FUNCTION TYPE <1,2>? 1
12	EXIT	A: CHANNEL FUNCTION <a-z>? C</a-z>
13	EXIT	CHANNEL NUMBER (OR BLOCK) = C05
14	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>
15	K	<k> PROGRAM A SCAN GROUP</k>
16	ENTER	SCAN GROUP NUMBER = 0
17	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
18	ENTER	K: SCAN GROUP MENU CHOICE <1-5>? 1
19	2	K<2> SCAN GROUP CHANNEL LIST
20	ENTER	CL:
21	C05	CL: C05
22	ENTER	CL:
23	ENTER	K: SCAN GROUP MENU CHOICE <1-5>? 3
24	ENTER	K3: TRIGGER MODE <1-6>? 1
25	2 ENTER	K3<2> TIME INTERVAL SCAN TIME INTERVAL = 00:00:01
26	00.00.04	TIME INTERVAL = $00:00:01$ TIME INTERVAL = $00:00:04$
27	ENTER	K: SCAN GROUP MENU CHOICE $\langle 1-5\rangle$? 4
28 29	ENTER	K: SCAN GROOP MENU CHOICE $(1-5)$? 4 K4: DEVICE $(1-5)$? 1
30	2	K4<2> PRINTER
31	ENTER	K42: TYPE OF DATA $\langle 1-4 \rangle$? 1
32	2	K42. THE OF DATA $(1-4)$? T
33	ENTER	K4: DEVICE $\langle 1-5 \rangle$? 3
34	EXIT	K: SCAN GROUP MENU CHOICE <1-5>? 5
35	EXIT	SCAN GROUP NUMBER = 0
36	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>
00		Inth Inthe Cherch An For Hendy, R

Table	167-6.	Event	Counting	Test	Programming	Steps
10010			000000000	1000		200pD

CALIBRATION

The Counter/Totalizer needs no special calibration, but it must be properly configured and adjusted before making measurements. The measurement type determines the setup requirements. Refer to the 2280 Series System Guide or 2286/5 System Guide Sections 5e and 5f for the setup instructions for frequency and totalizing measurements.

LIST OF REPLACEABLE PARTS AND SCHEMATIC DIAGRAM

An illustrated list of replaceable parts for the Counter/Totalizer assembly is presented in Table 167-7. For parts ordering information, see Section 6 of the 2280 Series Service Manual. A schematic diagram for the Counter/Totalizer is in Figure 167-11.

	TABLE 167-7. 22808-167 COUNTER/TOTAL: (SEE FIGURE 167-11.)	IZER PCA					
REFERENCE DESIGNATOR A->NUMERICS>	SDESCRIFTION	FLUKE STOCK	MFRS SPLY CODE-	MANUFACTURERS PART NUMBER OR GENERIC TYPE	TOT QTY	R S ~0	א כ ד –-E
	2280B-167 COUNTER/TOTALIZER	580506	89536	580506	1		
C 1, 13- 15	CAP, AL, 270UF, +100-10%, 20V	602656	89536	602656	4		
2 2	CAF, AL, 330UF, +100-10%, 25V	614404	89536	614404	1		
3	CAP, CER, 5600PF, +-5%, 50V, COG	614404 528596	89536	528596	1		
2 4 2 5	CHP, CER, TOOOPP, ** 3%, 30V, CUG	250237	21400	RPE113	1		
C 5 C 6	CAP, TA, 1UF, +~10%, 35V	161919	56289	196D010X0035G	1		
2 8 2 8	CAP,AL,22UF,+-20%,35V CAP,CER,1.0UF,+-20%,50V,25U	655084 436782	74840 72982		1		
5 9, 19-37,	CAP, CER, 0.22UF, +-20%, 50V, 25U	519157	51406	RFE11125U224M50V	26		
39-44		519157	31100	NI ETTTESOLE HISOV	2.0		
2 10	CAP, POLYES, 0.47UF, +-10%, 100V	369124	89536	369124	1		
C 11	CAP, CER, 1000FF, +-10%, 500V, X5S	357806	56289		í		
12	CAP, CER, 0.0012UF, +-10%, 500V, 25R	106732	71590		Í		
0 16-18	CAP,AL,47UF,+-20%,16V	643304	89536	643304	3		
C 38, 45	CAP, CER, 2200PF, +-20%, 100V, X7R	358291	89536	358291	2		
CR 1- 9, 12,	* DIODE,SI, 50 PIV, 1.0 AMP	379412	04713	1 N 4 9 3 3	11	f	
CR 13		379412			_		
CR 10, 14	* DIODE, SI, 20 PIV, 1.0 AMP	507731	83003	VSK120	2	2	
CR 11, 15- 22	* DIODE, SI, BV= 75.0V, IO=150MA, 500 MW	203323	07910	1N4448	9		
	FUSE,1/4 X 1-1/4,FAST,1.0A,250V	369819	71400	AGC1	1	1	
1 1 1 2	NYLON, STEM:0D=.093", L=.115" SCREW,MACH,FHUP,S.STL,6-32X1/4	658450 320093	89536 89536	658450 320093	4 3		
1P 1	REAR PANEL, COUNTER/TOTALIZER	737346	89536	737346	1		
" 1P 2	HLDR, FUSE, 1/4, PWB MT	485219	91833	3529	2		
1P 3	BAG, SHIELDING, TRANSPARENT, 12"X16"	680983	89536	680983	ĩ		
1P 4	SPACER, SWAGED, RND, BRASS, 6-32X0, 250	446351	89536	446351	3		
1, 3, 10, 12-14		195974 195974	64713	2N3906	6	1	
2 4	* TRANSISTOR, SI, N-MOS, POWER, TO-220AB	586107	89536	586107	1	2	
5, 6, 11, 15	* TRANSISTOR,SI,NPN,SMALL SIGNAL *	218396	04713	2N3904	4	ĩ	
27,8	* TRANSISTOR, SI, BV= 80V, 100W, TO-202	495689	04713	MPSU56	2	1	
2 9	* TRANSISTOR,SI,BV= 80V, 10W,TO-202	495697	04713	MP:S106	1	1	
R 1., 2, 10, R 11	RES,CF,51,+5%,0.25W	414540 414540	80031	CR251-4-5P51E	4		
8 3, 13, 14, 8 20	RES,CF,5.4K,+-5%,0.25W	442350 442350	80031	CR251-4-5P5K6	4		
5, 19	RES,CF,30,+-5%,0.25W	442228	80031	CR251-4-5P30E	2		
7, 12, 14,	RES, CF, 270, +-5%, 0.25W	348789	80031	CR251-4-5P270E	7		
15, 22, 99,		348789					
: 100 : 17, 18, 21,	RES,CF,10K,+-5%,0.25W	348789	00074	CR251-4-5P10K	8		
23, 25, 31,		348839 348839	80031	GRZDI-4-Drivk	0		
44, 51		348839					
24, 63, 68,	RES,CF,510,+-5%,0.25W	441600	80031	CR251-4-5F510E	7		
71, 74, 77,		441600					
87 26,36,41	RES,CF,100,+-5%,0.25W	441600 348771	80031	CR251-4-501005	3		
27	RES, CF, 330, +-5%, 0.25W	348771	80031	CR251-4-5P100E CR251-4-5P330E	3 1		
28	RES, MF, 9.53K, +-1%, 0.125W, 100PPM	288563	91637	CMF559530F	1		
29, 30, 32,	RES, MF, 10K, +-1%, 0.125W, 100PPM	168260	91637	CMF551002F	6		
40, 42, 50		168260			-		
33	RES,MF,39.2K,+-1%,0.125W,100PPM	236414	91637	CMF553922F	1		
34	RES, MF, 14.3K, +-1%, 0.125W, 100PPM	291617	91637	CMF551432F	1		
37	RES, CF, 100K, +-5%, 0.25W	348920	80031	CR251-4-5P100K	1		
38	RES, MF, 46.4K, +-1%, 0.125W, 100PPM	188375	89536	188375	1		
39	RES, MF, 40.2K, +-1%, 0.125W, 100PPM	235333	91637	CMF554022F	1		
43	RES,CF,8.2K,+5%,0.25W RES,MF,332K,+-1%,0.125W,100PPM	441675 289504	80031	CR251-4-5P8K2	1		
45	RES, MF, 332K, +-1%, 0.125W, 100PPM RES, MF, 28.7K, +-1%, 0.125W, 100PPM	289504	91637 91637	CMF553323F CMF552872F	1		
47, 59- 62	RES, CF, 1K, +-5%, 0.25W	343426	80031	CR251-4-5P1K	5		
48	RES, MF, 154K, +-1%, 0.125W, 100PPM	289447	91637	CMF551543F			
49, 52	RES, CF, 1M, +-5%, 0.25W	348987	80031	CR251-4-5P1M	2		
53, 56	RES, MF, 2.49K, +-1%, 0.125W, 100PPM	226209	91637	CMF552491F	ž		
	RES, CF, 680, +-5%, 0.25W	368779	80031	CR251-4-5P200E	2		
54, 57							

58 RE 64, 66, 69, RE 72, 75, 86 65, 67, 70, RE 73, 76, 85 81, 82 RE 83, 101112 RE 84 RE 8893 RE 94 RE 95 RE 96 RE 97 RE 98 RE 97 SW 1 SW 2 4 5 SW 6 SW 1 I 1 I 2 4 5 5 6 * IC	DESCRIPTION	285296 376434 376434 442368 442368 368712	SFLY CODE- 91637 80031 80031	PART NUMBER OR GENERIC TYPE CMF551502F CR251-4-5P51K		S Q
58 RE 64, 66, 69, RE 72, 75, 86 RE 65, 67, 70, RE 81, 82 RE 83, 101-112 RE 84 RE 84 RE 94 RE 95 RE 96 RE 97 RE 98 RE 113-115,117- RE 119 SW 2 4 5 SW 6 SW 7 SW 1 IN 2 4 5 SW 6 SW 7 SW 1 IN 1 IN 2 4 5 9 4 * IC 3 * IC 5, * IC 6 * IC	ES,MF,15K,+-1%,0.125W,100PPM ES,CF,51K,+-5%,0.25W ES,CF,6.2K,+-5%,0.25W ES,CF,5.1K,+-5%,0.25W ES,CF,2K,+-5%,0.25W ES,CF,180,+-5%,0.25W	285296 376434 376434 442368 442368 368712	91637 80031	CMF551502F CR251-4-5P51K	1	
65, 67, 70, RE 73, 76, 85 81, 82 83, 101112 84 85, 101112 84 88-93 94 95 94 95 96 97 98 113115,117- 119 116 2-4 5 6 7 84 85 6 5, 9 6 81	ES,CF,5.1K,+-5%,0.25W ES,CF,2K,+-5%,0.25W ES,CF,180,+-5%,0.25W	442368 442368 368712	80031		6	
81, 82 RE 83, 101-112 RE 84 RE 94 RE 95 RE 96 RE 97 RE 98 RE 113-115,117- RE 119 SW 2 4 5 SW 6 SW 7 SW 1 IN 1 TE 2 * IC 3 * IC 4 * IS 5, 9 * IC 6 * IC 6 * IC	ES,CF,2K,+~5%,0.25W ES,CF,180,+~5%,0.25W	368712		CR251-4-5P6K2	6	
83,101-112 RE 84 RE 84-93 RE 94 RE 95 RE 96 RE 97 RE 98 RE 113-115,117- RE 119 SW 2-4 SW 5 SW 6 SW 1 IN 1 IN 1 IN 1 IN 1 IN 5 SW 6 * IC 5 9 8 IS 5 8 6 * IC	ES,CF,2K,+~5%,0.25W ES,CF,180,+~5%,0.25W		80031	CR251-4-5F5K1	2	
8893 RE 94 RE 95 RE 96 RE 97 RE 98 RE 113-115,117 RE 119 RE 24 SW 5 SW 6 SW 7 SW 1 IN 1 TE 2 * IC 3 * IC 4 * IS 5, 9 * IC 6 * IC 5, 9 * IC		441469	80031	CR251-4-5P2K	13	
94 RE 95 RE 96 RE 97 RE 98 RE 113115,117 RE 119	ES,CF,150K,+-5%,0,25W	441436	80031	CR251-4-5P180E	1	
95 RE 96 RE 97 RE 98 RE 113-115,117- RE 119 II 12-4 SW 5 SW 6 SW 7 SW 1 IN 1 IN 2 4 5 SW 6 SW 7 SW 1 IN 2 * IC 3 * IC 4 * IS 5, 9 * IS 6 * IC 6 * IC		348938	80031	CR251-4-5P150K	6	
96 RE 97 RE 98 RE 113115,117 RE 119	ES,MF,100K,+-1%,0.125W,100PPM ES,MF,32.4K,+-1%,0.125W,100PPM	248807 182956		CMF551003F CMF553242F	1	
97 RE 98 RE 198 RE 113-115,117- RE 119 III 116 RE 1 SW 2 4 5 SW 6 SW 7 SW 1 IN 1 TE 2 * IC 3 * IC 4 * IS 5, 9 * IS 6 * IC	ES, MF, 1.4K, +-1%, 0.125W, 100FPM	344333	91637	CMF551401F	i	
113-115,117- RE 119 RE 116 RE 24 SW 5 SW 6 SW 7 SW 1 IN 1 IN 1 IN 1 IN 2 * IC 3 * IC 4 * IS 5, 9 * IS 6 * IC	ES,MF,12.7K,+-1%,0.125W,100PPM	217448	91637	CMF551272F	1	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	ES, MF, 866, +-1%, 0.125W, 100PPM	248641	89536	248641	1	
116 RE 1 SW 24 SW 5 SW 6 SW 7 SW 1 IN 1 TE 2 * IC 3 * IC 4 * IS 5, 9 * IS 6 * IC	ES, VAR, CERM, 20K, +-10%, 0.5W	291609 291609	89536	291609	0	
2 4 SW 5 SW 6 SW 7 SW 1 IN 1 1 TE 2 * IC 3 * IC 4 * IS 5, 9 * IS 6 * IC	ES, VAR, CERM, 25K, +-20%, 0.5W	285213	11236	190PC253B	í	
5 SW 6 SW 7 SW 1 IN 1 TE 2 * IC 3 * IC 3 * IC 5, 9 * IS 6 * IC	JITCH, MODULE, SPST, DIF, 4 FOS	408559	00779	435166-2	1	
6 SW 7 SW 1 IN 1 TE 2 * IC 3 * IC 3 * IC 4 * IS 5, 9 * IS 6 * IC	VITCH,MODULE,SPDT,DIP,5 POS	417766	00779 89536	435470-4	3	
7 SW 1 IN 1 1 TE 2 * IC 3 * IC 4 * IS 5, 9 * IS 6 * IC	JITCH,MODULE,BCD,DIF,10 FOS JITCH,ROTARY,1 FOLE,16 FOS,1 THUMB	643585 615096	87536	643585 1A-21-60-33-G-F	1	5
1 1 TE 2 * IC 3 * IC 4 * IS 5, 9 * IS 6 * IC	JITCH, ROTARY, 1 POLE, 10 POS, 1 THUMB	602888	97527	1A-21-60-02-G-F	i	-
2 * IC 3 * IC 4 * IS 5, 9 * IS 6 * IC	VERTER, TRANSFORMER	716209		716209	1	
3 * IC 4 * IS 5,9 * IS 6 * IC	CCHNICAL DATA SHEET # 80127	530303 586081	89536 12040	530303 DS1692J	-1	
4 * IS 5, 9 * IS 6 * IC	C,BPLR,DUAL DIFF LINE DRVR W/3-STATE C,BPLR,DIFFERENTIAL LINE RECEIVER	586073	01295	SN55182J	1	1
6 * IC	SOLATOR, OPTO, HI-SPEED, DUAL	429894	28480	5082-4355	i	Ť.
	COLATOR, OPTO, HI-SPEED, 8 PIN DIP	354746	89536	354746	2	1
	;,REGULATING PULSE WIDTH MODULATOR ;,CMOS,HEX INVERTER	454678 381848	01295 02735	SG3524N CD4049AE	1 1	1
	VOLT REG, FIXED, +15 VOLTS, 0.1 AMPS	453035	04713	MC78L15ACG	1	ł
	, OP AMP; DUAL, INDUSTRIAL TEMP RANGE	605550	01295	LM258JG	2	1
	2.5 V,40 PPM T.C.,BANDGAP REF	472845	04713	MC1403V	1	1
	COMPARATOR,DUAL,INDUSTRIAL TEMP , 1.22V,100 PPM T.C.,BANDGAP REF	741785 452771	89536 89536	741785 452771	4	1
	LSTTL,QUAD 2 INPUT OR GATE	605618	01295	SN54LS32J	3	i
16, 23, 50, * IC 55 *	CMOS,HEX BUFFER W/3-STATE OUTPUT	407759 407759	12040	MMBOC97N	4	1
	,CMOS,PROGRAMMABLE INTERVAL TIMER	723643	89536	723643	2	1
18 * IC	CMOS,HEX D F/F,+EDG TRG,W/RESET	404509	12040	MM74C174N	1	1
	C,CMOS,DUAL D F/F,+EDG TRG W/SET&RST	536433	04713	MC4013BCP	3	1
	CCMOS,HEX SCHMITT TRIGGER	723320 659508	89536 07263	723320 74F74PC	2 2	1
	, CMOS, TRIFLE 2-1 LINE MUX/DEMUX	375808	02735	CD4053BE	ĩ	1
28 IC	, NMOS, 8 BIT MICROCOMPUTER	685529	89536	685529	1	1
	C, CMOS, UNIV ASYNC RECEIVR/TRANSMIT CCMOS,QUAD D LATCH,+EDG TRG,W/RESET	453464 412742	32293 12040	1M6402CPL MM74C173N	1 3	1
	CMOS, TRIPLE 3 INPUT AND GATE			CD4073BE	1	1
32-34,54 * IC.	,CMOS,DUAL 4-1 LINE MUX/DMUX ANL SW	429886	02735	CD4052BE	4	1
	LSTTL, HEX INVERTER	393058	01295	SN74LS04N	1	f
	CMOS,TRIPLE 3 INPUT OR GATE LSTTL,HEX D F/F,+EDG TRG,W/CLEAR	408575 393207	02735 01295	CD4075BE SN74LS174N	1 2	1
	LSTTL, DUAL DIV BY 2, DIV BY 5 CNTR	483594	01295	SN74LS390N	ī	i
	, CMOS, HEX BUFFER	355412	02735	CD4010AE	1	1
	,CMOS,HEX CONTACT BOUNCE ELIMINATOR ,CMOS,DUAL BCD UP COUNTER	536557 386227	04713 04713	MC14490VF MC14518BCP	1 2	1
	,CHOS,DUAL BED OF COUNTER ,CHOS,QUAD XOR GATE	586727	04713	MC14077BCP	1	1
52 * IC,	,TTL,QUAD 2 INPUT AND GATE	393066	01295	SN74LS08N	1	1
	LSTTL, BCD-DECIMAL 4-10 LINE DCDR	408716	01295	SN74LS42N	. 1	1
	,LSTTL,OCTAL D F/F,+EDG TRG,W/CLEAR , 2K X 8 EPROM, PROGRAMMED	454892 747964	01295 89536	SN74LS273N 747964	1	1
	, OP AMP, JEET INPUT, 8 PIN DIP	472779	12040	LF386N	2	í
	ARRAY, 16 DIODE, 8 COM CATH, 8 COM AN	536235	89536	536235	2	1
	NER, UNCOMP, 6V TRANSIENT SUPPRESSOR	508655 291575	24444 12969	1N5908 UZ8720	1	3 1
					2	- f
28, 29 \$00	NER, UNCOMF, 20.0V, 5%, 12.5MA, 1.0W NER, UNCOMF, 12.0V, 5%, 10.5MA, 0.4W	249052	04713	1N963B	-	
	NER,UNCOMP, 20.0V, 5%, 12.5MA, 1.0W NER,UNCOMP, 12.0V, 5%, 10.5MA, 0.4W CKET,IC,40 PIN	249052 429282	04713 09922	1 N 9 6 3 B D I L B 4 0 P 1 0 B	2	
	NER,UNCOMP, 20.0V, 5%, 12.5MA, 1.0W NER,UNCOMP, 12.0V, 5%, 10.5MA, 0.4W CKET,IC,40 PIN CKET,IC,24 PIN	249052 429282 376236	04713 09922 91506	1 N963B DILB40P-108 324-AG39D	2 1	
1-7 RES	NER,UNCOMP, 20.0V, 5%, 12.5MA, 1.0W NER,UNCOMP, 12.0V, 5%, 10.5MA, 0.4W CKET,IC,40 PIN	249052 429282	04713 09922	1 N 9 6 3 B D I L B 4 0 P 1 0 B	2	



)

2280B-1667

Option 2280A-168 Digital I/O Assembly

DESCRIPTION

The Digital I/O Assembly, illustrated in Figure 168-1, allows the Data Logger to receive and transmit digital information. The input connector used with the Digital I/O and the way the connector is wired determines whether the assembly is used by the Data Logger to transmit or receive information. When used for output, a single channel (or single bit) can be changed at a time. When used for input, the Data Logger can read a single bit at a time or parallel words in a binary or binary-coded-decimal (BCD) format.

Two connector options are available for use with the Digital I/O Assembly. For output, the Status Output Connector (Option 2280A-169) is used. Inputing requires use of the Digital/Status Input Connector (Option 2280A-179). Signals originating on the chosen connector inform the Digital I/O assembly whether is being used for input or output.

The Digital I/O Assembly supports 20 input or output channels. If the Digital I/O Assembly is used to input data to the Data Logger, two additional input lines are used to determine which information type (BCD, binary, or status) the assembly is to measure. Refer to the appropriate connector option section in the 2280 Series System Guide or 2286/5 System Guide for configuration instructions.

WHERE TO FIND FURTHER INFORMATION

In this subsection are Digital I/O Assembly theory of operation, general maintenance, performance tests, calibration procedure, a parts list, and a schematic diagram. Installation and system configuration instructions are in the 2280 Series System Guide and 2286/5 System Guide. Operating and programming instructions are in the 2280 Series User Guide and the 2286/5 User Guide. Option specifications are in the Appendices in this manual and the System Guide.

Test equipment required to perform the procedures in this subsection is listed in Table 168-1. A summary of test equipment required for all procedures in this manual is given in Table 2-1 in Section 2 of this manual.



Figure 168-1. Digital I/O Assembly

INSTRUMENT	REQUIRED SPECIFICATIONS	RECOMMENDED MODEL
 Digital Multimeter	+/- 10V, +/- 0.06V	Fluke 8505A
Calibration/ Extender Fixture	•••••	Fluke Part #648741 (no substitute)
Digital/Status Input Connector		Fluke Option 2280A-179 (no substitute)
Status Output Connector		Fluke Option 2280A-169 (no substitute)
Power Supply	+/- 12V, +/- 5%, dc output	lab-type
Resistor (2 each)	220 ohms, 1W	Fluke P/N 109462

Table 168-1. Required Test Equipment

THEORY OF OPERATION

The following theory of operation discussion includes a functional description of the Digital I/O Assembly, followed by a block diagram analysis which describes how each major circuit block on the Digital I/O Assembly works. Circuit analysis of each block described in the block diagram analysis concludes the theory of operation discussion. Where necessary, block diagrams and simplified schematics are included with the text. Schematic diagrams for the Digital I/O Assembly are at the end of this option subsection.

Overall Functional Description

The Digital I/O Assembly provides the Data Logger with the ability to output single bit alarm or status information and the ability to input information in any of three formats: single-bit alarm or status, BCD formated digital, and binary formated digital information.

Block Diagram Analysis

Six major circuit blocks perform the necessary functions: the power supply, address select, the serial link interface, the microcomputer, the handshake logic, and the parallel input and output interfaces. Figure 168-2 illustrates the Digital I/O Assembly in block diagram form. The following paragraphs discuss the function of each of the blocks in the diagram.





POWER SUPPLY

The power supply converts incoming dc power from the serial link into isolated +5V dc for the Digital I/O circuitry and +5V dc for the serial link. The power supply circuitry also generates a reset signal that is used to start up the the microcomputer and the handshake logic properly.

SERIAL LINK

The Serial Link allows the Digital I/O Assembly to exchange commands and measurement data with the Data Logger mainframe controller. In this block, the bi-directional serial transmissions are electrically isolated, buffered, and converted to signals that the microcomputer can use. The serial link circuitry sends an interrupt signal and data to the microcomputer while the microcomputer returns data and a transmitter enable signal.

ADDRESS SELECT

Two thumbwheel switches on the Digital I/O Assembly are used to select the channel range for the assembly. The switches select the starting channel number of a block of 20 contiguous channels for the assembly. The switch that selects the most significant digit has a valid range of 0 to 14 (position 15 not used), and the switch that selects the second-most significant digit has a range of 0 to 9.

MICROCOMPUTER

The Digital I/O Option uses an NMOS 8748, 8 bit microcomputer to control all interaction between the Data Logger mainframe controller and the input/output interface.

HANDSHAKE LOGIC

When the Digital I/O board is used to read parallel words in either a BCD or binary format, the user may select one of three different handshake schemes through which the data may be entered. In addition, the user may select either noninverted or inverted polarity for each of the handshakes and may choose between a single or continuous update mode.

In the continuous update mode, data may be continuously loaded between transfers to the mainframe controller, thereby ensuring that only the most recent data is measured. In the single update mode, the data may be loaded only once between transfers; any further loads are inhibited until the data has been retrieved by the mainframe controller.

PARALLEL INPUT AND OUTPUT INTERFACE

This circuit block consists of data storage latches, tri-state buffers to read from and write to the latches, and input and output buffers. The latches are used to store the data output when the Digital I/O is used for status output, and they are used to store the parallel BCD or binary input data when used as a digital input.

Detailed Circuit Description

POWER SUPPLY

Dc-Dc Converter

Isolation of the Digital I/O circuitry is provided by T1 which is also the core of the dc-dc converter. In the dc-dc converter, T1, U1, Q1, and Q2 comprise a "flyback" type of switching regulator converter. Incoming dc power from 10V dc to 25V dc is applied to the primary of T1 for an interval generated by U1, causing the primary current to ramp up to approximately 1 ampere peak before Q1 and Q2 are turned off. The energy stored in T1 is then released through CR10 and CR12, into C5 and C20 respectively. The voltage on C5 is sampled by R9, R10, and R11, and a feedback error signal is generated and relayed to U1. The duty cycle of Q1 and Q2 is then adjusted by U1 to maintain C5 at 5.0V despite load changes.

The voltage on C20 is used to supply all isolated circuitry on the assembly. The voltage on C5 is used to power the serial link interface circuits.

Potentiometer R11 is used to set the isolated 5V dc supply voltage (GL +5) to 5V. This can be measured between test points TP2 and TP20.

Reset Generator

When power is first applied to the Digital I/O, Q6 is turned on by R36, and the power-on reset signal (POR(L)) to the controller is held low. U24 compares C22's voltage to a 1.22V reference provided through VR3 to determine if the +5V supply is within tolerance. Once the supply voltage has stabilized, C21 can charge through R28 and R33, generating a delay of approximately 50 ms before C21 charges to 1.22V. U24 then removes the drive to Q6, allowing POR(L) to be pulled high by R37.

SERIAL LINK

There are three major components in the serial link interface: a Universal Asynchronous Receiver and Transmitter (UART) (U8), a bidirectional optical interface (U4 and U5), and a differential driver (U2) and receiver (U3).

To improve system operation in an electrically noisy environment, differential line drivers in U2 and receivers in U3 transmit and receive information through transient suppression networks consisting of resistors R12, R13, R14, R15, R18, R19, R20 and R21 and diodes CR1 through CR8 in conjunction with VR2.

When data is transmitted from the Digital I/O Assembly to the system controller, the processor places the eight-bit word on the Digital I/O Assembly internal data bus accompanied by a WRITE STROBE. The UART accepts each of the parallel eight-bit words from the processor and converts them to a serial data stream. The serialized data is then sent through the optical coupler (U4, pins 3, 4, 5, and 6) and driver (U2) onto the serial link. Because there may be a number of different devices on the link, the drivers are placed in a high-impedance state when they are not actively involved in transferring data. Driver tri-stating is accomplished by the signal from microcomputer port 1, bit 5, which is transferred through an optical coupler (U4, pins 1, 2, 5, and 7).

Incoming data from the Data Logger mainframe controller assembly is fed into the UART (U8) through optical coupler U5. Upon receipt of a data byte, the UART interrupts the microcomputer (U7).

The clock for the UART is provided by the Address Latch Enable (ALE(H)) signal from the microprocessor. Clock frequency is 16 times the 25 kbaud bit rate of the serial link.

ADDRESS SELECT

)

Two thumbwheel switches, S1 and S2, on the Digital I/O Assembly are used to select the address range for that assembly. The microcomputer reads the current switch settings through buffers in U27 and U28 when they are enabled by setting port 1 bit 6 low.

Each time a command is received from the mainframe controller, the state of the address switches is checked. If the address within the command falls within the address block selected through the switches, the remainder of the message is decoded and executed. If the address does not match, the command from the mainframe controller is ignored.

MICROCOMPUTER

The microcomputer on the Digital I/O Assembly (U7) has 1024 bytes of internal EPROM memory and 64 bytes of internal RAM. There is no external memory on the Digital I/O Assembly. A 6MHz crystal (Y1) provides the frequency reference for the clock generated within the microcomputer. The microcomputer, in turn, generates the 400K Address Latch Enable (ALE(H)) signal used as the clock for the remainder of the subsystem.

The microcomputer has two 4-bit input/output ports which are used to develop a number of control signals throughout the Digital I/O board. In addition, there is an 8-bit data bus used for data transfer within the Digital I/O Assembly.

HANDSHAKE LOGIC

Five subcircuits comprise the handshake logic: the three handshake circuits, the single/continuous control circuit, and the load control circuit. Handshake logic provides three alternate means by which data may be entered. In response to an external load signal, the selected handshake circuit generates the appropriate acknowledge and a store signal to the load control circuit. The three independent handshake circuits are discussed in the following paragraphs. All signals in the accompanying illustrations are shown in the noninverted polarity.

Handshake Type One Circuit

Counter U34, flip-flops U20 (labeled F and G), and gates U12, U13, U15, U16, and U18 comprise the type one handshake circuit. Refer to Figure 168-3. Immediately following power on, the circuit is in its initial state with both flip-flops reset. One clock pulse after the counter output (P) transitions to a logical one, flip-flop G sets, generating the leading edge of the ACK1 output pulse. Approximately 32 uS later, P returns to the logical zero state, then flop-flop F is set and the trailing edge of ACK1 is generated.

After the ACK1 output pulse is generated, the circuit is ready to accept the LOAD 1 input pulse from the user's circuitry. When LOAD 1 transitions to a logic zero, the G flip-flop resets and the leading edge of the STORE command is sent to the Load Control circuit. The incoming data is stored. When the LOAD 1 command returns to the logic 1 state, flip-flop F resets and the sequence is complete.

ACK 1 (output)	 	_/
LOAD 1 (input)	 /	
Data (input)	 _xx	



Handshake Type Two Circuit

Flip-flops U21 (labeled D and E) and gates U12, U13, and U16 implement the circuit for the type two handshake. Refer to Figure 168-4. Immediately following power up, flip-flops D and E are in the reset state, from which flip-flop E transitions to the logic 1 state to generate the leading edge of the ACK 2 output signal. The external device may now generate the leading edge of the LOAD 2 input signal. In response to the LOAD 2 zero-to-one transition, the external data is stored and flip-flop E is reset, thus, generating the trailing edge of the ACK 2 signal. When LOAD 2 returns to the logic zero state, ending the handshake, flip-flop D is reset.

ACK 2 (output)	//		
LOAD 2 (input)		_/	\
DATA (input)	X		X

Figure 168-4. Handshake Type Two Timing Diagram

Handshake Type Three Circuit

The final handshake circuit consists of gates U12 and U15. Data may be loaded into the data storage register using this method any time that the BUSY output is in the logic zero state. The LOAD 3 input command is accepted by the Digital I/O Assembly and is passed on immediately to the Load Control circuit. Refer to Figure 168-5.





Load Control Logic

The load control circuit accepts the STORE signal from any of the three handshake circuits and develops a LOAD pulse to the data storage register to strobe in the external data. The load control circuit also prevents loading during a read cycle.

Three flip-flops within U22, and gates U16 and U17 comprise the load control logic. The load control logic is a sequential circuit that accepts a STORE signal from the handshake circuits and a READ signal from the microcomputer and generates a LOAD signal to the data storage register.

Upon initialization, flip-flops A, B, and C are in the reset state. One clock pulse later, C becomes set and arms gate U16 in anticipation of a STORE command. When the STORE command occurs, flip-flops A and B are set, and they remain set until the command is terminated. The Q outputs of flip-flops A and B are ANDed through U17 which, in turn, forms the D input to flip-flop C and generates the leading edge of the load strobe to the data storage register. Flip-flop C, with its D input at a logic zero, is reset on the clock pulse and therefore generates the trailing edge of the load strobe.

When the LOAD command terminates, the sequential machine returns to the quiescent state where it waits for the next command. When the READ signal is received, flip-flops A and B are prevented from changing state, therefore a load strobe can not be generated.

Single/Continuous Control Circuit

The single/continuous control circuit determines whether data is loaded either continuously, or only once between reads by the system controller. The single/continuous logic consists of flip-flop U25 and several gates in U14 and U23. If the board is in the continuous mode, the flip-flop is held in the reset state and does not effect the board operation. If the single mode has been selected, the flip-flop is set upon receipt of the first load command from an external device. When the flip-flop is set, the signal HANDSHAKE ENABLE becomes false, and the three handshake circuits are held in the reset state until the latched data is read. Following the read, the flip-flop is reset and the process may repeat.

PARALLEL INPUT AND OUTPUT INTERFACE

A temporary data storage register comprised of three 8-bit latches (U6, U29, and U40) is the focal point for all parallel data transfer between the Digital I/O Assembly and external devices. Since parallel data transfer operations are different for each of the operating modes (status input, status output, and digital input), the interface circuit will be discussed in terms of the selected operating mode.

Because the Digital I/O Assembly may be user-configured to perform three different functions, the microcomputer must determine which function has been selected. Upon power-up, or when the system controller requests configuration, microcomputer port 2, bit 6, goes to logic zero which gates the three most significant bits of the parallel input word onto the internal data bus. A READ strobe is then issued to accept the data, and port 2, bit 6, returns to the logic one state.

If the assembly is used for status input (with a Digital/Status Input connector, 2280A-179), then it must fetch the user input data when commanded. The first step is to gate the external data, buffered through U41, U42, U43, and U44, to the inputs of the set of latches, U6, U29, and U40. Gating is accomplished by placing port 2, bit 6, in the logic zero state to place the input data on the inputs of the three latches. Next, port 2, bit 7, is pulsed from high to low and back to high to strobe the data into the latches. Port 2, bits 0 through 2, are then sequentially placed in the logic zero state and returned to the logic one state. At the same time, a READ strobe is issued and the data is brought into the processor through buffers U36, U37, U38, and U39.

If the assembly is used for status output (with a Status Output Connector, 228A-179), operation is directly analogous to the status input configuration. In the status output configuration, port 2, bits 6 and 7, are placed in the logic one state and port 2, bits 0 through 2, are sequentially placed in the logic zero state then returned to the logic one state. While each port bit is in the logic zero state, a WRITE strobe is issued to clock the output data from the processor into the appropriate latch through buffers U30, U31, U32, and U33.

The digital input configuration operates exactly like the status input configuration except that there is no need to store the data in the on-board latches since it has already been stored there through the action of the handshake sequence.

Outputs from the Digital I/O assembly are buffered to the external circuitry though buffers U46, U47, and U48. Data inputs to the assembly are buffered through U41, U42, U43, and U44.

GENERAL MAINTENANCE

The Digital I/O PCA normally requires no cleaning, but if dirt, dust, or other contamination is visible on the surface, the PCA should be cleaned. Follow PCA cleaning instructions in Section 4 of this manual.

PERFORMANCE TESTS

WARNING

THE DATA LOGGER CONTAINS HIGH VOLTAGES. ONLY QUALIFIED PERSONNEL SHOULD ATTEMPT TO SERVICE THIS EQUIPMENT. TURN OFF THE DATA LOGGER AND REMOVE ALL POWER SOURCES BEFORE PERFORMING THE FOLLOWING PROCEDURE.

Three performance tests are necessary to verify proper operation of the Digital I/O Assembly. The first test verifies addressibility of the assembly. The other two test the assembly's output and input capability, one for each of the two possible input connectors that may be used with the assembly. Although three tests (with both connectors) are necessary to fully test the Digital I/O Assembly, each test may be performed independently for a partial performance evaluation.

o Address Response Test

This test verifies that the Data Logger mainframe controller can communicate with the Digital I/O address switch set to a variety of positions that exercise all address switch lines.

o Output Test

The Output Test verifies operation of the Digital I/O Assembly's output capability. This test requires the use of Option 2280A-169 Status Output Connector.

o Input Test

The Input Test verifies operation of the Digital I/O Assembly's input capability. This test requires the use of Option 2280A-179 Digital/Status Input Connector.

To perform these tests, it is necessary to gain access to the terminals of the connector being used. There are two ways of doing this:

Alternative 1.

Install a Calibration/Extender Fixture (Fluke PN 648741) in one of the Data Logger option slots and install the Digital I/O Assembly and the connector on the fixture. Be sure the switch on the fixture is set to the EXTEND position.

Using this method, the connector's terminals are accessible at all times.

Alternative 2.

If a Calibration/Extender Fixture is not available, remove all other options from the Data Logger and install the Digital I/O Assembly in the bottom slot. Remove the connector's cover and install the connector on the Digital I/O Assembly.)

In this configuration, the terminals can be reached without using an extender.

Address Response Test

- 1. Turn the Data Logger keyswitch to OFF. Disconnect the ac power cord or dc input power and all high voltage inputs.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Install the Digital I/O Assembly into the bottom option slot of the Data Logger.
- 4. Reconnect line power or battery power to the Data Logger. Turn the keyswitch to PROGRAM.
- 5. Set the Digital I/O Assembly's channel decade switches to 00.
- 6. List the Data Logger hardware configuration by following the steps in Table 168-2. Verify the Data Logger printer lists:

BEGINNING CHANNEL NUMBER = 0 TYPE = STATUS OUTPUT BEGINNING CHANNEL NUMBER = 10 TYPE = STATUS OUTPUT

Table 168-2 Channel Selection Test Programming Steps

STEP	KEYSTROKE(S)	DATA LOGGER PROMPT
1 2 3 4	L ENTER	MAIN MENU CHOICE <m for="" menu="">? A <l> LIST PROGRAM AND CONFIGURATION L: LIST MENU CHOICE <a-z>? E</a-z></l></m>
4 5	ENTER	L <c> LIST HARDWARE CONFIGURATION L: LIST MENU CHOICE <a-z>? E</a-z></c>

7. Repeat performance steps 5 and 6 for decade switch settings and beginning channel numbers listing TYPE = STATUS OUTPUT as shown below:

Decade Switch Setting

Beginning Channel Number

01 10	and	20
02 20	and	30
04 40	and	50

8. If this procedure is being performed in a 2285B Data Logger, this completes the Address Response Test.

If being performed in a 2280A, 2280B, or 2286A Data Logger, continue with decade switch settings of:

Decade Switch Setting	Beginning Channel Number
10	100 and 110
20	200 and 210
40	400 and 410

Output Test

- 1. Turn the Data Logger front panel keyswitch to the POWER OFF position. Disconnect the Data Logger power input and all other high voltage inputs.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Install a Calibration/Extender Fixture in the uppermost Data Logger option slot. Set the fixture switch to the EXTEND position.
- 4. Set the Digital I/O channel decade switches to O, then install the Digital I/O Assembly on the Calibration/Extender Fixture.
- 5. Install the Status Output Connector on the Digital I/O Assembly.
- 6. Reconnect the Data Logger power input.

7. Testing the output drive capability of each channel requires an external voltage source, a current limiting/pull-up resistor, and a DMM, interconnected as shown in Figure 168-6 and described below:



Figure 168-6. Interconnecting Output Test Equipment

- a. Use clip leads to connect a +12V power supply to one side of two 220 ohm, 1W carbon resistors wired in parallel.
- b. Connect the power supply RETURN (-) terminal to the RETURN terminal of the -169 Status Output Connector.
- c. Using clip leads, connect the other side of the resistor to the probe of the DMM's volt/ohm input (red) test lead.
- d. Connect the DMM's common lead (black) to RETURN on the Status Output connector.
- e. Set the DMM to measure a full scale voltage of +12V, turn the power supply ON, and ensure that the DMM reads approximately 12V.
- 8. Program the Data Logger to initialize the system and toggle all channels of the status output using single scan by performing the steps given in Table 168-3.

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT		
1		MAIN MENU CHOICE <m for="" menu="">? A</m>		
	Е	<e> ERASE ALL OF PROGRAM MEMORY</e>		
3	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>		
2 3 4 5 6	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>		
5	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>		
6	ENTER	CHANNEL NUMBER (OR BLOCK) = CO		
7	CO19	CHANNEL NUMBER (OR BLOCK) = CO19		
8	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>?</p,c,d,l>		
9	ENTER	A: CHANNEL FUNCTION <a-z>? P</a-z>		
10	S	A(S) STATUS OUTPUT		
11	ENTER	ZERO RESULT LABEL <14 CHRS MAX>= ZERO		
12	ENTER	NON-ZERO RESULT LABEL <14 CHRS MAX>= ON		
13	ENTER	AS: CHANNEL MENU CHOICE <1-5>? 1		
14	3	AS<3> CHANNEL PROCEDURE		
15	ENTER	CP:		
16	CX=1-CX	CP: CX=1-CX		
17	ENTER	CP:		
18	ENTER	AS: CHANNEL MENU CHOICE <1-5>? 4		
19	EXIT	A: CHANNEL FUNCTION <a-z>? S</a-z>		
20	EXIT	CHANNEL NUMBER (OR BLOCK) = CO19		
21	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>		
22	К	<k> PROGRAM A SCAN GROUP</k>		
23	ENTER	SCAN GROUP NUMBER= 0		
24	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>?</p,c,d,l>		
25	ENTER	K: SCAN GROUP MENU CHOICE <1-5>? 1		
26	2	K<2> SCAN GROUP CHANNEL LIST		
27	ENTER	CL:		
28	CO19	CL: CO19		
29	ENTER	CL:		
30	ENTER	K: SCAN GROUP MENU CHOICE <1-5>? 3		
31	ENTER	K3: TRIGGER MODE <1-5>? 1		
32	ENTER	K: SCAN GROUP MENU CHOICE <1-5>? 4		
33	ENTER	K4: DEVICE <1-5>? 1		
34	2	K4<2> PRINTER		
35	ENTER	K42: TYPE OF DATA <1-4>? 1		
36	2	K42<2> ALL DATA		
37	ENTER	K4: DEVICE <1-5>? 3		
38	EXIT	K: SCAN GROUP MENU CHOICE <1-5>? 5		
39	EXIT	SCAN GROUP NUMBER= 0		
40	1	SCAN GROUP NUMBER= 1		
41	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>?</p,c,d,l>		
42	ENTER	K: SCAN GROUP MENU CHOICE <1-5>? 1		
43	3	K<3> SCAN TRIGGER MODE		
44	ENTER	K3: TRIGGER MODE <1-5>? 1		
45	3	K3<3> CONTINUOUS SCAN		
46	ENTER	K: SCAN GROUP MENU CHOICE <1-5>? 4		
47	EXIT	SCAN GROUP NUMBER= 1		
48	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>		

Table 168-3. Output Test Programming Steps

)

- 9a. Use the red probe of the DMM to touch the OUTPUT terminal of channel 0 on the Status Output Connector. The DMM should continue to read +12V, indicating that the status output for channel 0 HAS NOT been turned ON.
- 9b. Repeat step 9a. for each of the remaining OUTPUT terminals on the Status Output Connector (channels 1 through 19).
- 10. Press SCAN. SCAN LED is illuminated.
- 11. Press SINGLE SCAN, then 0, then ENTER.
- 12a.Use the red probe of the DMM to touch the OUTPUT terminal of channel 0 on the Status Output Connector.

The DMM should read 1V or less, indicating that the status output for that channel HAS been turned ON, and that it is able to sink a minimum of 100 mA.

- 12b.Repeat step 12a. for each of the remaining OUTPUT terminals on the Status Output Connector (channels 1 through 19).
- 13. Press SINGLE SCAN, then 0, then ENTER.
- 14. Repeat steps 9a and 9b.
- 15. The Digital I/O Assembly output test is complete.

Input Test

- 1. Turn the Data Logger front panel keyswitch to the POWER OFF position. Disconnect the Data Logger power input and all other high voltage inputs.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Install a Calibration/Extender Fixture in the uppermost option slot of the Data Logger. Set the fixture switch to the EXTEND position.
- 4. Install the Digital I/O Assembly on the Calibration/Extender Fixture.
- 5. Short signal to return on terminal 21 of the Digital/Status Input Connector. Remove all other connections. Install the input connector on the Digital I/O Assembly.
- 6. Reconnect the Data Logger power input.
- 7. Turn the keyswitch to the PROGRAM position.
- 8. Program the Data Logger to scan the status input channels using the steps given in Table 168-4.

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">?</m>
	Е	<e> ERASE ALL OF PROGRAM MEMORY</e>
3	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>
2 3 4 5 6	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>
5	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>
6	ENTER	CHANNEL NUMBER (OR BLOCK) = CO
7	019	CHANNEL NUMBER (OR BLOCK) = CO19
8	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
9	ENTER	A: CHANNEL FUNCTION <a-z>? P</a-z>
10	I	A <i> STATUS INPUT</i>
11	ENTER	ZERO RESULT LABEL <14 CHRS MAX> = ZERO
12	ENTER	NON-ZERO RESULT LABEL <14 CHRS MAX> = ONE
13	ENTER	AI: CHANNEL MENU CHOICE <1-5>? 1
14	EXIT	A: CHANNEL FUNCTION <a-z>? I</a-z>
15	EXIT	CHANNEL NUMBER (OR BLOCK) = C019
16	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>
17	K	<pre><k> PROGRAM A SCAN GROUP</k></pre>
18	ENTER	SCAN GROUP NUMBER = 0
19	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
20	ENTER	K: SCAN GROUP MENU CHOICE <1-5>? 1
21	2	K<2> SCAN GROUP CHANNEL LIST
22	ENTER	CL:
23	CO19	CL: C019
24	ENTER	CL:
25	ENTER	K: SCAN GROUP MENU CHOICE <1-5>? 3
26	ENTER	K3: TRIGGER MODE <1-5>? 1
27	3	<k3> CONTINUOUS SCAN</k3>
28	ENTER	K: SCAN GROUP MENU CHOICE <1-5>? 4
29	ENTER	K4: DEVICE <1-5>?1
30	2	K4<2> PRINTER
31	ENTER	K42: TYPE OF DATA <1-4>? 1
32	2 ENTED	K42<2> ALL DATA
33	ENTER	K4: DEVICE $\langle 1-5 \rangle$? 3
34	EXIT	K: SCAN GROUP MENU CHOICE <1-5>? 5 SCAN GROUP NUMBER =0
35 36	EXIT EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>
20	EA11	MAIN MENU CHUICE NM FUR MENU/: A

Table 168-4. Input Test Programming Steps

)

- 9. Press SCAN. The Data Logger should continuously print the status of the 20 input channels.
- 10. On the input connector, sequentially short the SIGNAL terminal to the RETURN terminal for each channel (0 through 19). Verify the the value returned for each channel with the two terminals shorted is 0.
- 11. The input test is complete.

CALIBRATION

The Digital I/O Assembly requires no calibration.

LIST OF REPLACEABLE PARTS AND SCHEMATIC DIAGRAM

An illustrated list of replaceable parts for the Digital I/O Assembly is given in Table 168-5. For parts ordering information, see Section 6 of the 2280 Series Service Manual. A schematic diagram for the Digital I/O Assembly is given in Figure 168-6.

)

			TABLE 168-5. 2280A-168 DIGITAL I/O PC (SEE FIGURE 168-6.)	A				
DES	ERENCE SIGNATOR		DESCRIPTION	FLUKE	CEL Y		TOT	RS
	NUMERIUS>		DESCRIPTION			OR GENERIC TYPE	QTY	Q
С	1		CAP, AL, 330UF, +100-10%, 25V	614404		614404	1	
č	2, 3						2	
C	4		CAP, POLYES, 0.22UF, +-10%, 100V	4361.13	73445	C280MAH1A220K	1	
С	5		CAP, CER, 1000FF, +-10%, 500V, X55 CAP, POLYES, 0.22UF, +-10%, 100V CAP, AL, 270UF, +100-10%, 20V CAP, CER, 0.22UF, +-20%, 50V, Z5U	357806 436113 602656 519157 519157	89536	602656	1	
C	8- 19, 22-	•	CAP,CER,0.22UF,+-20%,50V,25U	519157	51406	RPE111Z5U224M50V	25	
C	31, 33- 35			519157 602649		602649		
C C	20 21		CAP,AL,470UF,+100-10%,12V CAP,TA,0.47UF,+-20%,35V	161349		196D474X0035HA1	1	
č	32		CAP, TA, 10UF, +-20%, 20V	330662		196D106X0020KA1	1	
Ĉ	36		CAP CEP & ALLE 1-207 (AAV 779	407746	77002	0101-0100-050-1074	1	
CR	1 8	H	DIODE, SI, 50 PIV, 1.0 AMP DIODE, SI, 20 PIV, 1.0 AMP DIODE, SI, 20 PIV, 1.0 AMP	379412	04713	1N4933	8	
CR	9, 11, 13	*	DIODE, SI, BV= 75.0V, IO=150MA, 500 MW	203323	07910	1N4448	3	2
CR F	10, 12	*	FUSE, FICO, FAST, 0.5A, 125V	507731 603274	71400	V3K120	2	1
н	1		WIT MACH HEY STI A-AG	110635			4	1
н	2		WASHER, LOCK, SPLIT, STEEL, #4	110395			4	
н	3		שמפאבה בומד פדבבו את ממס דאע	195909			4	
Н	4		STUD, THREADED, PENN KFH, 4-40, .500	494682		494682	2	
н	5		BROACHING TYPE, L=1750 DASH\$12,4-40	614636		614636	2	
H	6 2		NYLON, STEM:0D≖.093", L≖.115" CHOKE 550UH	658450 645721		658450 645721	1	
MP	1		RETAINER, P.C.B.	579078		579078	2	
MP	2		SPACER, RND, ALUM, 0.1561DX0.250	153155		153155	2	
MP	3		SPACER, MOUNT, NYLON,	175125	89536	175125	1	1
MP	4		BAG, SHIELDING, TRANSPARENT, 12"X16"			680983	1	
Q	1		SILICON, NPN, FAST SWITCHING D44H11			535542	1	1
Q Q	2 3 5		TRANSISTOR,SI,NPN,HI-VOLTAGE TRANSISTOR,SI,PNP,SMALL SIGNAL	370684		MPS A 42 2N3906	1 3	1
Q	5≖ J 6		TRANSISTOR, SI, NPN, SMALL SIGNAL	218396		2N3904	1	;
Ř	í		RES, CF, 1.8K, +-5%, 0.25W	441444			i	
R	2			343418 368720	80031	CR251-4-5P1K5	1	
R	3					CR251-4-5P330E	1	
R	4			441600	80031		1	
R R	5, 6, 9, 10		RES, MF, 4.99K, +-1%, 0.125W, 100PPM	168252 168252	91031	MFF1-84991	4	
R	7		RES, MF, 16.9K, +-1%, 0.125W, 100PPM	267146	91637	CMF551692F	- 1	
R	8, 24- 26		RES, CF, 10K, +-5%, 0.25W	348839			4	1
R	11		RES, VAR, CERM, 1K, +-10%, 0.5W	275750	11236		1	
R	12, 13, 18,		RES,CF,51,+-5%,0.25W	414540	80031	CR251-4-5P51E	4	
R R	19		PEC CE 270 4-57 0 254	414540 348789	80031	CR251-4-5P270E	5	
R	14, 15, 22, 38, 39		RES,CF,270,+~5%,0.25W	348789	00031	CR231-4-3F270E		
R			RES, CF, 5.6K, +5%, 0.25W	442350	80031	CR251-4-5P5K6	4	
R	27			442350				
R	20, 21		RES, CF, 30, +-5%, 0.25W	442228	80031		2	1
R	28			289447			1	
R R	29, 35 30, 34, 36		RES, CF, 1M, +-5%, 0.25W RES, MF, 10K, +-1%, 0.125W, 100PPM	348987 168260	80031 91637	CR251-4-5P1M CMF551002F	3	
R	31		RES, MF, 26.7K, +-1%, 0.125W, 100PPM	245779	91637	CMF552672F	1	
R	32		RES, CF, 2K, +-5%, 0.25W	441469	80031	CR251-4-5P2K	1	
R	33		RES, MF, 332K, +-1%, 0.125W, 100PPM	289504	91637	CMF553323F	1	
R	37		RES, CF, 20K, +-5%, 0.25W	441477	80031	CR251-4-5F20K	1	
R S	40- 42 1		RES,CF,82,+-5%,0.25W SWITCH,ROTARY,1 POLE,16 POS,1 THUMB	442277 615096	80031 97527	CR251-4-5P82E 1A-21-60-33-G-F	3	1
S	2		SWITCH, ROTARY, 1 POLE, 10 POS, 1 THUMB	602888	97527	1A-21-60-02-G-F	ł	'
Ť	ĩ		INVERTER TRANSFORMER	617803	89536	617803	i	
. TP	1, 2, 20,		CONN, TAB, FASTON, PRESS-IN, 0.110 WIDE	512889	02660	62395	12	
TP	23, 24, 30-			512889				
TP	32, 50, 58,			512889				
TP U	82,83 1	1	IC,REGULATING PULSE WIDTH MODULATOR	512889 454678	01295	SG3524N	1	1
Ŭ	2		IC, BPLR, DUAL DIFF LINE DRVR W/3-STATE	586081	12040	DS1692J	i	i
ŭ	3		IC, BPLR, DIFFERENTIAL LINE RECEIVER	586073	01295	SN55182J	1	1
U .	4		ISOLATOR, OPTO, HI-SPEED, DUAL	429894	28480	5082-4355	1	1
U	5		ISOLATOR, OPTO, HI-SPEED, 8 PIN DIP	354746	89536	354746	1	1
ม บ	6, 29, 40 7	¥	IC, CMOS, DUAL ABIT LTCH W/STROBE&RESET	605261	04713	MC14508BCP+	3	1
Ŭ	7 8	*	IC,NMOS 8-BIT UCOMP W/PROG. EPROM IC,CMOS,UNIV ASYNC RECEIVR/TRANSMITER	655563 453464	89536 32293	655563 1 M6402CFL	1	1
ŭ	9		IC,LSTTL,QUAD 2 INPUT NOR GATE	642884	01295	SN54LS02J	1	.
U	10		IC,LSTTL,QUAD 2 INPUT OR GATE	605618	01295	SN54LS32J	1	1
U	11		IC, LSTTL, QUAD 2 INPUT NAND GATE	605600	01295	SN54L500J	1	1
U	12, 19		IC, CMOS, HEX INVERTER	404681	02735	CD4069BE	2	1
U U	13 14, 26	*	IC,CMOS,TRIPLE 3 INPUT NAND GATE IC,CMOS,QUAD 2 INPUT OR GATE	375147 408393	02735 02735	CD4023UBE CD4071BE	12	
0	· · · · · · · · · · · · · · · · · · ·	~	LOJOHOBJKURN & LINUT UN UMIE		02100	Crar (CVIII) Alla	~	·

I

		TABLE 168-5. 2280A-168 DIGITAL I/O PCA (See Figure 168-6.)						
	REFERENCE		FLUKE	MFRS	MANUFACTURERS		R	
-)	DESIGNATOR		STOCK	SPLY	PART NUMBER	TOT	. S	
	A->NUMERICS>	SDESCRIPTION	NO	CODE-	OR GENERIC TYPE	QTY	~Q	
		an na n	** ** ** ** ** **	** ** ** ** **				
	U 15, 16	* IC,CMOS,QUAD 2 INPUT NOR GATE	355172		CD4001AE	2	1	
	U 17	* IC, CHOS, QUAD 2 INPUT NAND GATE	453241	02735	CD4011BE	1	1	
	U 18, 23	* IC, CMOS, TRIPLE 3 INFUT NOR GATE	355180	02735	CD4025AE	2	1	
	U 20, 21, 25	* IC,CMOS,DUAL JK F/F,+EDG TRIG	355230		CD4027AE	3	1	
	U 22	* IC, CMOS, QUAD D F/F, +EDG TRG	536292		MC14175B	1	1	
	U 24	* IC, COMPARATOR, DUAL, LO-PWR, 8 PIN DIP	478354	12040	LM393N	1	1	
	U 27, 28, 30~		407759	12040	MM80C97N	14	1	
	U 33, 36- 39,	*	407759					
	U 41- 44	*	407759					
	U 34	* IC, CMOS, 7STAGE RIPPLE CARRY BIN CNTR	412965	86684	CD4024AE	1	3	
	U 35,45	* IC, CMOS, QUAD XOR GATE	355222	02735	CD4030AE	2	1	
	U 46 48	# IC, ARRAY, 7 TRANS, NPN, DARLINGTON PAIRS	454116	01295	ULN2003	3	1	
	VR 1	* ZENER, UNCOMP, 24.0V, 5%, 5.2MA, 0.4W	267807		1N970B	1	1	
	VR 2	* ZENER, UNCOMP, 6V TRANSIENT SUPPRESSOR	508655		1N5908	1	1	
	VR 3	* IC, 1.22V,100 PPM T.C., BANDGAP REF	452771	89536	452771	1	1	
	XU 7, 8	SOCKET, DIP, 0.100 CTR; 40 PIN	429282	09922	DIL 840P-108	2	-	
	Y I	* CRYSTAL, 6MHZ, +-0.01%, HC-18/U	461665	89536	461665	1	5	
	Z 1-3	RES,NET,SIP,8 PIN,7 RES,10K,+-2%	412924	80031	95081002CL	3		
	Z 4, 5	RES, NET, SIP, 10 PIN, 9 RES, 10K, +-2X	414003	80031	95081002CL	2		
	Z 4, 5 Z 7, 9, 11, Z 14, 16, 18	RES,NET,DIP,14 PIN,7 RES,100K,+-5%	516930	89536	516930	6		
			516930			,		
	Z 8, 10, 12,	RES,NET,SIP,8 PIN,7 RES,47K,+-2%	413286	89536	413286	6		
	Z 13, 15, 17		413286					

.



Figure 168-6. 2280A-168 Digital I/O PCA

Option 2280A-169 Status Output Connector

DESCRIPTION

The Status Output Connector provides connection for 20 single-bit output signals from the Digital I/O Assembly (Option 2280A-168) to external points. Each output channel is individually selectable by the Data Logger and can be used to drive lamps or relays, or to change logic levels. Figure 169-1 shows the Status Output Connector.

The Status Output Connector plugs onto the 44-pin card-edge connector on the left side of the rear edge of the Digital I/O Assembly. The connector assembly is enclosed in a plastic housing that protects the terminals and provides strain relief for the external wiring. Retaining screws on each side of the housing fasten the connector assembly to the rear of the Data Logger.

WHERE TO FIND FURTHER INFORMATION

The Status Output Connector theory of operation, general maintenance, performance test, calibration procedure, parts list, and schematic diagram are located in this subsection. Installation and system configuration instructions are located in the 2280 Series System Guide and 2286/5 System Guide.

THEORY OF OPERATION

The Status Output Connector theory of operation consists only of a short functional description of the Status Output Connector. The schematic diagram at the end of this option subsection provides a circuit reference and should answer most questions.

Overall Functional Description

The connector provides terminals for connecting wiring to equipment that is to be controlled by Data Logger status outputs. Output, return, and flyback diode clamp terminals are provided on the connector.

GENERAL MAINTENANCE

The Status Output Connector PCA normally does not require cleaning unless dirt, dust, or other contamination is visible on the surface. To clean the PCA, follow the cleaning instructions in Section 4 of this manual.

PERFORMANCE TEST

The Status Output Connector is tested using the 2280A-168 Digital I/O Assembly output mode performance test located in the 2280A-168, Digital I/O Assembly subsection of this manual.



Figure 169-1. Status Output Connector

CALIBRATION

)

The Status Output Connector does not require calibration adjustment.

LIST OF REPLACEABLE PARTS AND SCHEMATIC DIAGRAM

An illustrated list of replaceable parts for the Status Output Assembly is given in Table 169-1. For parts ordering information, see Section 6 of the 2280 Series Service Manual. A schematic diagram for the Status Output Assembly is given in Figure 169-2.

			TABLE 169-1. 2280A-169 STATUS OUTPUT C (SEE FIGURE 169-2.)	ONNECTOR	2				
DES	ERENCE IGNATO NUMERI)R	SDESCRIPTION	FLUKE STOCK NO	MFRS SPLY Code-	MANUFACTURERS PART NUMBER OR GENERIC TYPE	TOT QTY	R S -Q	0 1 E
Н	1		STEEL, CAD.PLATED, .125X .500	276493	89536	276493	2		
н	2		WASHER,FLAT,STEEL,‡4,0.030 THK	147728	89536	147728	2		
MP	1		CONNECTOR HOUSING TOP	578971	89536	578971	.1		
MP	2		CONNECTOR HOUSING BOTTOM	656876	89536	656876	1		
MP	3		DECAL, STATUS OUTPUT CONNECTOR	634568	89536	634568	1		
MP	4		DECAL, OPTION -169	634485	89536	634485	1		
MP	5		TAPE, FOAM, PVC, 1/4W 3/8 THK	603134	89536	603134	1		
5	44		CONN, PWB EDGE, REC, 90, 0.156 CTR, 44 POS	614313	89536	614313	1		
TB	1	4	SINGLE ROW, .325 CENTERS, 10 POSITION	615328	89536	615328	4		
TB	5	7	SINGLE ROW, .325 CENT., PCB MOUNT,	643858	89536	643858	3		






SECTION 9

OPTIONS -170 THROUGH -179

CONTENTS

Option	2280B-170	Analog Output	170-1
		Current Input Connector	
Option	2280A-174	Transducer Excitation Connector	174-1
Option	2280A-175	Isothermal Input Connector	175-1
		Voltage Input Connector	
Option	2280B-177	RTD/Resistance Input Connector	177-1
		Digital/Status Input Connector	

Option 2280B-170 Analog Output Option

DESCRIPTION

Analog outputs are available from the mainframe through the Analog Output option, illustrated in Figure 170-1. The analog outputs provide voltage and current signals for use in driving chart recorders or other equipment that requires an analog input. There are four output channels on each board. All four output channels are electrically isolated from chassis ground, but not from each other. The four outputs share common returns and voltage references. Each channel will supply 0 to +10V, -5 to +5V, and 4 to 20 mA. Only one type of output is allowed per channel at a given time.

WHERE TO FIND ADDITIONAL INFORMATION

In this subsection, the Analog Output Option theory of operation, general maintenance, performance tests, calibration procedure, a parts list, and a schematic diagram are given. Installation and system configuration instructions are given in the 2280 Series System Guide and 2286/5 System Guide, and operating and programming instructions are given in the 2280 Series User Guide and 2286/5 User Guide.

Test equipment required to perform the procedures in this subsection is listed in Table 170-1. A summary of test equipment required to perform all procedures in this manual is given in Table 2-1 in Section 2 of this manual.



Figure 170-1. Analog Output Option

INSTRUMENT	REQUIRED SPECIFICATIONS	RECOMMENDED MODEL
Digital Multimeter	+/- 10V +/- 0.0001V	Fluke 8505A
Calibration and Extender Fixture	 	Fluke Part #648741

Table 170-1. Required Test Equipment

THEORY OF OPERATION

The Analog Output Option theory of operation includes a functional description, a block diagram description, and a detailed circuit description. The schematic diagram for this assembly is given at the end of this option subsection.

Functional Description

The analog output consists of four primary sections; a power supply, serial link communication, digital control, and digital to analog conversion circuitry. Figure 170-2 is a block diagram showing the interrelationship between these sections. The communication circuitry is responsible for receiving and transmitting information to the mainframe via the serial link. The digital control circuitry directs the serial link communications and delivers a 12 bit data word received from the mainframe to the selected analog output circuitry. The analog circuitry converts this digital word to its corresponding voltage and current output.

Block Diagram Description

Communication circuitry includes: a serial link driver and receiver, three optical couplers, and a UART. Information is received from the serial link by a receiver chip. The information is then transferred, using optical coupler isolation, to the UART in serial form. The UART converts the serial data to eight bit data words to be read by the uP. When a data word is ready, the UART interrupts the microprocessor. The microprocessor then reads the data supplied by the UART from the data bus, while checking for errors. To transmit data, the microprocessor loads information from the data bus into the UART and enables the transmit circuitry. When the transmit circuitry is enabled, the data is transferred, through an optical coupler, to the driver and onto the serial link.

.



Figure 170-2. Analog Output Option Block Diagram

Digital control circuitry consists of a microprocessor, decade switches with tri-state buffers, and latches to assemble and hold the 12 bit word for the digital to analog converters (DAC). The microprocessor directs the activities of the control circuitry. It oversees the UART communications with the mainframe controller assembly. Addresses received over the serial link are compared with the address selected through the decade switches to determine if the data is intended for this Analog Output assembly. The 12-bit data word for an output is loaded into intermediate latches and then passed to the latch associated with the intended output channel.

The digital to analog section consists of a 0 to +10 volt output, a 5 volt offset, and a voltage to current converter. The 5 volt offset, when used with the 0 to +10 volt output, provides a bi-polar output of -5 to +5 volts. The voltage to current converter uses the 0 to +10 volt output to provide 4 to 20 mA.

Detailed Circuit Description

POWER SUPPLY

)

The power supply is a fly-back converter. It will accept an input voltage of 10 to 25 volts from the serial link. Voltages supplied by the converter are the 5V REM for remote serial link, 5VGL for the digital circuitry, and +14/-15 volts for the analog circuitry. The 5VGL, +14V, and -15V supplies have post linear regulators to provide additional regulation.

The Inverter Section

A simplified schematic of the power supply is shown in Figure 170-3. Isolation is provided by T1. When the transistor, Q4, is turned on, the rectifying diodes are off allowing the current in the primary of T1 to ramp up. Q4 is then turned off, causing the energy stored in T1 to be released into the secondaries through the diodes. The voltage on C15 is sampled by U10 and its supporting circuitry. If the voltage is above or below the nominal 5.4V, an error signal is generated. This error signal is relayed through the optical coupler to the control circuitry. The control circuitry varies the ratio of the time Q4 is on to the time Q4 is off to control the output voltage. The ratio of the on time to the off time is called the duty cycle. If the voltage sampled on C15 is lower than 5.4V the control circuitry increases the duty cycle. If the sampled voltage is greater than 5.4V the duty cycle is decreased. The voltages on C13, C14, and C15 are further regulated by post linear regulators.

The Control Section

The control section directs the overall activities of the analog output card. It controls the UART in serial link communications, retrieves the card address from the decade switches, and delivers the binary number to the DACs. The major components of the control section are a microprocessor (U16), a ROM (U18) that contains the program for the microprocessor, a crystal (Y1) to drive the microprocessor's clock, and a latch (U25). The address to the ROM consists of eight bits from the latch (U25) and three bits directly from the microprocessor. The latch is gated by the address latch enable (ALE) signal from the

The Power-On Reset Circuit

The power-on reset circuit enables the digital circuitry 50 mS or more after power has been established. It also disables the microprocessor immediately if the 5VGL decreases below operating level.

The power-on reset circuit is shown in Figure 170-4. Stage 1 of the power-on reset circuit is the sensing circuit, used to determine if the output voltage is sufficient for operation. During turn-on, the sensing circuit releases the RC circuit in the second stage when the power supply is within tolerance, allowing the RC to charge slowly. If the voltage across the RC circuit is sufficient, it trips the comparator in stage 2. When the comparator trips, the POR signal goes high. If on the other hand, the voltage dips, the output of the comparator in stage 1 will go low, pulling the voltage across the RC circuit low very quickly. Low voltage across the RC circuit causes the comparator to set the POR reset signal low.

Communication Circuitry

The communication circuitry is shown in Figure 170-5. Information is received from the serial link by U3, the serial link receiver, and transmitted onto the serial link by U2, the serial link driver. When a data word is received by the UART the DR (data ready) is set, interrupting the microprocessor. The microprocessor reads the UART by enabling the RD signal with port 1, bit 1. By checking port 1, bit 0, the microprocessor checks for three different kinds of errors: overrun error, frame error, and parity errors.

To transmit, the serial link driver is enabled by port 1, bit 3. The microprocessor loads a data word to be transmitted over the serial link by enabling the WR (write) signal to the TBRL (transmit buffer register load). The UART then serially transmits the 8 bit word just loaded from the data bus. The serial link driver is then disabled to allow other boards to use the serial link.



Figure 170-3. Power Supply Simplified Schematic



Figure 170-4. Power-On-Reset Simplified Schematic



Figure 170-5. Communication Circuitry

The Decade Switches

The analog output address is determined by the position of the decade switches. The decade switches are physically located on the left hand side of the board. The value of the decade switch is enabled onto the data bus by the tri-state buffers U19 and U20. The tri-state buffers are controlled by the RD signal from the microprocessor. The RD signal to the buffers is enabled by setting port 1, bit 5, low. Figure 170-6 is a simplified schematic of the interface between the microprocessor and the decade switch. The address read from the decade switch is compared to the address received over the serial link.

Note that when checking the address lines for the correct signals, a value of 1 (true) is indicated by a low voltage on the corresponding line.

Latch Control

The digital to analog converters (DACs) convert a 12-bit digital word to an analog output. The 12-bit word is built in two steps using latch A, shown in Figure 170-7. First, an 8-bit data word is latched into U17 from the data bus. Then 4 bits are latched into U24 from the lower 4 bits of port 2. This 12-bit word is then presented to the output channel selected by port 2, bits 4 through 7, which clock the 12-bit data word into the appropriate B latch. Table 170-2 lists the port bit that is used for each channel.

port 2, bit 7		
port 2, bit 6	pin 37	channel 1
port 2, bit 5		channel 2
port 2, bit 4		•

Table 170-2. Channel Port Pins

The output of all four channels is reset to 0% of full scale when port 2, bit 7, is set high. Port 2, bit 7, is high initially when the Analog Output is powered on. This control line is also used to reset the outputs when an initialize or reset command is received from the mainframe.

THE ANALOG SECTION

The core of the analog section is a voltage reference and DAC with an amplifier. This circuitry is all that is needed for the 0 to 10 volt output. The bipolar output +5V to -5V is achieved with the addition of a 5V offset. The current source converts the 0 to 10 volt output and -10 volt reference to establish the 4 to 20 mA output. The digital to analog circuitry is shown in Figure 170-8.



Figure 170-6. Decade Switches To Microprocessor Interface



Figure 170-7. Control Circuitry



Figure 170-8. Digital To Analog Circuitry

The -10V Reference

The -10V reference is the main reference for the analog output. The primary components are VR3 and U44. The zener diode is part of a selected set containing VR3, R98, and R106. The resistors are chosen so the voltage on pin 3 of U44 is between -6.2 and -6.45 volts. This voltage is amplified to -10 volts by U44, which is configured in a non-inverting mode with a nominal gain of 1.61. Potentiometer R99 adjusts the gain (the -10 volt reference).

The 5V offset

The 5 volt offset is used as the return for the voltage source when the bi-polar, -5 to +5 volt, is desired. This offset is common to all four channels.

The primary active components are U45, Q27, and Q26. The -10 volt reference is used to drive an inverting amplifier with a gain of -0.5. Q27 and Q26 provide the additional drive necessary to support all four outputs. The potentiometer R100 adjusts the 5 volt offset.

The DAC and Amplifier

The DAC and its amplifier for each channel are shown in Table 170-3. The potentiometer shown adjusts the voltage output of the channel.

CHANNEL	DAC	AMPLIFIER	POTENTIOMETER
0	U33	U32	R61
1	U35	U34	R64
2	U37	U36	R67
3	U39	U38	R70

Table 170-3. DAC Amplifier Potentiometers

The Current Source

Figure 170-9 shows the current source. Output current flows through the 100 ohm resistor and the drive transistors to the load. The voltage drop across the 100 ohm sense resistor, and hence, the output current, is set by the output voltage of the operational amplifier. The potential at the inverting node of the amplifier is the result of the 0-10 volt output and the voltage drop across the 100 ohm sense resistor. The amplifier output voltage is set so that the voltage at the non-inverting node is equal to the voltage at the inverting node. This node is offset from ground by the offset circuitry to create the drive for the 4 mA offset.

In normal operation, Q14 (Q17, Q20, Q23) is turned off. The voltage drop across the 2 kilohm resistor located between the base of the drive transistors and the output of the amplifier is a few millivolts. When the load resistance is such that the voltage drop across the load exceeds the compliance range (10 V) of the current source, the current flowing from the base of the drive transistors becomes excessive, which causes a voltage drop that approaches one volt. The voltage drop creates enough drive to turn Q14 (Q17, Q20, Q23) on, thus connecting the output of the operational amplifier to the inverting node. The voltage output of the amplifier is forced to the offset voltage on the non-inverting node of the amplifier.

GENERAL MAINTENANCE

The Analog Output Option PCA normally does not require cleaning unless dirt, dust, or other contamination is visible on the surface. Follow PCA cleaning instructions in Section 4 of this manual.

PERFORMANCE TESTS

There are two performance tests for the 2280B-170 Analog Output. The first test is the Address Response test. This test verifies that the mainframe controller assembly can communicate properly with the Analog Output with the address switch set to positions that test all address switch signals. The second test is the accuracy verification test. This ensures that all analog outputs on the assembly are within specifications.

The performance tests verify that the Analog Output performs properly and meets it's specified accuracy tolerances. If it is determined that calibration of the assembly is required, refer to the Calibration section that immediately follows the performance tests in this section.

Address Response Performance Test

WARNING

THE DATA LOGGER CONTAINS HIGH VOLTAGES THAT CAN BE DANGEROUS OR FATAL. ONLY QUALIFIED PERSONNEL SHOULD ATTEMPT TO SERVICE THE EQUIPMENT. TURN OFF THE DATA LOGGER AND REMOVE ALL POWER SOURCES BEFORE PERFORMING THE FOLLOWING PROCEDURE.

- 1. Turn the Data Logger keyswitch to the POWER OFF position. Disconnect the line power or battery input power and all other high voltage inputs.
- Remove all A/D Converters (2280A-161), Digital I/O (2280A-168), Analog Outputs (2280B-170), Counter/Totalizers (2280B-167) options from the Data Logger.
- 3. Install the Analog Output to be tested in the uppermost option slot of the Data Logger.

170/Analog Output Option



Figure 170-9. The Current Source

- 4. Reconnect line or battery power to the Data Logger
- 5. Set the Channel Decade switches on the rear panel of the Analog Output to 00.
- 6. Turn the keyswitch to PROGRAM.
- 7. Verify the ability of the mainframe controller to communicate with the Analog Output by executing the System Diagnostic test as shown in Table 170-4.

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT
1 2 3 4 5 6 7	S ENTER 7 ENTER 00 ENTER	MAIN MENU CHOICE <m for="" menu="">? A <s> SYSTEM DIAGNOSTICS S: DEVICE TO TEST <1-7>? 1 S<7> SERIAL LINK CHANNEL NUMBER = CO CHANNEL NUMBER = 00 TEST IN PROGRESS</s></m>

Table 170-4. Address Response Test Programming Steps

- 8. Following the execution of step 7 in Table 170-4, the Data Logger should have either TEST PASSED or TEST FAILED displayed. If TEST FAILED is displayed, the Analog Output cannot properly communicate with the mainframe controller with the current channel decade selected.
- 9. Depress the EXIT key twice. The display will read MAIN MENU CHOICE <M FOR MENU>? A
- 10. Repeat steps 5 through 9 with channel decade switch selections of 01, 02, 04, 08, 10, 20, 40, and 80. At step 6 of Table 170-4 a number ten times the switch selection should be entered. For example, when 40 is selected in the switches, 400 should be entered at step 6.
- 11. The address response test is complete. Continue with the accuracy verification test if you are performing a complete verification test of the Analog Output (Option 2280B-170).

Accuracy Verification Test

WARNING

THE DATA LOGGER CONTAINS HIGH VOLTAGES THAT CAN BE DANGEROUS OR FATAL. ONLY QUALIFIED PERSONNEL SHOULD ATTEMPT TO SERVICE THE EQUIPMENT. TURN OFF THE DATA LOGGER AND REMOVE ALL POWER SOURCES BEFORE PERFORMING THE FOLLOWING PROCEDURE.

- 1. Turn the Data Logger keyswitch to the POWER OFF position. Disconnect the line power or battery input power and all other high voltage inputs.
- 2. Install the Analog Output to be tested in the uppermost option slot of the Data Logger. Set the Channel Decade switches to 00 on the back of the Analog Output.
- 3. Reconnect line or battery power to the Data Logger.
- 4. Turn the keyswitch to PROGRAM.

CAUTION

The exposed screws visible on the top of the Analog Output connector block can be probed only if it is screwed down tightly, otherwise, it does not make contact with the output from the assembly.

5. Use the multimeter and verify the Analog outputs are within tolerance of their zero percent output values as given in Table 170-5.

Table 170-5 Output Values and Tolerances With Zero Percent Outputs

OUTPUT SIGNAL	OUTPUT VALUE	TOLERANCE	TER	MINAL	PAIR	FOR E	EACH C	HANNEI	ـــــــــــــــــــــــــــــــــــــ	
			0+	0-	1+	1-	2+	2-	3+	3-
0 to 10V -5 to +5V 4 to 20mA	-4.997V	+/- 0.010V +/- 0.010V +/- 0.020mA	•	2 3 5	-	7 8 10	11 11 14	12 13 15	••	17 18 20

6. Program the Data Logger to output full scale outputs from the Analog Output by performing the programming sequence in Table 170-6.

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">? A</m>
2	E	<e> ERASE ALL OF PROGRAM MEMORY</e>
2 3	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>
4	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>
5	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>
5 6 7 8	ENTER	CHANNEL NUMBER (OR BLOCK) = CO
7	C03	CHANNEL NUMBER (OR BLOCK) = CO3
	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
9	ENTER	A: CHANNEL FUNCTION <a-z>? P</a-z>
10	0	A <o> ANALOG OUTPUT</o>
11	ENTER	AO: CHANNEL MENU CHOICE <1-5>? 1
12	3	AO<3> CHANNEL PROCEDURE
13	ENTER	CP:
14	CX=1.0	CP: CX=1.0
15	ENTER	CP:
16	ENTER	AO: CHANNEL MENU CHOICE <1-5>? 4
17	EXIT	A: CHANNEL FUNCTION <a-z>? O</a-z>
18	EXIT	CHANNEL NUMBER (OR BLOCK) = CO3
19	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>
20	K	<k> PROGRAM A SCAN GROUP</k>
21 22	ENTER	SCAN GROUP NUMBER = 0
22	ENTER ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P K: SCAN GROUP MENU CHOICE <1-5>? 1</p,c,d,l>
23	2	K: SCAN GROUP MENU CHOICE (1-5)? 1 K<2> SCAN GROUP CHANNEL LIST
25	ENTER	CL:
26	C03	CL: C03
27	ENTER	CL:
28		K: SCAN GROUP MENU CHOICE <1-5>? 3
29		SCAN GROUP NUMBER = 0
30		MAIN MENU CHOICE <m for="" menu="">? A</m>
31		SCAN GROUP NUMBER = 0
32	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>

Table 170-6. Accuracy Verification Test Program

7. Using the multimeter, verify that the outputs of the Analog Output are within tolerance of their full scale output values as given in Table 170-7.

CAUTION

The exposed screws visible on the top of the Analog Output connector block can be probed only if it is screwed down tightly, otherwise, it does not make contact with the output from the assembly.

OUTPUT SIGNAL	OUTPUT VALUE	TOLERANCE	TER	MINAL	PAIR	FOR	EACH (CHANNE		
<u> </u>			0+	0-	1+	1-	2+	2-	3+	3-
0 to 10V -5 to +5V 4 to 20mA	4.997V	+/- 0.010V +/- 0.010V +/- 0.020mA	1 1 4	-	6 6 9	7 8 10	11 11 14	12 13 15	16 16 19	17 18 20

Table 170-7. Output Values and Tolerances with Full Scale Outputs

8. The Analog Output assembly performance test is complete.

CALIBRATION

The calibration sequence for the 2280B-170 Analog Output is provided in this section. The results of the accuracy verification test in the performance test section will indicate whether calibration of the Analog Output is required. Perform the calibration only if it is required.

WARNING

THE DATA LOGGER CONTAINS HIGH VOLTAGES THAT CAN BE DANGEROUS OR FATAL. ONLY QUALIFIED PERSONNEL SHOULD ATTEMPT TO SERVICE THE EQUIPMENT. TURN OFF THE DATA LOGGER AND REMOVE ALL POWER SOURCES BEFORE PERFORMING ANY OF THE PROCEDURES IN THIS SECTION.

Analog Output Calibration Procedure

The following step by step procedure is used to calibrate the 2280B-170. The steps must be performed in order.

- 1. Turn the Data Logger front panel keyswitch to the POWER OFF position.
- 2. Disconnect the Data Logger Power input and all other high voltage inputs.
- 3. Remove all A/D Converters (2280A-161), Digital I/O (2280A-168), Analog Outputs (2280B-170), Counter/Totalizers (2280B-167) options from the Data Logger.
- 4. Remove the Analog Output to be calibrated from the mainframe chassis and install the Calibration/Extender fixture (Fluke Part Number 648741) in place of the Analog Output. Install the Analog Output assembly on the Calibration/Extender fixture.
- 5. Set the channel decade switch on the rear panel of the Analog Output to 00.
- 6. Reconnect the Data Logger ac line or battery power input.

7. Turn the keyswitch to the PROGRAM position.

)

- 8. Set the digital multimeter to read +10V with 0.0001V resolution.
- 9. Connect the positive test lead of the multimeter to terminal 2 on the Analog Output connector and the negative lead to terminal 21.
- 10. Calibrate the -10 volt reference. Adjust R99 such that the voltage measured between connector terminals 2 and 21 is 10.000V within a tolerance of +/- 0.0005V.
- 11. Connect the positive test lead of the multimeter to terminal 2 on the connector and the negative lead to terminal 3.
- 12. Calibrate the 5 volt reference. Adjust R100 such that the voltage measured between connector terminals 2 and 3 is 5.000V within a tolerance of +/-0.0005V.
- 13. Program the Data Logger to set the outputs on channels 0, 1, 2, and 3 to their full scale values by performing the programming sequence in Table 170-6. This is the same program sequence used in the performance test.
- 14. Calibrate the full scale outputs for channels 0, 1, 2, and 3. For each channel, adjust the appropriate pot such that the voltage measured is 9.9976V within a tolerance of +/- 0.0005V. Refer to Table 170-8 for terminal and adjustment pot identification. The voltage outputs are now calibrated. If the 4 to 20mA current outputs are not needed, skip the current output calibration and proceed with step 21.

POSITIVE TERMINAL	NEGATIVE TERMINAL	ADJUSTMENT POT	
1	2	R61	
6	7	R64	
11	12	R67	
16	17	R70	
	TERMINAL	TERMINAL TERMINAL	TERMINAL TERMINAL 1 2 R61 6 7 R64 11 12 R67

Table 170-8. Full Scale Voltage Calibration Adjustments

- 15. Power down the Data Logger and install the jumper on the Analog Output at W1 such that pins 3 and 4 are connected. This disables the 4mA offset.
- 16. Power up the Data Logger and depress the SINGLE SCAN and then the ENTER key. This will put the outputs at their full scale output levels.
- 17. Calibrate the current outputs for channels 0, 1, 2, and 3. For each channel, adjust the appropriate pot such that the current measured current is 15.996mA within a tolerance of +/- 0.001mA. Refer to Table 170-9 for terminal and adjustment pot identification.

CHANNEL	POSITIVE TERMINAL	NEGATIVE TERMINAL	ADJUSTMENT POT	
0	4	5	R75	
1	9	10	R80	
2	14	15	R85	
3	19	20	R90	

Table	170-9.	Full	Scale	Current	Calibration	Adjustments	(Without (Offset)
-------	--------	------	-------	---------	-------------	-------------	------------	---------

- 18. Power down the Data Logger and return jumper W1 such that pins 1 and 2 are connected. This enables the 4mA offset.
- 19. Power up the Data Logger and depress the SINGLE SCAN and then the ENTER key. This will put the outputs at their full scale output levels.
- 20. Calibrate the current outputs for channels 0, 1, 2, and 3. For each channel, adjust the appropriate pot such that the current measured current is 19.996mA within a tolerance of +/- 0.001mA. Refer to Table 170-10 for terminal and adjustment pot identification.

Table 170-10. Full Scale Current Calibration Adjustments (With Offset)

CHANNEL	POSITIVE TERMINAL	NEGATIVE TERMINAL	ADJUSTMENT POT
0	4	5	R77
1	9	10	R82
2	14	15	R87
3	19	20	R92

21. The calibration of the Analog Output is now complete. Power down the Data Logger. Remove the Analog Output from the Calibration/Extender Fixture. Remove the Calibration/Extender Fixture from the Data Logger. Install the Analog Output in the chassis and set the channel decade switch for use within your Data Logger system. Install the other hardware that may have been removed to calibrate the Analog Output.

LIST OF REPLACEABLE PARTS AND SCHEMATIC DIAGRAM

An illustrated list of replaceable parts for the Analog Output Option is given in Table 170-11. For parts ordering information, see Section 6 of the 2280 Series Service Manual. A schematic diagram for the Analog Output Option is given in Figure 170-10.

				TABLE 170-11. 22808-170 ANALOG DUTPUT (SEE FIGURE 170-10.)	PCA				N
C 1, 13-15 CAP_AL_2700F_+100-102, 20V CAUSA CAUSA CAUSA CAUSA A C 3 CP_CER, 3200F_+-03, 30V, C0C 520359 69733 520576 1 C A CP_CER, 3200F_+-03, 30V, C0C 520357 57466 PETIJS 1 C A CAP_ICE, 1000F_+-102, 30V, Z3U 510157 520857 1 1 C A CAP_ICE, 1000F_+-102, 30V, Z3U 510137 51466 PETIJS 1 1 CAP_ICE, 0.20F_+-102, 30V, Z3U 510137 51466 PETIJS 1 1 1 CAP_ICE, 0.20F_+-102, 30V, Z3U 510137 51466 PETIJS 1	DESIGNATOR				STOCK	SPLY	PART NUMBER		0 T E
C 5 CAP,TA,YUF,-102,33V CAP CAP,CR,33V CAP CAP,CR,1,0UF,+-202,35V CAP CAP,CR,1,2UF,-202,35V CAP CAP,CR,1,2UF,-202,35V CAP CAP,CR,1,2UF,-202,35V CAP CAP CAP,CR,1,2UF,-202,35V CAP CAP CAP,CR,1,2UF,-202,35V CAP CAP,CR,0,22UF,-202,35V CAP CAP CAP,CR,0,22UF,-202,35V CAP CAP CAP,CR,0,22UF,-202,5V SAP CAP CAP CAP,CR,0,22UF,-202,5V SAP CAP CAP CAP,CR,0,22UF,-102,50V,25S SAP CAP CAP<	A-JNUMERIUS		· -	DESCRIFTION					E
C 5 CAP,TA,YUF,-102,33V CAP CAP,CR,33V CAP CAP,CR,1,0UF,+-202,35V CAP CAP,CR,1,2UF,-202,35V CAP CAP,CR,1,2UF,-202,35V CAP CAP,CR,1,2UF,-202,35V CAP CAP CAP,CR,1,2UF,-202,35V CAP CAP CAP,CR,1,2UF,-202,35V CAP CAP,CR,0,22UF,-202,35V CAP CAP CAP,CR,0,22UF,-202,35V CAP CAP CAP,CR,0,22UF,-202,5V SAP CAP CAP CAP,CR,0,22UF,-202,5V SAP CAP CAP CAP,CR,0,22UF,-102,50V,25S SAP CAP CAP<					602656			4	
C S CAP, TA, JUF,102, 33V CAP	C 2			CAP, AL, 330UF, +100-10%, 25V	614404	89536	614404	1	
C S CAP, TA, JUF,102, 35V CAP				CAP,CER,5600PF,+-5%,50V,COG	528596	89536	528596	1	
C 6 DAP, AL, 22UF, +-203, 33V 453084 74440 RLR-FX 1 C 9 (7), 23, DAP, DER, 0.52UF, +-203, 50V, 25U 435707 77403 711-050-6401-1057 1 C 9 DAP, DER, 0.52UF, +-203, 50V, 25U 357160 56724 1 1 CAP, DER, 0.52UF, +-103, 100V 357124 1 1 CAP, DER, 0.6012F, +-103, 100V, 25R 10072 71530 671224 1 C DAP, DER, 0.6012F, +-103, 100V, X5R 10372 71530 671224 1 1 CAP, DER, 0.6012F, +-103, 100V, X5R 10372 87333 57164 R070-100V 1 C 21 CAP, DER, 1200FF, +-202, 100V, CDL 157235 87464 80734 350291 4 C 32, 33, 44 CAP, DER, 1200FF, +-202, 100V, CDL 157237 15629 196015X00200E4 4 C 33 34 C-P, DER, 1200FF, +-202, 100V, CDL 157271 12012-14100-USR-122H 4 C 33 34 CAP, CER, 120FF, +-22, 100V, CDL 101273 1202					528539	51406	RPE113	1	
C B CCAP_(ES, 1, 00F, +-20X, 50V, ZSU 35782 72922 0131-035-061-10574 1 C 25.30 CAP_CER, 0.22UF, -r-0X, 100V 359124 97316 359124 1 C 25.30 CAP_CER, 0.22UF, -r-0X, 100V 359124 97316 359124 1 C 12 CAP_CER, 0.00FF, -r-1X, 100V 359124 97316 369124 1 C 12 CAP_CER, 100FF, -r-1X, 100V, 00V, X5X 137605 56289 1604704 3 C 221 CAP_CER, 100FF, -r-2X, 100V, COV 513676 91364 80377 1 C 231, 33, 45 CAP_CER, 1200FF, +-20X, 100V, X7R 358237 1512-1600-0056 4 C 333 34, 40 CAP_TA, 2.2UF, +-20X, 100V, X7R 358237 75922 121-A100-USR-122H 4 C 337 34, 40 CAP_TA, 2.2UF, +-20X, 100V, X7R 358237 72922 121-A100-USR-122H 4 C 337 34, 40 CAP_CER, 220FF, +-20X, 100V, COC 512871 77922 121-								1	
C 9, 19, 23, CAP,CER,0.22UF,+-20X,50V,X3U 519157 51406 RFE1123224H50V 9 C 10 CAP,CER,0.0012UF,+-10X,50V,X3S 307134 65210 647134 1 C 11 CAP,CER,0.0012UF,+-10X,50V,X3S 307134 65210 CF122 1 C 14 18 CAP,CER,0.0012UF,+-10X,50V,X3S 307134 643304 32272 140134 32772 140134 14114 14114 14114 14114 14114 14114 14114 14114 14114 14114 14114 14114 1								1	
C 23 30 519157 C 10 CAP, POLYES, D. 47UF, +-102, 100V 339124 97336 369124 1 C 11 CAP, CER, 1000F, +-102, 500V, 257 160727 17378		~ 7						1	
C 10 CAP, PLUYES, 0.47UF, +-102, 100V 339124 97354 349124 1 C 12 CAP, CER, 100F, 1-102, 500V, 25R 106/312 71570 CF122 1 C 12 CAP, CER, 0.0012/F, +-102, 500V, 25R 106/312 71570 CF122 1 C 21 CAP, CER, 10FF, +-02, 106V, CCH 31233 51446 ADD371 97354 322772 1 C 22, 24, 59, CAP, CER, 127P, +-0.325F, 106V, CCH 31238 51446 ADD3745 322772 1 C 30, 44, S4, CAP, CER, 2200FF, +-20X, 100V, X7R 330083 73902 8121-A100-U5R-122H 4 C 33, 34, 49 CAP, CER, 1200FF, +-20X, 100V, X7R 330083 72902 8121-A100-U5R-122H 4 C 33, 34, 49 CAP, CER, 20FF, +-20X, 100V, X7R 330083 72902 8121-A100-U5R-122H 4 C 33, 34, 40 CAP, CER, 20FF, +-20X, 100V, X7R 330083 72902 8121-A100-U5R-122H 4 C 34 CAP, CER, 20FF, +-20X, 100V, X7R 1047371 72902 8121-A100-U5R-122H 4 C 37, 45, CAP, CER, 20FF, +-20X, 100V, CDC 512871 9100 11		23,		LAF, LER, 0.220F, 4-204, 300, 230		21400	KrE111250224650V	,	
C 11 CAP, CER, JOBOPF, +-102, SOUV, X5 337806 55289 Collaboration 1 C 12 CAP, ER, 0.0010F, +-102, SOUV, X5R 10333 57806 55289 10133 64837-0100V 1 C 12 CAP, ER, 0.0010F, +-202, 100V, COH 3333 542772 1 1 C 21 CAP, CER, 1.7F, +-203, 100V, COH 358271 19734 542772 1 C 22, 24, 59, CAP, CER, 1.200FF, +-203, 100V, COH 358271 19734 358271 4 C 31, 38, 45, CAP, CER, 1.200FF, +-203, 100V, X7R 358283 358291 14 C 33, 34, 40 CAP, CER, 1.200FF, +-203, 100V, X7R 358283 75902 121-A100-USR-122H 4 C 34, 35, 40 CAP, CER, 2.20FV, 4.22, 100V, COC 51817 1 C 34, 45, CAP, CER, 2.20FV, +-22X, 100V, COC 51817 1 1 C 34 51271 1 1 1 1 C 34				CAR POLYES & ATUE +-107 100V		99574	369174	4	
C 12 CAP,CER, 0.0012/F,+-10X,300V,25R 104732 71570 CF122 1 C 14 SCAP,CER,0012/F,+-10X,300V,CDC 51333 51406 KBD70-100V 1 C 20 CAP,CER,1PF,+-2X,100V,CDC 51333 51406 KBD70-100V 1 C 20 CAP,CER,1PF,+-2X,100V,CDC 515333 51406 KBD70-100V 1 C 30, 35, 45, CAP,CER,200FF,+-20X,100V,X7R 356291 97543 356291 4 C 31, 35, 40, CAP,CER,20FF,+-20X,100V,X7R 356291 97543 356291 1 C 33, 36, 40- CAP,TA,2.2UF,+-20X,100V,X7R 356291 1940225X0020HA1 17 C 35, 45, CAP,CER,20FF,+-2X,100V,COC 53319 94222 516 3 C 42, 44 51, CAP,CER,20FF,+-2X,100V,COC 53319 94222 515 3 C 42, 44 51 DIDDE,S1, 20 F1V, 1.0 APF 37412 94731 14090 52 C 41 10								i	
C 16 16 CAP, AL, ATUF, +-20X, 14V 44330 09753 643304 3 C 20 CAP, CER, 12PF, -2X, 160V, CCH 32277 01335 3160, 60, 80070-160V 1 C 21 CAP, CER, 12PF, -202, 20V 3350, 21 01536 350271 4 C 31 38, 45 CAP, CER, 2200PF, +-20X, 100V, X7R 3350291 07536 350291 4 C 33 34, 40- CAP, CER, 1200PF, +-20X, 100V, X7R 3350291 07536 350291 4 C 33 34, 40- CAP, CER, 1200PF, +-20X, 100V, X7R 3350291 072902 0121-A100-USR-122H 4 C 33 34, 40- CAP, CER, 1200PF, +-20X, 100V, X7R 3350291 141927 7 1 C 37, 45 1. CAP, CER, 120PF, +-20X, 100V, X7R 30736 512071 1 1 C 37, 45 1. CAP, CER, 120PF, +-20X, 100V, CDC 512071 1 1 1 C 37, 45 1. CAP, CER, 120PF, +-22X, 100V, CDC 512071 1 1 1 1 1 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>i</td> <td></td>								i	
C 20 CAP_CER, 1PF, +-2X, 100V,COH 512335 51406 R04776 10 C 21 CAP_CER, 1PF, +-20X, 10V,COH 502772 07535 352712 10 C 22, 24, 57, CAP_TER, 1, 7F, 1-902, 20V 100V,COH 50278 07535 352291 4 C 22, 24, 57, CAP_CER, 2200PF, +-20X,100V,XTR 358283 738281 105720 8121-4100-USR-122H 4 C 32, 39, 46, CAP_CER, 120PF, +-20X,100V,XTR 358283 738281 19225X0020HA1 17 C 43 S3<36, 40-								3	
$ \begin{bmatrix} c & 21 & cAP, CER, 4.7PF, 4-0.25F, 100V, COH 32272 07536 35272 0 1 $	C 20							1	
C 60, 66, 47 519, 846 519, 846 C 32, 39, 46, CAP, CER, 1200PF, +-20X, 100V, X7R 358271 9533, 358271 4 C 32, 39, 46, CAP, CER, 1200PF, +-20X, 100V, X7R 358271 72962 B121-A100-U5R-122H 4 C 33, 36, 40- CAP, TA, 2.2UF, +-20X, 100V, X7R 358271 72962 B121-A100-U5R-122H 4 C 37, 44, 51, CAP, CER, 0.01UF, +-20X, 100V, X7R 361727 56289 196025X0020HA1 17 C 47-50, 54- 161927 161927 161927 161927 17 C 37, 44, 51, CAP, CER, 0.01UF, +-20X, 100V, X7R 407331 72902 B121-A100-U5R-103H 4 C 64 CAP, CER, 22PF, +-2X, 100V, CGG 512871 91363 512871 1 C 64 CAP, CER, 20PTV, 1.0 APP 373412 04713 1444333 10 C 7 13 7100E, S1, 190 7100, 14443341 2 23232 23710 14444832 2 C 7 100E, S1, 190 7100, 144544 334341 012751 144002 5 C					362772	89536	362772	1	
C 31, 38, 45, CAP,CER,2200FF,+-20X,100V,X7R 330231 9534 35291 4 52, 39, 46, CAP,CER,1200FF,+-20X,100V,X7R 330233 72962 8121-A100-W5R-122H 4 53, 36, 40- CAP,CER,1200FF,+-20X,100V,X7R 330233 72962 8121-A100-W5R-122H 4 537, 45, 51, CAP,CER,0.01UF,+-20X,100V,X7R 407361 72962 8121-A100-W5R-103H 4 407361 72962 8121-A100-W5R-103H 4 72 1000F,51, 20 FIV, 1.0 APP 33041 01295 1M4062 2 50025 0079 530153-2 1 50025 0079 530153-2 1 50025 0079 530153-2 1 50025 0079 530153-2 1 50025 0079 530 4530 8 41 1 NYLON, 51EH:DE-093', L=.115' 638450 8536 458450 8 41 2 SCREW 114223 8536 414232 2 50026 MACH,FIP, 51L, 6-32X3/8 110270 8534 110270 5 513716 0535 433710 1 10 FIL F 1 COVER, AMALG/DUTFUT 72973 89536 73276 31 F 1 COVER, AMALG/DUTFUT 72973 89536 73276 31 F 1 COVER, SMALGE/DUTFUT 72974 89536 434531 3 50744 41223 8536 414231 2 50744 41223 8536 11 F 1 COVER, SMALGE/DUTFUT 729743 89536 434531 3 F 2 SCREW 11 EXERT_EDEC CONN. ACCESS. 513776 9536 543710 1 F 1 COVER, SMALGE/DUTFUT 729743 89536 74713 203906 1 F 2 SCREW 10 SCREW 100000 CR251-4-57516 1 F 1 COVER, SMALGE/DUTFU 12000 8753	C 22, 24,	59,		CAP, TA, 15UF, +-20%, 20V	519686	56289	196D156X0020KE4	6	
C 52		67							
C 32, 39, 44, CAP,CER,1200FF,+-20X,100V,X7R 350203 729C2 8121-A100-USR-122H 4 53 C 33-34, 40- C AP,CER,1200FF,+-20X,20V 161927 57, 45, C 47-50, 54- C 37, 44, 51, CAP,CER,0.01UF,+-20X,100V,X7R 407341 729C2 8121-A100-USR-103H 4 C 40- C 47-50, 54- C 47-50, 54- C 47,CER,120FF,+-2X,100V,CDG 543819 04222 512871 1 C 47-510E,S1, 59 F1V, 1.0 AMP 379412 04713 114933 10 C 40- C 41, 4 51, CAP,CER,120FF,+-2X,100V,CDG 543819 04222 512871 1 C 47-51, 100E,S1, 59 F1V, 1.0 AMP 33491 01295 114402 5 C 41, 15 JDDE,S1, 100 F1V, 1.0 AMP 33491 01295 114402 5 C 14, 15 JDDE,S1, 100 F1V, 1.0 AMP 33491 01295 114402 5 C 14, 15 JDDE,S1, 100 F1V, 1.0 AMP 33491 01295 114402 5 C 14, 15 JDDE,S1, 100 F1V, 1.0 AMP 33491 01295 114402 5 C 14, 15 JDDE,S1, 100 F1V, 1.0 AMP 33491 01295 114402 5 C 14, 15 JDDE,S1, 100 F1V, 1.0 AMP 33491 01295 114402 5 C 14, 15 JDDE,S1, 100 F1V, 1.0 AMP 33491 01295 114402 5 C 14, 15 JDDE,S1, 100 F1V, 1.0 AMP 33491 01295 114402 5 C 14, 15 JDDE,S1, 100 F1V, 1.0 AMP 33491 01295 114402 5 C 14, 15 JDDE,S1, 100 F1V, 1.0 AMP 33491 01295 114402 2 C 14, 15 JDDE,S1, 100 F1V, 1.0 AMP 33491 01295 114402 5 C 14, 15 JDDE,S1, 100 F1V, 1.0 AMP 33491 01295 114402 2 C 2 MARHR 110270 05736 110270 5 1 FUENCH, 174 K1, 1-04, 250V 11402 40530 09736 110270 5 1 FUENCH, 174 K1, 1-04, 520X 1110270 5 C 2 MARHR 110270 05736 114222 2 C 2 MARHR 110270 05736 114222 2 C 2 MARHR 110270 05736 114222 2 C 2 MARHR 110270 11422 05756 114222 2 C 2 MARHR 110270 05736 114222 2 C 2 MARHR 110270 11422 05756 114222 2 C 2 MARHR 110270 05736 114222 2 C 2 MARHR 110270 05736 114222 2 C 2 MARHR 110, 10, 100 U, 07 -020 47537 07413 HF5106 1 MP 4 FUENCH, 0160 HARS, 5, 0-32N 44351 05736 44351 05736 4 C 2 MARHR 11, 7, 20, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7,		45,		CAP,CER,2200PF,+-20%,100V,X7R		89536	358291	4	
C 53. 33-36, 40 CAP, TA, 2.2UF, +-20X, 20V 358203 161927 36209 196D225X0020HA1 17 C 43. 37, 45. 58. 59. 59. 59. 59. 59. 59. 59. 59. 59. 59									
C 33- 33. 40- C 43 C 47- 50. 54- C 57. 45. C 37. 44, 51. C 49. CEP, 22PF, +-22X, 160V, CCC S 50 C 41. C 49. CEP, 22PF, +-2X, 160V, CCC S 512071 C 47. 44. C 49. CEP, 22PF, +-2X, 160V, CCC S 512071 C 47. 44. C 49. CEP, 22PF, +-2X, 160V, CCC S 512071 C 47. 44. C 49. CEP, 22PF, +-2X, 160V, CCC S 512071 C 47. 44. C 49. CEP, 22PF, +-2X, 160V, CCC S 512071 C 47. 44. C 49. 14. C 14		46,		CAP, CER, 1200PF, +-20%, 100V, X7R		72982	8121-A100-W5R-122M	4	
C 43 161927 C 57, 45 161927 C 57, 45 161927 C 57, 45 161927 C 53 CAP, CER, 0.01UF, +-20X, 100V, CRC 512071 1 C 54 CAP, CER, 120FF, +-2X, 100V, CRC 512071 1 C 64 CAP, CER, 120FF, +-2X, 100V, CRC 512071 1 1 C 64 CAP, CER, 120FF, +-2X, 100V, CRC 512071 1 1 C 7 B, 11, * 10DE, SI, 120 F, +-2X, 100V, CRC 512071 1 1 C 7 B, 11, * 10DE, SI, 120 F, +-2X, 100V, CRC 512071 1 1 C 7 B, 11, * 10DE, SI, 120 F, +-2X, 100V, CRC 512071 1 1 C 7 B, 12, * 10DE, SI, 120 F, +-2X, 100V, CRC 512071 1 1 C 7 B, 14, * 10DE, SI, 120 F, +-2X, 100V, CRC 512071 1 1 C 7 B, 14, * 10DE, SI, 120 F, +-2X, 100 F, 100 F, 10125 1 1 1 C 7 B, 14, * S12071 1 1 1 1 C 7 B, 14, * S12071 1							10/0005/000/144		
$ \begin{bmatrix} -47 - 50, 54 - 161927 \\ 1$		40-	•	LAM, 1A, 2.200, +-202, 20V		295588	1760225X0020HA1	17	
$ \begin{array}{c} C & 57, 45 \\ C & 57, 45 \\ C & 57, 45 \\ C & 58 \\ C & 58 \\ C & 58 \\ C & 58 \\ C & 51 \\ C & 41 \\ C & 62 \\ C & 61 \\ C & CAP, CER, 0.01UF, +-20X, 100V, XTR & 407341 \\ C & 70 \\ C & 70 \\ C & 70 \\ C & 71 \\ C & 62 \\ C & 71 \\ C & 61 \\ C & CAP, CER, 120F, +-2X, 100V, COC \\ C & 512071 \\ S & 512071 \\ C & 61 \\ C & CAP, CER, 120F, +-2X, 100V, COC \\ S & 512071 \\ $		R A							
C 37, 44, 51, CAP, CER, 0.01UF, +-202, 100V, X7R 407361 7292 8121-A100-USR-103H 4 C 61 CAP, CER, 22PF, +-2X, 100V, COG 512071 9736 512071 1 C 62 CAP, CER, 22PF, +-2X, 100V, COG 512071 9736 512071 1 C 62 CAP, CER, 22PF, +-2X, 100V, COG 512071 97412 04713 1N4733 10 C 62 -44 CAP, CER, 120PF, +-2X, 100V, COG 512071 97412 04713 1N4733 10 C 7 9, 13 DIDDE, SI, 100 PIV, 1.0 AHP 37712 04071 1N4002 2 CR 14, 15 DIDDE, SI, 100 PIV, 1.0 AHP 507313 06079 330153-2 1 F 1 FUSE, 1/4 X 1-1/4, FAST, 1.0A, 320V 369819 71400 ACC1 1 1 F 1 FUSE, 1/4 X X 1-1/4, FAST, 1.0A, 320V 369819 71400 ACC1 1 1 F 1 MCREMACH, FHP, STL, 6-32X3/8 110429 69536 656450 5 H 2 MCREMACH, FHP, STL, 6-32X3/8		54~	•						
C 58 CAP.CER.22PF.+-2X.100V.COC 512871 1 C 62-64 CAP.CER.120PF.+-2X.100V.COC 512871 1 C 62-64 CAP.CER.120PF.+-2X.100V.COC 512871 1 C 7 C. 1.1 # DIODE.SI. 50 PIV. 1.0 AHP 379412 2713 C 7 C. 1.2 # 379412 2713 114933 10 C 7 C. 1.2 # DIODE.SI. 100 PIV. 1.0 AHP 379412 2711 114473 2 C 7 1.0 P. 50.7131 83063 VK120 2 2 C 7 1.0 P. 50.7130 330631 VK120 2 2 C 7 1.0 P. 50.7130 330631 VK120 2 1 JUMPER, RECEPTACLE 530253 0077 5306153-2 1 1 H 1 NTLON, STEN:DD=.073*, L=.115* 558450 8536 16370 5 H 2 JSCREW, MACH, FNP, STL, 6-32X3/8 114323 737341 1 H 4 WASHER 110472 87536 163710 1 H 4 WASHER 1144431		54		CAP CEP & ATHE +-207 (AAV Y78		77097	8121-4140-458-1438	Δ	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		51,		CHI (CLK) 010101 (+= 20%) 1000 (% 1K		12702		-	
C 42- 44 CAP, CER, 120PF, 4-22, 100%, COG 543819 04222 SR15 3 CAP, CER, 12, CAP, CER, 120PF, 4-22, 100%, COG 379412 04713 114933 10 CR 12, 13 DIDDE, SI, 20 PIV, 1.0 AMP 379412 04713 114933 10 CR 12, 13 DIDDE, SI, 100 PIV, 1.0 AMP 50773 103003 VSK120 2 CR 14, 15 * DIDDE, SI, 100 PIV, 1.0 AMP 50773 103003 VSK120 2 CR 14, 15 * DIDDE, SI, 100 PIV, 1.0 AMP 50773 103003 VSK120 2 LE 1 JUMPER, RECEPTACLE 530233 07910 114448 2 JUMPER, RECEPTACLE 360419 71400 ACC1 1 H 1 NYLON, SIEH: 0D=.093*, L=.115* 658450 09536 658450 0 H 2 WASHER 110270 89536 110270 5 H 2 SCREW, MACH, FMP, SIL, 4-32X370 114233 22 J 1 POLARIZING INSERT, EDGE CONN. ACCESS. 543710 89536 110672 2 J 1 POLARIZING INSERT, EDGE CONN. ACCESS. 543710 89536 110672 2 J 1 POLARIZING INSERT, EDGE CONN. ACCESS. 543710 89536 172060 1 HP 2 SFACER, SWAGE, NRD, BRASS, 6-32X0.250 446351 3 HP 3 CARLE, SWAGE, NRD, BRASS, 6-32X0.250 446351 3 HP 4 FUEF HLDR, CLIP, PCB, 1/4 DIA FUE 405219 91833 3227 2 LE HLDR, CLIP, PCB, 1/4 DIA FUE 405219 91833 3227 2 LE HLDR, CLIP, PCB, 1/4 DIA FUE 405219 91833 3227 2 LE HLDR, CLIP, PCB, 1/4 DIA FUE 405219 91833 3227 2 LE HLDR, CLIP, PCB, 1/4 DIA FUE 405219 91833 3227 2 LE HLDR, CLIP, PCB, 1/4 DIA FUE 405219 91833 3227 2 LE HLDR, CLIP, PCB, 1/4 DIA FUE 405219 91833 3227 2 LE HLDR, CLIP, PCB, 1/4 DIA FUE 405219 91833 3227 2 LE HLDR, CLIP, PCB, 1/4 DIA FUE 405219 91833 3227 2 LE HLDR, CLIP, PCB, 1/4 DIA FUE 405219 91833 3227 4 HP 5 PAC, SHIELDING, IRANSFARENT, 12*X14* 400983 09536 586107 1 LE HLDR, CLIP, PCB, 1/4 DIA FUE 405219 91833 3227 4 LE HLDR, CLIP, PCB, 1/4 DIA FUE 405219 91833 3227 4 LE HLDR, CLIP, PCB, 1/4 DIA FUE 405219 91833 3227 4 LE HLDR, CLIP, PCB, 1/4 DIA FUE 405219 91833 3227 4 LE HLDR, CLIP, PCB, 1/4 DIA FUE 405219 4 HP 5 PAC, 414540 4 LE 4 HL 7, 20, TRANSISTOR, SI, NPN, SMALL SICMAL 210804 04714 MPS4520 4 LE 4 HL 7, 20, TRANSISTOR, SI, NPN, SMALL SICMAL 210807 4 LE 4 HL 7, 21, 14, RES, CF, 10, 15, 1, NPN, SMALL SICMAL 210801 04714 MPS4520 4 LE 4 HL 7, 10, RES, CF, 510, +-52, 0.25W 414340 0				CAP.CER.22PF.+~2%.100V.COG		89536	512871	1	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$									
CR 12 * 379412 CR 9, 13 * DIODE,SI, 20 PIV, 1.0 AMP 379412 CR 10, 16-19 * DIODE,SI, 100 FIV, 1.0 AMP 343491 01295 1N4002 5 CR 14, 15 * DIODE,SI, 100 = 150HA,500 MW 30323 07910 1N444B 2 E 1 * FUDE,SI, 74 N= 75.0V, 100=150HA,500 MW 303233 00791 530153-2 1 F 1 * FUDE,SI, 74 N= 75.0V, 100=150HA,500 MW 303233 00797 530153-2 1 H 1 NTLON, STEH:0D=.093*, L=.115* C58450 B9336 110270 5 H 2 SCREW, MACH,FHP,STL,6-32X3/8 114323 89336 140472 2 H 4 WASHER 1160472 89536 543710 1 HP 1 COVER, ANALOC/OUTPUT 729473 89536 543710 1 HP 5 GAC, SHIELDING, TRANSFARENT, 12*X16* 680783 13 3 22 H 4 FUSE HLDR,CILP PCE, 1.4 DIA FUVE 495314		11.						10	
CR 16, 16-19 * DIODE, SI, 100 - PIV, 1,0 AMP 343491 01275 144002 5 CR 14, 15 * DIODE, SI, 100 - SIV, 100 - 150HA, 500 HW 203213 07910 104448 2 E 1		• • •	×						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	CR 9, 13		Ħ	DIODE,SI, 20 PIV, 1.0 AMP	507731	83003	VSK120	2	
E JUMPER, RECEPTACLE 530233 00079 530153-2 1 F I FUSE,1/4 X 1-1/4, FAST,1,0,250V 36919 71400 ACC1 1 H I NYLON, STEH:0D=.093*, L=.115* 558050 89536 558450 8 H 2 MAHER 114363 73734 182444 3 H 3 SCREW, MACH, FHP, STL, 6-32X3/8 114363 73734 182444 3 H 3 SCREW, MACH, FHP, STL, 6-32X3/8 114363 73734 182444 3 J POLARIZING INSERT, EDGE CONN. ACCESS. 543710 1 1 14223 2 J SCREW, MACED, RND, BRASS, 6-32X0.250 446351 89536 140692 2 J SCREW, INACED, RND, BRASS, 6-32X0.250 446351 3 3 1 MP SAC, SHEELDING, TRANSPARENT, 1:2'X14' 60908 89536 646093 1 Q 1, '3, 16, ''''''''''''''''''''''''''''''''''	CR 10, 16-	19	*	DIODE,SI, 100 PIV, 1.0 AMP	343491	01295	1N4002	5	
FIFUSE, 1/4 X 1-1/4, FAST, 1, 0A, 258V3691971400AGC11HINYLON, STEH:0D=.093*, L=.115*658450895366584508H2SCREW, MACH, FHP, STL, 6-32X3/8114223995361142232H2SCREW, MACH, FHP, STL, 6-32X3/8114223995361142232H4WASHER110422895361142232H4WASHER110422895361142232H4WASHER110422895361142232H4WASHER110422895361142232H7POLARIZING INSERT, EDGE CONN. ACCESS.5437101P1COVER, ANALOG/OUTPUT729737895364463513MP1COVER, ANALOG/OUTPUT72973695364463513MP3CABLE TIE, 4*L, 0, 100*U, 0, 75 DIA7208011MPTEASTISTOR, SI, PNP, SHALL SIGNAL495149183335292MP5MAG, SHTEC DING, TRANSFARENT, 12*X16*6097931111Q1, '3, 10, * TRANSISTOR, SI, NPN, SHALL SIGNAL195974647132N39044Q1, '3, 10, * TRANSISTOR, SI, NPN, SHALL SIGNAL218396641732N39044Q7, 6, 16, * TRANSISTOR, SI, NPN, SHALL SIGNAL21896647132N39044Q1, '2, 22, 25*42569764713MPSU566Q1, '2, 1			Ħ	DIODE,SI,BV= 75.0V,IO=150MA,500 MW				2	
H 1 NYLON, STEH:0D=.093*, L=.115* 5800 69736 65736								1	
H 2 WASHER 110270 95736 110270 5 H 2 SCREW, MACH, FHP, STL, 6-32X3/8 114303 73734 182444 3 H 3 SCREW, MACH, FHP, STL, 6-32X3/8 114233 2 2 H 4 WASHER 110692 89536 110692 2 H 4 WASHER 110692 89536 110692 2 J 1 POLARIZING INSERT, EDGE CONN. ACCESS. 543710 1 1 MP 1 COVER, ANALOG/OUTPUT 729473 89536 44351 3 MP 3 CABLE TIE, 4*L, 0.100*U, 0.75 DIA 172080 89536 460593 1 MP 4 USE HLOR, ICLIP, PCB, 1/4 DIA FUSE 405219 91833 3529 2 MP 5 BAG, SHIELD ING, TANSPARENT, 12*X14* 600983 89536 686107 1 Q 1, 1, 3, 0, # TRANSISTOR, SI, NPN, SMALL SIGNAL 218396 64713 2N3904 4 Q 7, 8, 16, # TRANSISTOR, SI, NPN, SMALL SIGNAL 218096 64713								1	
H 2 SCREW, MACH, FHP, STL, 6-32X3/8 114233 73734 162444 3 H 3 SCREW MACH, FHP, STL, 6-32X3/8 114233 9936 114223 2 H 4 WASHER 110692 89536 114223 2 J 1 PDLARIZING INSERT, EDGE CONN. ACCESS. 543710 89536 543710 1 MP 1 COVER, ANALOG/OUTPUT 729673 99536 727673 1 MP 2 SFACER, SWAEED, RND, BRASS, 6-32X0.250 446351 89536 646351 3 MP 3 CARLE TIE, 4*L, 0.100*W, 0.75 DIA 172000 976473 1 MP 4 FUSE HLDR, CLIP, PCB, 1/4 DIA FUSE 409938 9736 640993 1 Q 1, '3, 10, # TRANSISTOR, SI, NM, SHALL SIGNAL 195974 647113 2N3906 6 Q 1, '13, 10, # TRANSISTOR, SI, NM, SHALL SIGNAL 218376 9736 586107 1 Q 1, 2, 16, # TRANSISTOR, SI, NM, SHALL SIGNAL 218376 94713 2N3904 4 Q 21 14374								8	
H 3 SCREW 114223 89536 114223 2 H 4 WASHER 110692 2 H 4 WASHER 110692 2 POLARIZING INSERT, EDGE CONN. ACCESS. 543710 1 MP 1 COVER, ANALOG/OUTPUT 729673 89536 12060 1 MP 2 SFACER, SWAEED, RND, BRASS, 6-32X0.250 446351 3 3 3 MP 3 CABLE TIE, 4'L, 0.100'W,0.75 DIA 172000 89536 172000 1 MP 4 FUSE HLD, CLIP, PCB, 1/4 DIA 495219 91833 3529 2 MP 5 BAG, SHIELDING, TRANSPARENT, 12'X16' 600983 89536 660903 1 Q 1, '3, 10, * TRANSISTOR, SI, PNP, SHALL SIGNAL 195774 44713 2N3906 4 Q 7 8, 16, * TRANSISTOR, SI, PNP, SHALL SIGNAL 218376 94713 2N3904 4 Q 7 8, 16, * TRANSISTOR, SI, PNP, SHALL SIGNAL 218376 94713 MPS-U06 1 Q								5	
H 4 WASHER 110672 89536 110672 2 J 1 POLARIZING INSERT, EDGE CONN. ACCESS. 543710 1 MP 2 SPACER, SWAGED, RND, BRASS, 6-32X0.250 444351 89536 729673 89536 729673 1 MP 2 SPACER, SWAGED, RND, BRASS, 6-32X0.250 444351 89536 729673 1 MP 2 SPACER, SWAGED, RND, BRASS, 6-32X0.250 444351 89536 729673 1 MP 4 FUSE HLD R, CLIP, PCB, 1/4 DIA FUSE 49519 91833 3529 2 MP 4 FUSE HLD R, CLIP, PCB, 1/4 DIA FUSE 49519 91833 3529 2 Q 1, '3, 10, '' TRANSISTOR, SI, NPP, SMALL SIGNAL 195974 64713 2N3906 6 Q 1, '3, 20, '' TRANSISTOR, SI, NPN, SMALL SIGNAL 218376 9536 586107 1 Q 7 6, 16, '' TRANSISTOR, SI, NPN, SMALL SIGNAL 218376 04713 MPSU56 6 Q 7 8, 16, '' TRANSISTOR, SI, NPN, SMALL SIGNAL 218081 04714 MPS2520 4									
J 1 POLARIZING INSERT, EDGE CONN. ACCESS. 543710 1 MP 1 COVER, ANALOG/OUTPUT 729673 89536 729673 1 MP 2 SPACER, SWAGED, RND, BRASS, 6-32X0.250 446351 89536 446351 3 MP 3 CABLE TIE, 4*L, 0.100*W, 0.75 DIA 172080 89536 680983 1 MP 4 HDR, CLEP, PCB, 1/4 DIA FUSE 448321 99536 680983 1 Q 1, '3, 10, # TRANSISTOR, SI, PNP, SMALL SIGNAL 195974 64713 2N3906 6 Q 4 * TRANSISTOR, SI, N-MOS, POWER, TO-220AB 90510 97336 586107 1 Q 5 6, 11, TRANSISTOR, SI, N-M, SMALL SIGNAL 218396 04713 MPS56 6 Q 7 8, 16, * TRANSISTOR, SI, NPN, SMALL SIGNAL 218396 04713 MPS56 6 Q 7 * TRANSISTOR, SI, NPN, SMALL SIGNAL 218396 04713 MPS-U06 1 Q 2 * TRANSISTOR, SI, NPN, SMALL SIGNAL 218081 04713 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>2</td> <td></td>								2	
NP 1 COVER, ANALOG/OUTPUT 729673 89536 729673 1 MP 2 SPACER, SWAGED, RND, BRASS, 6-3200 444351 89536 172080 1 MP 3 CABLE TIE, 4*1, 0.100*W, 0.75 DIA 172080 89536 6406351 3 MP 4 FUSE HLDR, CLIP, PCB, 1/4 DIA FUSE 485219 91833 3529 2 MP 4 FUSE HLDR, CLIP, PCB, 1/4 DIA FUSE 485219 91833 3529 2 Q 1, '3, 10, * TRANSISTOR, SI, PNP, SMALL SIGNAL 195974 64713 2N3906 6 Q 1, '3, 10, * TRANSISTOR, SI, NPN, SMALL SIGNAL 195974 64713 2N3904 4 Q 1, 'a, 16, * TRANSISTOR, SI, NPN, SMALL SIGNAL 218396 04713 MPSU55 6 Q 7, 8, 16, * TRANSISTOR, SI, NPN, SMALL SIGNAL 218091 04713 MPS-U06 1 Q 7 8, 16, * TRANSISTOR, SI, NPN, SMALL SIGNAL 218081 04713 MPS-U06 1 Q 1 TRANSISTOR, SI, NPN, SMALL SIGNAL 218081 04714 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Ĩ</td> <td></td>								Ĩ	
PP 2 SPACER, SWACED, RND, BRASS, 6-32X0.250 444351 89536 444351 3 MP 3 CABLE TIE, 4*L, 0.100*W, 0.75 DIA 172080 89536 172080 1 MP 4 FUSE HLDR, CLIP, PCB, 1/4 DIA FUSE 485219 91833 3529 2 MP 5 BAG, SHTELDING, TRANSFARENT, 12*X16* 680983 89536 680983 1 Q 12, 13, 26 * TRANSISTOR, SI, NPNP, SMALL SIGNAL 195974 4713 2N3904 4 Q 12, 13, 26 * TRANSISTOR, SI, NPN, SMALL SIGNAL 218376 64713 2N3904 4 Q 7, 8, 16, * TRANSISTOR, SI, NPN, SMALL SIGNAL 218376 04713 2N3904 4 Q 7 * TRANSISTOR, SI, NPN, SMALL SIGNAL 218376 04713 MPSU56 6 Q 7, 8, 16, * TRANSISTOR, SI, NP* 80V, 100-202 495689 04713 MPS-U064 1 Q 23 * TRANSISTOR, SI, NPN, SMALL SIGNAL 218081 04714 MPS-5200 4 Q 24 * TR								i	
NP 3 CABLE TIE,4*L,0.100*U,0.75 DIA 172080 172080 1 MP 4 FUSE HLDR,CLIP,PCB,1/4 DIA FUSE 485219 91833 3529 2 MP 1, '3, 10, * TRANSISTOR,SI,PNP,SMALL SIGNAL 195974 64713 2N3906 6 Q 12, 13, 26 * 172080 91833 3529 2 Q 12, '3, 10, * TRANSISTOR,SI,PNP,SMALL SIGNAL 195974 64713 2N3906 6 Q 1, '1, '1, 'TRANSISTOR,SI,NPN,SMALL SIGNAL 218396 04713 2N3904 4 Q 7, 8, 16, * TRANSISTOR,SI,BV= 80V,100W,TO-202 495697 04713 MPS-U06 1 Q 7, 8, 16, * TRANSISTOR,SI,NPN,SMALL SIGNAL 218396 04713 MPS-U06 1 Q 14, 17, 20, * TRANSISTOR,SI,NPN,SMALL SIGNAL 218396 04713 MPS-U06 1 Q 14, 17, 20, * TRANSISTOR,SI,PNP,SMALL SIGNAL 225599 07263 2N4250 4 Q 24 * * 218081 04714 MPS4520 4 Q								3	
MP 4 FUSE HLDR,CLLP,PCB,1/A DIA FUSE 485219 91833 3529 2 MP 5 BAG,SHIELDING,TRANSPARENT,12*X16* 680980 89536 680980 91833 3529 2 MP 5 BAG,SHIELDING,TRANSPARENT,12*X16* 680980 89536 680980 91833 3529 2 Q 12, 13, 26 * TRANSISTOR,SI,PMP,SMALL SIGNAL 195974 64713 203906 6 Q 4 * TRANSISTOR,SI,N-MOS,POWER,TO-220AB 586107 1 Q 7 8, 16, * TRANSISTOR,SI,NPN,SMALL SIGNAL 218376 Q 7 8, 16, * TRANSISTOR,SI,BV= 80V,100W,TO-202 495689 04713 MPS-U06 1 Q 7 8, 16, * TRANSISTOR,SI,BV= 80V,100W,TO-202 495689 04714 MPS/5520 4 Q 14, 17, 20, * * TRANSISTOR,SI,PNP,SMALL SIGNAL 225599 07263 2N4250 4 Q 24 * * 225599 07263 2N4250 4 Q								ī	
MP 5 BAG, SHTELDING, TRANSFARENT, 12*X16* 680983 69536 680983 1 Q 1, '3, 10, * TRANSISTOR, SI, PNP, SMALL SIGNAL 195774 64713 2N3906 6 Q 12, 13, 26 * TRANSISTOR, SI, NPN, SMALL SIGNAL 195774 64713 2N3906 6 Q 4 * TRANSISTOR, SI, NPN, SMALL SIGNAL 218376 846107 1 Q 7, 8, 16, * TRANSISTOR, SI, NPN, SMALL SIGNAL 218376 64713 MPSU56 6 Q 7, 8, 16, * TRANSISTOR, SI, NPN, SMALL SIGNAL 218376 04713 MPSU56 6 Q 7, 8, 16, * TRANSISTOR, SI, NPN, SMALL SIGNAL 218081 04713 MPS-U06 1 Q 1, 2, 25 * TRANSISTOR, SI, NPN, SMALL SIGNAL 218081 04713 MPS-U06 1 Q 1, 1, 17, 20, * TRANSISTOR, SI, NPN, SMALL SIGNAL 218081 04713 MPS-U06 1 Q 23 * TRANSISTOR, SI, NPN, SMALL SIGNAL 218081 04714 MPS6520 4 Q 24 *								2	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$								1	
Q 4 * TRANSISTOR, SI, N-MOS, POWER, TO-220AB 586107 89536 586107 1 Q 5, 6, 11, * TRANSISTOR, SI, NPN, SMALL SIGNAL 218396 04713 2N3904 4 Q 7, 8, 16, * TRANSISTOR, SI, NPN, SMALL SIGNAL 218396 04713 MPSU56 6 Q 7, 8, 16, * TRANSISTOR, SI, RV= 80V, 100W, TO-202 495689 04713 MPSU56 6 Q 14, 17, 20, * TRANSISTOR, SI, NPN, SMALL SIGNAL 218081 04714 MPS4520 4 Q 23 * 218081 04714 MPS4520 4 Q 24 * 218081 04714 MPS4520 4 Q 23 * 218081 04714 MPS4520 4 Q 24 * 218081 04714 MPS4520 4 Q 24 * 14540 80031 CR251-4-5P516 8 R 1, 2, 10, RES, CF, 5.6K, +-5X, 0.25W 442350 80031 CR251-4-5P586 4 R 20 414540 14540	Q 1, '3,		Ħ					6	
Q 5, 6, 11, * TRANSISTOR, SI, NPN, SMALL SIGNAL 218396 04713 2N3904 4 Q 27 * 218396 04713 2N3904 4 Q 7, 8, 16, * TRANSISTOR, SI, NP* 80V, 100W, TO-202 495689 04713 MPS-U06 6 Q 19, 22, 25 * 495689 04713 MPS-U06 1 Q 14, 17, 20, * TRANSISTOR, SI, NP* 80V, 10W, TO-202 495697 04713 MPS-U06 1 Q 23 * 218081 1	Q 12, 13,	26	*		195974				
Q 27 * 218396 Q 7, 8, 16, * TRANSISTOR, SI, BV= 80V, 100W, TO-202 495699 04713 MFS-U06 1 Q 19, 22, 25 * TRANSISTOR, SI, BV= 80V, 10W, TO-202 495697 04713 MFS-U06 1 Q 14, 17, 20, * TRANSISTOR, SI, NPN, SMALL SIGNAL 218081 04714 MFS620 4 Q 23 * 218081 04714 MFS6520 4 Q 14, 17, 20, * TRANSISTOR, SI, PNP, SMALL SIGNAL 225599 07263 2N4250 4 Q 24 * 225599 07263 2N4250 4 Q 24 * 225599 07263 2N4250 4 R 1, 2, 10, RES, CF, 51, +-5X, 0.25W 414540 80031 CR251-4-5P51E 8 R 3, 13, 16, RES, CF, 5.6K, +-5X, 0.25W 442350 80031 CR251-4-5P586 4 R 7, 12, 14, RES, CF, 10K, +-5X, 0.25W 348789 80031 CR251-4-5P10K 10 R 9, 17, RES, CF, 10K, +-5X, 0.25W 3									:
Q 7, 8, 16, * TRANSISTOR, SI, RV= 80V, 100W, TO-202 495689 04713 MPSU56 6 Q 19, 22, 25 * * TRANSISTOR, SI, RV= 80V, 10W, TO-202 495697 04713 MPS-U06 1 Q 9 * TRANSISTOR, SI, RV= 80V, 10W, TO-202 495697 04713 MPS-U06 1 Q 14, 17, 26, * TRANSISTOR, SI, NPN, SMALL SIGNAL 218081 04714 MPS6520 4 Q 23 * 218081 04714 MPS6520 4 Q 24 * 218081 225599 07263 2N4250 4 Q 24 * 225599 07263 2N4250 4 R 1, 2, 10, RES, CF, 51, +-52, 0.25W 414540 80031 CR251-4-5P51E 8 R 11, 59, 62, RES, CF, 5.6K, +-52, 0.25W 442328 80031 CR251-4-5P586 4 R 5, 19 RES, CF, 5.6K, +-52, 0.25W 44228 80031 CR251-4-5P270E 5 R 5, 19 RES, CF, 10K, +-52, 0.25W 348709 80031 CR251-4-5P10K 10 R 5, 19, 17, RES,		11,	¥	TRANSISTOR, SI, NPN, SMALL SIGNAL		04713	2N3904	4	
Q 19, 22, 25 * 495689 Q 9 * TRANSISTOR, SI, BV= 80V, 10W, TO-202 495697 04713 MPS-U06 1 Q 14, 17, 20, * TRANSISTOR, SI, NPN, SMALL SIGNAL 218081 04714 MPS-U06 4 Q 23 * 15, 18, 21, * TRANSISTOR, SI, PNP, SMALL SIGNAL 225599 07263 2N4250 4 Q 24 * 15, 18, 21, * TRANSISTOR, SI, PNP, SMALL SIGNAL 225599 07263 2N4250 4 Q 24 * RES, CF, 51, +-5X, 0.25W 414540 80031 CR251-4-5P51E 8 R 1, 2, 10, RES, CF, 30, +-5X, 0.25W 442350 80031 CR251-4-5P5K6 4 R 3, 13, 16, RES, CF, 30, +-5X, 0.25W 442350 80031 CR251-4-5P30E 2 R 5, 19 RES, CF, 270, +-5X, 0.25W 442350 80031 CR251-4-5P30E 2 R 7, 12, 14, RES, CF, 10K, +-5X, 0.25W 348789 80031 CR251-4-5P10K 10 R 19, 21, 23, R RES, CF, 510, +-5X, 0.25W 348839 80031 CR25			*	TRANSFERRO BE DU- DAY (DAY TO DAD		A + 7 + 7	MOSUE /		
Q 9 * TRANSISTOR, SI, BV= 80V, 10W, TO-202 495697 04713 MPS-U06 1 Q 14, 17, 20, * TRANSISTOR, SI, NPN, SMALL SIGNAL 218081 04714 MPS6520 4 Q 23 * 218081 04714 MPS6520 4 Q 15, 18, 21, * TRANSISTOR, SI, PNP, SMALL SIGNAL 225599 07263 2N4250 4 Q 24 * 225599 07263 2N4250 4 R 1, 59, 62, 414540 80031 CR251-4-5P51E B R 11, 59, 62, 414540 42350 80031 CR251-4-5P516 4 R 31, 16, RES, CF, 5.6K, +-5X, 0.25W 442350 80031 CR251-4-5P586 4 R 20 442350 80031 CR251-4-5P30E 2 2 R 5, 19 RES, CF, 30, +-5X, 0.25W 442228 80031 CR251-4-5P30E 2 R 7, 12, 14, RES, CF, 10K, +-5X, 0.25W 348709 80031 CR251-4-5P10K 10 R 9, 9, 17, RES, CF, 10K, +-5X, 0.25W 348839 80031 CR251-4-5P10K			*	IKWW717IOK'71'RA# 80A'100M'10-505		04/15	UL.2020	6	
Q 14, 17, 20, * TRANSISTOR, SI, NPN, SMALL SIGNAL 218081 04714 MPS6520 4 Q 23 * 218081 04714 MPS6520 4 Q 15, 18, 21, * TRANSISTOR, SI, PNP, SMALL SIGNAL 225599 07263 2N4250 4 Q 24 * 225599 77263 2N4250 4 R 1, 2, 10, RES, CF, 51, +-5%, 0.25W 414540 80031 CR251-4-5P51E B R 11, 59, 62, R A14540 442350 80031 CR251-4-5P5K6 4 R 3, 13, 16, RES, CF, 5.6K, +-5%, 0.25W 442350 80031 CR251-4-5P30E 2 R 5, 19 RES, CF, 270, +-5%, 0.25W 348709 80031 CR251-4-5P30E 2 R 7, 12, 14, RES, CF, 10K, +-5%, 0.25W 3488039 80031 CR251-4-5P10K 10 R 9, 17, RES, CF, 10K, +-5%, 0.25W 348839 80031 CR251-4-5P10K 10 R 18, 21, 23, R 349839 349839 349839 7 349839 7 R 51 349839 349839		20	# 	COC-DT UA) VAR #VE 17 2017178631		64717	MP 5-104	4	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		26							
Q 15, 18, 21, * TRANSISTOR, SI, PNP, SMALL SIGNAL 225599 07263 2N4250 4 Q 24 * 225599 07263 2N4250 4 R 1, 2, 10, RES, CF, 51, +-5X, 0.25W 414540 80031 CR251-4-5P51E 8 R 11, 59, 62, 414540 414540 442350 80031 CR251-4-5P5K6 4 R 3, 13, 16, RES, CF, 5.6K, +-5X, 0.25W 442350 80031 CR251-4-5P5K6 4 R 20 442350 80031 CR251-4-5P30E 2 2 R 5, 19 RES, CF, 30, +-5X, 0.25W 44228 80031 CR251-4-5P30E 2 R 7, 12, 14, RES, CF, 270, +-5X, 0.25W 348789 80031 CR251-4-5P10E 5 R 5, 22 348789 348839 80031 CR251-4-5P10K 10 R 18, 21, 23, 348839 80031 CR251-4-5P10K 10 R 51 348839 348839 80031 CR251-4-5P10K 10 R 51, 44, 348839 348839		201		,		V7117	111 20220	-1	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		21.		TRANSISTOR, SI, PNP, SMALL STENAL		07263	2N4250	4	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$,	*					-	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		10.		RES, CF, 51, +-5%.0.25W		80031	CR251-4-5P51E	8	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$								-	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$									
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	R 3, 13,	16,		RES,CF,5.6K,+-5%,0.25W		80031	CR251-4-5F5K6	4	
R 7, 12, 14, RES, CF, 270, +-52, 0.25W 348789 80031 CR251-4-5P270E 5 R 15, 22 348789 348839 80031 CR251-4-5P10K 10 R 18, 21, 23, 348839 80031 CR251-4-5P10K 10 R 18, 21, 23, 348839 348839 348839 R 25, 31, 44, 348839 348839 R 24 RES, CF, 510, +-5%, 0.25W 441600 80031 CR251-4-5P10E 1 R 24, RES, CF, 100, +-5%, 0.25W 348771 80031 CR251-4-5P100E 3									
R 15, 22 348789 R 8, 9, 17, RES, CF, 10K, +-5%, 0.25W 348839 80031 CR251-4-5P10K 10 R 18, 21, 23, R5, 16, 4-5%, 0.25W 348839 348839 80031 CR251-4-5P10K 10 R 25, 31, 44, 348839 348839 348839 348839 10 10 R 24 RES, CF, 510, +-5%, 0.25W 348839 10 10 10 R 24, 36, 41 RES, CF, 100, +-5%, 0.25W 348771 80031 CR251-4-5P10E 1 R 26, 36, 41 RES, CF, 100, +-5%, 0.25W 348771 80031 CR251-4-5P100E 3									
R 8, 9, 17, RES, CF, 10K, +-5%, 0.25W 348839 80031 CR251-4-5P10K 10 R 18, 21, 23, 348839 348839 348839 10 R 25, 31, 44, 348839 348839 10 R 51 348839 10 R 24 RES, CF, 510, +-5%, 0.25W 441600 80031 CR251-4-5P510E 1 R 26, 36, 41 RES, CF, 100, +-5%, 0.25W 348771 80031 CR251-4-5P100E 3		14,		RES,CF,270,+-5%,0.25W		80031	CR251-4-5P270E	5	
R 18, 21, 23, 348839 R 25, 31, 44, 348839 R 51 348839 R 24 RES,CF,510,+-5%,0.25W 34839 R 26, 36, 41 RES,CF,100,+-5%,0.25W 348771 R 26, 36, 41 RES,CF,100,+-5%,0.25W 348771		4-				00071			
R 25, 31, 44, 348839 R 51 348839 R 24 RES,CF,510,+-5%,0.25W 441600 80031 CR251-4-5P510E 1 R 26, 36, 41 RES,CF,100,+-5%,0.25W 348771 80031 CR251-4-5P100E 3				RE3, CF, 108, +-3%, 0.23W		80031	UK251-4-5P10K	10	
R 51 348839 R 24 RES,CF,510,+-5%,0.25W 441600 80031 CR251-4-5P510E 1 R 26,36,41 RES,CF,100,+-5%,0.25W 348771 80031 CR251-4-5P100E 3									
R 24 RES,CF,510,+-5%,0.25W 441600 80031 CR251-4-5P510E 1 R 26,36,41 RES,CF,100,+-5%,0.25W 348771 80031 CR251-4-5P100E 3		74,							
R 26, 36, 41 RES.CF, 100, +-5%, 0.25W 348771 80031 CR251-4-5F100E 3				RES.CE.510.+-57.0.254		80074	CR251-4-5P5(AF	4	
		41							
construction and a second seco		••							
				······································				•	

EFERENCE				FLUKE	MFRS	MANUFACTURERS		R	- H
ESTENATOR			DE\$CRIPTION	STOCK	SPLY	PART NUMBER	TOT QTY	2	1
28			RES, HF, 9.53K, +-1%, 0.125W, 100PPM			CHF559530F	1		
29, 30			RES, MF, 10K, +-1%, 0.125W, 100PPH		91637	CHF551002F	6		
40, 42	, 50			168260	04 / 77	CHC##30005			
33 34			RES, HF, 39.2K, +-12, 0.125W, 100PPH		91637 91637	CMF553922F CMF551432F			
37			RES,MF,14.3K,+-1%,0.125W,100PPM RES,CF,100K,+-5%,0.25W		80031	CR251-4-5P100K	i		
38			RES, HF, 46.4K, +-12, 0.125W, 100PPM	188375		188375	i		
39			RES, HF, 40.2K, +-1X, 0.125W, 100PPM		91637		1		
43			RES, CF, 8.2K, +-5%, 0.25W	441675		CR251-4-5P8K2	1		
45			RES, HF, 332K, +-12, 0.125W, 100PPH		91637		1		
46			RES, MF, 28.7K, +-12, 0.125W, 100PPM			CHF552872F	1		
47 48			RES, HF, 1K, +-1X, 0.125W, 100PPH RES, HF, 154K, +-1X, 0.125W, 100PPH	168229	91637	CHF551001F CHF551543F	1		
49, 52			RES, CF, 1M, +-5%, 0.25W		80031	CR251-4-5P1H	2		
53, 56			RES, MF, 2.49K, +-12, 0.125W, 100FPM			CHF552491F	2		
54, 57			RES, CF, 680, +-5%, 0.25W	368779		CR251-4-5P200E	2		
55			RES, MF, 11.5K, +-12, 0.125W, 100PPM			CHF551152F	1		
58			RES, HF, 15K, +-1%, 0.125W, 100PPH RES, HF, 80.6, +-1%, 0.125W, 100PPH	285296	91637	CHF551502F	1		
60, 63	, 65,		RES, HF, BO.6, +-1%, 0.125W, 100PPH		89536	306969	4		
68				306969			_		
61, 64			RES, VAR, CERM, 200, +-102, 0.5W	721464	89536	721464	9		
70, 75				721464					
85,90 71	,100		RES, 6.983K(+05%0+-3PPM TC 1/4W BOBB	721464	00574	292896			
72			RES, NW, 40K, +-0.12, 0.125W	271403		271403	i		
73,112			RES, CF, 22K, +-5%, 0.25W	348870		CR251-4-5P22K	2		
74, 79			RES, 62K(+05% 0+-3PPH TC 1/4W BOBB			292904	5		
87, 96			•	292904					
76, 81 91	, 86,		RES, WW, 9.8K, +-0.12, 0.15W	446484 446484		446484	4		
77,82	, 87,		RES, VAR, CERM, 10K, +-10%, 0.5W	485458 485458	32997	3299W-CR2-103	4		
78, 83 93	, 88,		RES, CF, 2K, +-5X, 0.25W	441469 441469	80031	CR251-4-5P2K	4		
94			RES, MF, 499, +-1%, ,0.125W, 100PM	168211			1		
95			RES, 2.0K(+1% 0+-10PPH TC1/4W BOBB			243048	1		
97			RES, HF, 61.9K, +-1%, 0.125W, 25PPH	484923			1		
98,106			ZENER REFERENCE SET	377283 377283	89536	377283	1		
3 99		-	RES, VAR, CERM, 500, +-102, 0.5W	520783	1007	3299W-CR2-501	•		
101-104			100(112151		112151	Å		
105			RES, WW, 11.35K, +-0.1%, 0.15W	385542		385542	1		
107			RES, WW, 20K, +-0.1X, 0.125W	271395	89536	271395	1		
108			RES, CF, 4.7K, +-5%, 0.25W	348821		CB4725	1		
109			RES, CF, 180, +-5%, 0.25W	441436		CR251-4-5P180E	1		
110,111			RES, CF, 390, +-5%, 0.25W	441543	80031	CR251-4-5P390E	2		
1			SWITCH, ROTARY, 1 POLE, 10 POS, 1 THUMB SWITCH, ROTARY, 1 POLE, 16 POS, 1 THUMB	615096					
2 1			INVERTER, TRANSFORMER	716209		1A-21-60-33-G-F 716209			
i			CONNECTOR PWB EDGE TERMINAL BLOCK	739995	89536	739995	i		
2			IC, BPLR, DUAL DIFF LINE DRVR W/3-STATE	586081	12040	DS1692J	i		
3			IC, BPLR, DIFFERENTIAL LINE RECEIVER	586073	01295	SN55182J	1		
4			ISOLATOR, OPTO, HI-SPEED, DUAL	429894	28480	5082-4355	1		
5, 9			ISOLATOR, OPTO, HI-SPEED, 8 PIN DIP	354746	89536	354746	2		
6			IC, REGULATING PULSE WIDTH MODULATOR	454678	01295	SG3524N	1		
7 8			IC, CMOS, HEX INVERTER	381848	02735	CD4049AE	1		
10, 14			IC, VOLT REG, FIXED, +15 VOLTS, 0.1 AMPS IC, OP AMP, DUAL, INDUSTRIAL TEMP RANGE	453035 605550	04713 01295	MC78L15ACG LH258JG	2		
10, 14			IC, 2.5 V,40 PFM T.C., BANDGAP REF	472845	04713	MC1403V	4		
12			IC, COMPARATOR, DUAL, LO-PWR, 8 PIN DIP	478354	12040	LM393N	i		
13			IC, 1.22V,100 PPM T.C., BANDGAP REF	452771	89536	452771	i		
15			IC, CMOS, UNIV ASYNC RECEIVR/TRANSMITER	453464	32293	1H6402CPL	1		
16		×	IC, NHOS, 8 BIT MICROCOMPUTER	685529	89536	685529	1		
17, 26.	- 31	Ħ	IC, CHOS, DUAL ABIT LTCH W/STROBE&RESET	605261	04713	HC1450BBCP	7		
18		<u>_</u>	IC,2K X 8 EPROM (PROGRAMMED)	747956	89536	747956	1		
19, 20			IC, CHOS, HEX BUFFER W/3-STATE OUTPUT	407759	12040	MMBOC97N	2		
21 22			IC,LSTTL,QUAD 2 INPUT OR GATE	605618 408575	01295 02735	SN54LS32J CD4075BE	1		
23			IC,CMOS,TRIPLE 3 INPUT OR GATE IC,LSTTL,HEX INVERTER	393058	012735	CD4075BE SN74LS04N	4		
24			IC,CMOS,QUAD D LATCH,W/XOR ENABLE	373038	012739	CD4042AE	-		
25			IC,LSTTL,OCTAL D F/F,+EDG TRG,W/CLEAR	454892	01295	SN74LS273N	i		
32, 34,	36,		IC, OP AMP, LO-OFFSET VOLTAGE, LO-NOISE	605900	06665	0P-07DP	9		
38, 40-		*		605980					
77 75	37,		CHOS,12 BIT MULTIPLYING DAC	741868	89536	741868			

170-24

ESI	RENC GNAT	OR	5	DESCRIPTION	FLUKE STOCK	MFRS SPLY CODE-	MANUFACTURERS Part Number or generic type	TOT QTY	
, ,	39		*		741868				•
)	45			IC, OP AMP, GENERAL PURPOSE, TO-78 CASE	418368	89536	418368	1	
R	1			ZENER, UNCOMP, 6V TRANSIENT SUPPRESSOR	508455	24444	185908	1	
R	2			ZENER, UNCOMP, 20.0V, 5%, 12.5MA, 1.0W	291575	12969	UZ8720	1	
	1			CONN, PWB, HEADER, SIP, 0.100, 4 PIN	417329	89536	417329	1	
U	15,	16		SOCKET, DIP, 0.100 CTR, 40 PIN	429282	09922	DILB40P-108	2	
U	18			SOCKET, DIP, 0.100 CTR, 24 PIN	376236	91506	324-AG39D	1	
	1			CRYSTAL, 6HHZ, +-0.01%, HC-18/U	461665	89536	461665	1	
	1,	2		RES, NET, DIP, 16 PIN, 15 RES, 10K, +-5%	355305	89536	355305	2	
	3			RES, NET, SIP, 10 PIN, 9 RES, 10K, +-2%	414003	80031	95081002CL	1	
2B	4			CONN, TAB, FASTON, PRESS-IN, 0.110 WIDE	512889	02660	62395	3	



Figure 170-10. 2280B-170 Analog Output PCA

Option 2280A-171 Current Input Connector

DESCRIPTION

The Option 2280A-171 Current Input Connector is a screw-terminal assembly that mates through a card-edge connector with the Thermocouple/DC Volts Scanner (Option 2280A-162). Up to 20 channels of current inputs may be connected to the Current Input Connector. The Current Input Connector converts current to proportional voltages to be measured by the A/D Converter in the Data Logger. The Current Input Connector connects to the scanner through two 44-pin card-edge connectors. The entire connector assembly is enclosed in a plastic housing that provides protection for the terminal connections and strain relief for external wiring. When the connector is installed, the protective housing is attached to the Data Logger chassis with two retaining screws on each end of the assembly.

Each Input Connector channel has a precision shunt resistor and two screw terminals labeled HIGH and LOW (see Figure 171-1). Unlike the Isothermal and Voltage input connectors, there is no screw terminal for shield. The shield is internally connected to the LOW screw terminal.

WHERE TO FIND ADDITIONAL INFORMATION

In this subsection are Current Input Connector theory of operation, general maintenance, performance tests, calibration procedure, a parts list, and a schematic diagram. Installation and system configuration instructions are in the 2280 Series System Guide and 2286/5 System Guide, and operating instructions are in the 2280 Series User Guide and 2286/5 User Guide.

Test equipment required to perform the following procedures is listed in Table 171-1. Refer to Table 2-1 in Section 2 for a summary of test equipment required to perform all procedures in this manual.



Figure 171-1. Current Input Connector

INSTRUMENT	REQUIRED SPECIFICATIONS	RECOMMENDED MODEL
DC Calibrator	64 mA +/- 0.25%	Fluke 5100B
DMM	Capable of measuring resistance in four wire configuration	Fluke 8840A
High Performance A/D Converter		Fluke Option 2280A-161
Thermocouple/DC Volts Scanner		Fluke Option 2280A-162

Table 171-1. Required Test Equipment

THEORY OF OPERATION

The Current Input Connector theory of operation discussion includes a functional description and a circuit analysis. In the case of this connector assembly, the schematic diagram at the end of this option subsection is the quickest and simplest circuit reference and should provide the answers to most questions.

Functional Description

The Current Input Connector receives dc currents through screw terminals and passes them through precision shunt resistors to produce dc voltages proportional to the current inputs. The dc voltages are routed through the Thermocouple/DC Volts Scanner to the A/D Converter, where they are digitized.

Circuit Analysis

Up to twenty dc current sources can be attached to the Current Input Connector through two screw terminals per channel: HI and LO. Dc current flows into the HI screw terminal, through an 8 ohm, .7W, 0.25% tolerance shunt resistor, and out the LO screw terminal. The resulting dc voltage that appears across the resistor is applied, on Data Logger command, through the Thermocouple/DC Volts Scanner to the A/D Converter where the voltage is converted to a digital value.

GENERAL MAINTENANCE

The Current Input Connector PCA normally does not require cleaning unless dirt, dust, or other contamination is visible on the surface. To clean the PCA, follow PCA cleaning instructions in Section 4 of this manual.

PERFORMANCE TEST

The following test verifies that the Current Input Connector is fully functional. This procedure can be used as an initial acceptance test or as a troubleshooting aid.

- 1. Turn the front panel keyswitch to OFF. Disconnect all Data Logger power and high voltage inputs.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Set the A/D Converter address switch to 0, and install the A/D Converter in the top Data Logger option slot. Install the Thermocouple/DC Volts Scanner in the option slot immediately below the A/D Converter.
- 4. Connect test leads to the channel O HI and LO terminals on the Current Input Connector.
- 5. Install the Current Input Connector on the Thermocouple/DC Volts Scanner.
- 6. Connect the test lead from the Current Input Connector HI terminal to the calibrator HI output. Connect the Current Input Connector LO test lead to the calibrator LO terminal.
- 7. Reconnect the Data Logger ac line or dc power input.
- 8. Turn the keyswitch to PROGRAM.
- 9. Program the Data Logger using the steps given in Table 171-2.

STEP	KEYSTROKE (S)	RESULTING DATA LOGGER PROMPT					
1		MAIN MENU CHOICE <m for="" menu="">? A</m>					
2	E	<e> ERASE ALL OF PROGRAM MEMORY</e>					
3	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>					
4	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>					
5	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>					
6	ENTER	CHANNEL NUMBER (OR BLOCK) = CO					
7	019	CHANNEL NUMBER (OR BLOCK) = 019					
8	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>					
9	ENTER	A: CHANNEL FUNCTION <a-z>?</a-z>					
10	D	A <d> DC VOLTS/CURRENT</d>					
11	ENTER	AD: VOLTS/CURRENT RANGE <1-7>? 1					
12	5	AD<5> 64.000 MADC					
13	ENTER	AD: CHANNEL MENU CHOICE <1-5>? 1					
14	EXIT	A: CHANNEL FUNCTION <a-z>? D</a-z>					
15	EXIT	CHANNEL NUMBER (OR BLOCK) = CO19					
16	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>					

Table 171-2. Performance Test Programming Steps

- 10. Set the calibrator to output 63.000 mA DC.
- 11. Press MONITOR, then 0, then ENTER. Verify that the value displayed for channel 0 is 63.0 mA, +/-0.2 mA.
- 12. Press MONITOR. The Data Logger should display:

MAIN MENU CHOICE <M FOR MENU>? A

- 13. Set the calibrator for no output, disconnect the Current Input Connector test leads, and reconnect the test leads to HI and LO of the next channel to be tested.
- 14. Repeat steps 10 through 13 for each remaining channel, 1 through 19, substituting the appropriate channel number in step 11.

CALIBRATION

The Current Input Connector requires no calibration.

LIST OF REPLACEABLE PARTS AND SCHEMATIC DIAGRAM

An illustrated list of replaceable parts for the Current Input Connector is given in Table 171-3. For parts ordering information, see Section 6 of the 2280 Series Service Manual. A schematic diagram for the Current Input Connector is given in Figure 171-2.

		TABLE 171-3. 2280A-171 CURRENT INPUT C (SEE FIGURE 171-2.)	ONNECTOR					
REFERENCE DESIGNATOR A->NUMERICS>		SDESCRIPTION		MFRS SPLY Code-	MANUFACTURERS PART NUMBER OR GENERIC TYPE	TOT QTY	R 2 -Q	0 T -E
H	1	STEEL, CAD.PLATED, .125X .500	276493	89536	276493	4		
H	2	WASHER, FLAT, STEEL, \$4, 0.030 THK	147728	89536	147728	Á.		
MP	Ī	CONNECTOR HOUSING, TOP	578971	89536	578971	1		
MP	2	CONNECTOR HOUSING, BOTTOM	656876	89536	656876	i		
MP	3	DECAL, CURRENT INPUT CONNECTOR	634576	89536	634576	i		
MP	Ā	DECAL, OPTION -171	634501	89536	634501	i		
MP	5	TAPE, FOAM, PVC, 1/4W, 3/8 THK	601134	89536	601134	2		
P	36, 37	CONN, PWB EDGE, REC, 90, 0.156 CTR, 44 POS	614313	89536	614313	2		
R	1- 19	RES, WW, 8, +-0.252, 0.7W	641449	89536	641449	20		
R	20	RES, CF, 3.9K, +-5%, 0.25W	342600	80031	CR251-4-5P3K9	1	4	
TB	1- 4	SINGLE ROW, .325 CENTERS, 10 POSITION	615328	89536	615328	À		





Figure 171-2 2280A-171 Current Input Connector (cont.)

Option 2280A-174 Transducer Excitation Connector

DESCRIPTION

The Option 2280A-174 Transducer Excitation Connector (see Figure 174-1) mounts on the Transducer Excitation Module (Option 2280A-164) and provides it with screw-terminal connections for voltage and current sources. The combination of the -164 and -174 options allows the 2280 to make RTD temperature measurements, strain gage measurements, strain-based transducers measurements, and low resistance transducer measurements.

Five connecting terminals are available for each channel and twenty sets of these terminals are provided on each input connector. Wiring for each set of terminals is defined by the mode (4-Wire, 3-Wire Accurate, or 3-Wire Common) selected for the Transducer Excitation Scanner. Refer to the 2280 Series System Guide and 2286/5 System Guide for wiring instructions.

WHERE TO FIND FURTHER INFORMATION

In this subsection are Transducer Excitation Connector theory of operation, general maintenance, a parts list, and a schematic diagram. Installation and system configuration instructions are in the 2280 Series System Guide and 2286/5 System Guide, and operating and programming instructions are in the 2280 Series User Guide and 2286/5 User Guide. Option specifications are in the Appendix in this manual and in the System Guide.

THEORY OF OPERATION

The Transducer Excitation Connector provides a path from screw terminals on the connector body to the card-edge connector pins on the Option 2280A-164 Transducer Excitation Module. Jumpers on the connector select either current or voltage excitation mode. The jumpers are set to current excitation when the connector is shipped from the factory. The 2280 Series System Guide and 2286/5 System Guide gives instructions for connector configuration.

GENERAL MAINTENANCE

The Transducer Excitation Connector PCA normally does not require cleaning, but if dirt, dust, or other contamination is visible on the surface, the PCA should be cleaned. Follow PCA cleaning instructions in Section 4 of this manual.


PERFORMANCE TESTS

There is no separate performance test for the Transducer Excitation Connector since the connector is tested with the Transducer Excitation Module in that option's performance test (see subsection for Option 2280A-164).

CALIBRATION

There are no calibration adjustments for the Transducer Excitation Connector.

LIST OF REPLACEABLE PARTS AND SCHEMATIC DIAGRAM

An illustrated list of replaceable parts for the Transducer Excitation Connector is given in Table 174-1. For parts ordering information, see Section 6 of the 2280 Series Service Manual. A schematic diagram for the Transducer Excitation Connector is given in Figure 174-2.

	TABLE 174-1 2280A-174 TRANSDUCER EXCITATION CONNECTOR (SEE FIGURE 174-2.)									
REFERENCE DESIGNATOR A->NUMERICS>		>	SDESCRIPTION	FLUKE STOCK NO	MFRS SPLY Code	MANUFACTURERS Part Number or generic type	TOT QTY	R 2 Q	-	
H	1			WASHER, FLAT, STEEL, \$4,0.030 THK	147728	89536	147728	4		
H	2			STEEL,CAD.PLATED,.125X .500	276493	89536	276493	4		
JR JR	1 I 4 I		31	HEADER, DIP, PROGRAMMED, 18 PIN	715227 715227	89536	715227	5		
MP	1			CONNECTOR HOUSING, TOP	578971	89536	578971	1		
MP	2			CONNECTOR HOUSING, BOTTOM	656876	89536	65687 6	1		
MP	3			DECAL, TRANSDUCER EXCITATION CONN	722041	89536	722041	1		
MP	4			DECAL, OPTION -174	722058	89536	722058	1		
MP	5			TAPE,FOAM,PVC,1/4W,3/8 THK	603134	89536	603134	2		
P	54,	55		CONN, PWB EDGE, REC, 90, 0.156 CTR, 44 POS	614313	89536	614313	2		
TB	1-	10		TERM STRIP, PWB, ANGL ENTRY, 10 CONTACTS	501403	89536	501403	10		
XJR	1	5		SOCKET, DIP, 0.100 CTR, 18 PIN	418228	91506	318-AG39D	10		

.



Figure 174-2. 2280A-174 Transducer Excitation Connector



Option 2280A-175 Isothermal Input Connector

DESCRIPTION

The Isothermal Input Connector illustrated in Figure 175-1 is a card-edge connector assembly that allows up to 20 channels of thermocouple or voltage input to be connected to the 2280A-162 Thermocouple/DC Volts Scanner option. The Isothermal Input Connector connects to the scanner through two 44-pin card-edge connectors. The entire connector assembly is enclosed in a plastic connector housing that provides protection for terminal connections and strain relief for external wiring. When installed, the housing is attached to the Data Logger chassis with retaining screws on each side.

There are three screw terminals per channel: HIGH, LOW and SHIELD. All channel terminals maintain 250 volts rms separation, and all terminals are surrounded by a block of aluminum that helps to maintain a uniform temperature among the terminals. A temperature sensor mounted in the isothermal block returns temperature readings to the Data Logger through the Thermocouple/DC Volts Scanner and the A/D Converter.

WHERE TO FIND ADDITIONAL INFORMATION

In this subsection, the Isothermal Input Connector theory of operation, general maintenance, performance tests, calibration procedure, a parts list, and a schematic diagram are given. Installation and system configuration instructions are given in the 2280 Series System Guide and 2286/5 System Guide, and operating and programming instructions are given in the 2280 Series User Guide and 2286/5 User Guide.

Test equipment required to perform the procedures in this subsection is listed in Table 175-1. A summary of test equipment required to perform all procedures in this manual is given in Table 2-1 in Section 2 of this manual.



Figure 175-1. Isothermal Input Connector

INSTRUMENT	REQUIRED SPECIFICATIONS	RECOMMENDED MODEL
High Performance A/D Converter	•••••	Fluke Option 2280A-161
Thermocouple/DC Volts Scanner		Fluke Option 2280A-162
Room Temperature Oil/Water Bath	•••••	·····
Mercury Thermo- meter	0.02 degrees C resolution	Princo ASTM-56C
Thermocouple	Type J or K	Fluke P-20J or P-20K

Table 175-1. Required Test Equipment

THEORY OF OPERATION

The Isothermal Input Connector theory of operation includes a functional description and a detailed circuit description. The schematic diagram for this assembly is given at the end of this option subsection.

Functional Description

By providing connections for up to twenty thermocouples through its screw terminals, the Isothermal Input Connector allows the Data Logger to make stable temperature readings. The assembly contains a temperature sensor that measures the isothermal block temperature, allowing automatic reference-junction compensation of thermocouple inputs. The isothermal aluminum block surrounds the terminals on the connector maintains the terminals, input leads, and reference junction at the same temperature.

The Isothermal Input Assembly, when installed on the Thermocouple/DC Volts Scanner, changes the type code of the scanner, thereby signaling the mainframe to permit thermocouple measurements on the channels associated with that scanner and Isothermal Input Connector.

Detailed Circuit Description

TERMINAL CIRCUIT

There are three terminals for each channel, one each for the high input (HI), the low input (LO), and shield (SHIELD). They provide termination points for the wiring carrying the incoming dc voltages from thermocouples or voltage sources. The incoming voltages are passed through the Isothermal Input Connector to the Thermocouple/DC Volts Scanner, where channels are selected and conditioned for conversion by the A/D Converter.

REFERENCE JUNCTION CIRCUIT

The temperature of the isothermal terminal block is sensed by the base-emitter junction of transistor Q1. Bias voltage is supplied to the transistor by the A/D Converter +6.2V reference voltage which is passed through the Thermocouple/DC Volts Scanner and divided down by factory-chosen resistors. The Q1 base-emitter voltage of approximately 600mV is divided in half by R3 and R4, with the 300mV output of the divider supplied to the Thermocouple/DC Volts Scanner. The scanner and the A/D Converter measure this signal on the 512mV range each time a thermocouple measurement is made on the associated input channels, thereby providing a measurement to the Data Logger for thermocouple linearization processes. Capacitor C1 reduces the sensor's susceptibility to electro-magnetic interference (EMI), and resistor R5 provides a bias current return path.

GENERAL MAINTENANCE

The Isothermal Input Connector Assembly PCA normally does not require cleaning unless dirt, dust, or other contamination is visible on the surface. Follow PCA cleaning instructions in Section 4 of this manual.

PERFORMANCE TESTS

The following performance test can be used to verify that the Isothermal Input Connector is functioning properly. The performance test can also be used as an initial acceptance test. The performance test is divided into two parts, either of which may be performed independently. Both parts are necessary to fully test the connector. The two parts of the performance test are:

o Channel Integrity Test

The channel integrity test verifies that all channels on the Isothermal Input Connector are functional.

o Reference Junction Accuracy Test

The reference junction accuracy test verifies that the Isothermal Input Connector channels meet accuracy specifications.

WARNING

THE DATA LOGGER CONTAINS HIGH VOLTAGES THAT CAN BE DANGEROUS OR FATAL. ONLY QUALIFIED PERSONNEL SHOULD ATTEMPT TO SERVICE THE EQUIPMENT. TURN OFF THE DATA LOGGER AND REMOVE ALL POWER SOURCES BEFORE PERFORMING ANY OF THE PROCEDURES IN THIS SECTION.

- 1. Turn the keyswitch to OFF. Disconnect the Data Logger power input, and remove the High Performance A/D Converter (Option 2280A-161) if one is installed.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Set the address switch on the A/D Converter to 0 (refer to the A/D Converter subsection of the 2280 Series System Guide or 2286/5 System Guide for switch setting instructions).
- 4. Install the A/D Converter in the top Data Logger option slot, then install the Thermocouple/DC Volts Scanner (2280A-162) in the slot immediately below the A/D Converter.
- 5. Reconnect the Data Logger ac line or battery power input.
- 6. Turn the keyswitch to the PROGRAM position.
- 7. Enter the steps given in Table 175-2 to program Data Logger.
- 8. Connect a shorting wire between the HIGH and LOW terminals of channel 0 on the Isothermal Input Connector. Install the connector on the scanner.
- 9. Press MONITOR, then 0 for channel 0, then ENTER. Verify that the value displayed for channel 0 is approximately the ambient temperature.
- 10. Press MONITOR. The Data Logger should display:

MAIN MENU CHOICE <M FOR MENU>? A

- 11. Repeat steps 8 through 10 for the remaining channels (1 through 19), substituting the appropriate channel number in steps 8 and 9.
- 12. The channel integrity test is complete.

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT				
1		MAIN MENU CHOICE <m for="" menu="">? A</m>				
2	E	<e> ERASE ALL OF PROGRAM MEMORY</e>				
3	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>				
4	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>				
5	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>				
6	ENTER	CHANNEL NUMBER (OR BLOCK) = CO				
7	019	CHANNEL NUMBER (OR BLOCK) = 019				
8	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>				
9	ENTER	A: CHANNEL FUNCTION <a-z>? P</a-z>				
10	Т	A <t> THERMOCOUPLE</t>				
11	ENTER	AT: TC TYPE <j,k,t,e,r,s,b,n,c,h,v>? J</j,k,t,e,r,s,b,n,c,h,v>				
12	ENTER	AT: CHANNEL MENU CHOICE <1-5>? 1				
13	EXIT	A: CHANNEL FUNCTION <a-z>? T</a-z>				
14	EXIT	CHANNEL NUMBER (OR BLOCK) = CO19				
15	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>				

Table 175-2. Temperature Sensor Type Programming Steps

*If a thermocouple type other than J is in use, type the appropriate code letter in step 11 (refer to the System Guide for thermocouple programming instructions).

Accuracy Verification Test

WARNING

THE DATA LOGGER CONTAINS HIGH VOLTAGES THAT CAN BE DANGEROUS OR FATAL. ONLY QUALIFIED PERSONNEL SHOULD ATTEMPT TO SERVICE THE EQUIPMENT. TURN OFF THE DATA LOGGER AND REMOVE ALL POWER SOURCES BEFORE PERFORMING ANY OF THE PROCEDURES IN THIS SECTION.

- 1. Perform steps 1 through 7 of the channel integrity test.
- 2. Connect a thermocouple to the HIGH and LOW terminals of channel 11 on the Isothermal Input Connector. Install the connector on the scanner.
- 3. Turn the keyswitch to RUN.
- 4. Insert the thermocouple and a thermometer in a room temperature bath, and allow them to thermally stabilize.
- 5. Press MONITOR, then 11, then ENTER.
- 6. Verify that the value displayed on the Data Logger is the temperature of the room temperature bath as measured by the mercury thermometer within the tolerances stated in Table 175-3.
- 7. The accuracy verification test is complete.

175-6

TC TYPE	90 DAYS @ 15-35 DEGREES C	1 YEAR @ 15-35 DEGREES C
JNBS	.35	.4
KNBS	.4	.45
TNBS	.6	.65
ENBS	.3	.35
JDIN	.4	.45
TDIN	.5	.55
NNBS	.6	.7

Tuble II J. Includouple neourally opecifications	Table	175-3.	Thermocouple	Accuracy	Specifications
--	-------	--------	--------------	----------	----------------

CALIBRATION

If thermocouple readings taken in the previous accuracy verification tests are found to be out of tolerance, the Thermocouple Input Connector requires calibration. Perform the following steps to calibrate the Isothermal Input Connector:

WARNING

THE DATA LOGGER CONTAINS HIGH VOLTAGES THAT CAN BE DANGEROUS OR FATAL. ONLY QUALIFIED PERSONNEL SHOULD ATTEMPT TO SERVICE THE EQUIPMENT. TURN OFF THE DATA LOGGER AND REMOVE ALL POWER SOURCES BEFORE PERFORMING ANY OF THE PROCEDURES IN THIS SECTION.

- 1. Turn the keyswitch to OFF. Disconnect the Data Logger power and high voltage inputs, and remove the High Performance A/D Converter (2280A-161) if one is installed.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Set the address switch on the A/D Converter to 0 (refer to the A/D Converter option section for switch setting information).
- 4. Install the A/D Converter in the top Data Logger option slot, then install the Thermocouple/DC Volts Scanner (Option 2280A-162) in the slot immediately below the A/D Converter.
- 5. Reconnect the Data Logger ac line or dc battery power input.
- 6. Turn the keyswitch to PROGRAM.
- 7. Enter the steps given in Table 175-4 to program Data Logger.

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">? A</m>
	E	<e> ERASE ALL OF PROGRAM MEMORY</e>
2 3 4 5 6	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>
4	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>
5	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>
	ENTER	CHANNEL NUMBER (OR BLOCK) = CO
7	019	CHANNEL NUMBER (OR BLOCK) = 019
8	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>? P</p,c,d,l>
9	ENTER	A: CHANNEL FUNCTION <a-z>?</a-z>
10	T a	A <t> THERMOCOUPLE</t>
11	ENTER	AT: TC TYPE <j,k,t,e,r,s,b,n,c,h,v>? J</j,k,t,e,r,s,b,n,c,h,v>
12	ENTER	AD: CHANNEL MENU CHOICE <1-5>? 1
13	EXIT	A: CHANNEL FUNCTION <a-z>? T</a-z>
14	EXIT	CHANNEL NUMBER (OR BLOCK) = CO19
15	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>
lett		than J is in use, enter the appropriate code the User Guide for programming
8.	on the Isothermal Input	to the HIGH and LOW terminals of channel 11 Connector. Install the connector on the canner (Option 2280A-162).
9.		and thermometer in a room temperature bath, the temperature indication to stabilize.
10.	Press MONITOR, then 11,	then ENTER.

Table 175-4. Temperature Sensor Type Programming Steps

11. Adjust resistor R1 on the Thermocouple Input Connector until the Data Logger displays the same temperature reading as the mercury thermometer.

12. Calibration of the Isothermal Input Connector is complete.

LIST OF REPLACEABLE PARTS AND SCHEMATIC DIAGRAM

An illustrated list of replaceable parts for the Isothermal Input Connector is given in Table 175-5. For parts ordering information, see Section 6 of the 2280 Series Service Manual. A schematic diagram for the Isothermal Input Connector is given in Figure 175-2.

			(See Figure 175-2.)						
DESI	ERENCE IGNATOR -NUMERIC	:s>	SDESCRIPTION	FLUKE STOCK	MFRS SPLY -CODE-	MANUFACTURERS PART NUMBER -OR GENERIC TYPE	tot QTY-	R S -Q	N 0 T -E-
с	1		CAP, CER, 0.22UF, +-20%, 50V, 25U	519157	51406	RPE11125U224M50V	,		
н	1		WASHER, LOCK, SPLIT, S STEEL, #4	147603	89536	147603	6	1	
н	2		WASHER, FLAT, STEEL, #4,0.030 THK	147728		147728	4	•	
н	3		RIVET, S-TUB, OVAL, STL, .118X.500	276493	89536	276493	4		
н	4		SCREW, MACH, PH, P, SS, 4-40X.437	403782	89536	403782	6		
н	5		SCREW, MACH, PH, SL, BR, 6-32, .250	615591	89536	615591	60		
MP	1		STANDOFF, BR, RD, SWGD, ANTI-ROT, 6-32THRD	643148	89536	643148	60		
MP	2		ISOTHERMAL, INSULATOR	579128	89536	579128	1		
MP	3		BLOCK, ISOTHERMAL	579110	89536	579110	1		
Р	36, 37	1	CONN, PWB EDGE, REC, 90, 0.156 CTR, 44 POS	614313	89536	614313	2		
Q	1		TRANSISTOR, SI, NPN, TEMP SENSOR TO-92	741538	89536	741538	1		
R	1		RES, VAR, CERM, 50K, +-10%, 0.5W	697300	89536	697300	1		
R	2		RES,MF,44.2K,+-1%,0.125W,25PPM	706317	89536	706317	1		
° R	3, 4		MATCHED RES. SET ISOTHERMAL	617597	89536	617597	1		
R	5		RES,MF,127K,+-1%,0.125W,100PPM	291328	91637	CMF551273F	1		

Table 175-5. 2280A-175 Isothermal Input Connector (See Figure 175-2.)

)

An * in 'S' column indicates a static-sensitive part.

.



Figure 175-2. 2280A-175 Isothermal Input Connector





Voltage Input Connector Option 2280A-176

DESCRIPTION

The 2280A-176 Voltage Input Connector option is a card-edge connector assembly which connects to the 2280A-162 Thermocouple/DC Volts Scanner and provides up to 20 channels of dc voltage input. The entire connector assembly is enclosed in a plastic housing that provides protection for terminal connections and strain relief for external wiring. When installed, the housing attaches to the Data Logger chassis with retaining screws on each end. The Voltage Input Connector is illustrated in Figure 176-1.

WHERE TO FIND ADDITIONAL INFORMATION

The Voltage Input Connector theory of operation, performance tests, general maintenance, calibration procedure, parts list, and schematic diagram are located in this subsection. Installation and system configuration instructions are in the 2280 Series System Guide, and operating and programming instructions are in the 2280 Series User Guide.

Test equipment required to perform the procedures in this subsection is listed in Table 176-1. A summary of test equipment required to perform all procedures in this manual is given in Table 2-1 in Section 2 of this manual.



Figure 176-1. Voltage Input Connector

 INSTRUMENT	 REQUIRED SPECIFICATIONS	RECOMMENDED MODEL
DC Calibrator	<pre>+/- 31.3 mV +/- 20 uV +2.048V +/- 50 uV -2.048V +/- 2 uV of +2.048 500 mV +/- 20 uV 6.2V +/- 155 uV 6.8V +/- 0.1V 5.0V +/- 100 uV 7.9V +/- 200 uV *63V +/- 800 uV 1.008V, +/- 40 uV</pre>	Fluke 343 *63V output used only for one optional test.
100:1 Divider	+/- 0.005%	Fluke Y2022
High Performance A/D Converter	•••••	Fluke Option 2280A-161
Thermocouple/DC Volts Scanner	·····	Fluke Option 2280A-162
Voltage Input Connector	•••••	Fluke Option 2280A-176

Table 176-1. Required Test Equipment

THEORY OF OPERATION

The Voltage Input Connector theory of operation includes a functional description and a detailed circuit description. The schematic diagram for the connector is located at the end of this option subsection.

Functional Description

The Voltage Input Connector provides screw terminal inputs for external dc voltage sources. Received voltages are then routed to the Thermocouple/DC Volts Scanner.

Detailed Circuit Description

Up to twenty dc voltage sources can be attached to the Voltage Input Connector through HIGH, LOW and SHIELD terminals for each channel, with 250 V rms spacing maintained between terminals.

The dc voltages across the high and low channel terminals are routed to the scanner through two card-edge connectors. The voltage inputs are then selected and conditioned by the Thermocouple/DC Volts Scanner for conversion by the A/D Converter.

GENERAL MAINTENANCE

The Voltage Input Connector PCA normally does not require cleaning unless dirt, dust, or other contamination is visible on the surface. Follow PCA cleaning instructions in Section 4 of this manual.

PERFORMANCE TEST

The following performance test can be used to verify that the Voltage Input Connector is functioning properly. The performance test can also be used as an initial acceptance test.

WARNING

THE DATA LOGGER CONTAINS HIGH VOLTAGES THAT CAN BE DANGEROUS OR FATAL. ONLY QUALIFIED PERSONNEL SHOULD ATTEMPT TO SERVICE THE EQUIPMENT. TURN OFF THE DATA LOGGER AND REMOVE ALL POWER SOURCES BEFORE PERFORMING ANY OF THE PROCEDURES IN THIS SECTION.

- 1. Turn the keyswitch to OFF. Disconnect all Data Logger power and high voltage inputs, and remove the High Performance A/D Converter (2280A-161) if one is installed.
- 2. Remove all addressable options from the rear of the Data Logger so that no address conflict occurs.
- 3. Set the address switch on the A/D Converter to 0 (refer to the A/D Converter subsection of the 2280 Series System Guide or 2286/5 System Guide for switch setting instructions).
- 4. Install the A/D Converter in the top Data Logger option slot, then install the DC Volts/Thermocouple Scanner (Option 2280A-162) in the slot immediately below the A/D Converter.
- 5. Connect test leads to the HI and LO terminals for channel 0 on the input connector, then install the Voltage Input Connector on the Scanner.
- 6. Reconnect the Data Logger ac line or dc battery power input.
- 7. Turn the keyswitch to the PROGRAM position.
- 8. Program the Data Logger using the steps given in Table 176-2.

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT
1		MAIN MENU CHOICE <m for="" menu="">.? A</m>
2	E	<e> erase all of program memory</e>
3	ENTER	REALLY ERASE ALL MEMORY <y,n>? N</y,n>
3 4	Y	REALLY ERASE ALL MEMORY <y,n>? Y</y,n>
	ENTER	MAIN MENU CHOICE <m for="" menu="">? A</m>
5 6	ENTER	CHANNEL NUMBER (OR BLOCK) = CO
7	019	CHANNEL NUMBER (OR BLOCK) = 019
8	ENTER	PROGRAM COPY DELETE OR LIST <p,c,d,l>?</p,c,d,l>
9	ENTER	A: CHANNEL FUNCTION <a-z>?</a-z>
10	D	A <d> DC VOLTS/CURRENT</d>
11	ENTER	AD: VOLTS/CURRENT RANGE <1-7>? 1
12	4	AD<4> 64.000 MVDC
13	ENTER	AD: CHANNEL MENU CHOICE <1-5>? 1
14	EXIT	A: CHANNEL FUNCTION <a-z>? D</a-z>
15	EXIT	CHANNEL NUMBER (OR BLOCK) = C019
16	EXIT	MAIN MENU CHOICE <m for="" menu="">? A</m>

Table 176-2. Performance Test Programming

- 9. Connect the calibrator output to the input of the 100:1 divider. Connect the voltage divider output to the input connector test leads.
- 10. Set the calibrator output to 6.3 volts.
- 11. Press MONITOR, then 0, then ENTER. Verify that the value displayed for channel 0 is 63.000 mV +/- 0.010 mV.
- 12. Press MONITOR. The Data Logger should display:

MAIN MENU CHOICE <M FOR MENU>? A

- 13. Set the calibrator output to zero. Move the voltage input connector test leads to the terminals of the next channel to be tested.
- 14. Repeat steps 10 through 13 for each remaining channel, 1 through 19, substituting the appropriate channel number in step 11.
- 15. The Voltage Input Connector performance test is complete.

176/Voltage Input Connector

CALIBRATION

The Voltage Input Connector requires no calibration.

LIST OF REPLACEABLE PARTS AND SCHEMATIC DIAGRAM

An illustrated list of replaceable parts for the Voltage Input Connector is given in Table 176-3. For parts ordering information, see Section 6 of the 2280 Series Service Manual. A schematic diagram for the Voltage Input Connector is given in Figure 176-2.

	TABLE 176-3. 2280A-176 VOLTAGE INPUT C (SEE FIGURE 176-2.)	UNNECTOR	FUA				
REFERENCE DESIGNATOR A->NUMERICS>	SDESCRIPTION		MFRS SPLY Code-	MANUFACTURERS Part Number OR Generic Type	TOT QTY	R 2 Q	
H 1	STEEL, CAD. PLATED, .125X .500	276493	89536	276493	4.		
H 2	WASHER, FLAT, STEEL, #4, 0.030 THK	147728	89536	147728	4		
1P 1	CONNECTOR HOUSING, TOP	578971	89536	578971	1		
1P 2	CONNECTOR HOUSING, BOTTOM	656876	89536	656876	1		
1P 3	DECAL, OPTION -176	634527	89536	634527	1		
1P 4	DECAL, VOLTAGE INPUT CONNECTOR	634592	89536	634592	1		
1P 5	TAPE,FOAM,PVC,1/4W,3/8 THK	603134	89536	603134	2		
36, 37	CONN, FWB EDGE, REC, 90, 0.156 CTR, 44 POS	614313	89536	614313	2		
1	RES, CF, 3.9K, +~5%, 0.25W	342600	80031	CR251-4-5P3K9	1		
TB 1 6	SINGLE ROW, .325 CENTERS, 10 POSITION	615328	89536	615328	6		

)

)



Figure 176-2. 2280A-176 Voltage Input Connector



Figure 176-2. 2280A-176 Voltage Input Connector (cont.)

RTD/Resistance Input Connector Option 2280A-177

DESCRIPTION

The 2280B-177 RTD/Resistance Connector installs on the rear of the 2280B-163 RTD/Resistance Scanner, and it provides 20 sets of input screw terminals for connection to RTDs and resistances. The connector assembly is enclosed in a plastic housing that provides protection for terminal connections and strain relief for external wiring. Retaining screws at each end of the housing fasten the assembly to the Data Logger chassis. The RTD/Resistance Connector is shown in Figure 177-1.

WHERE TO FIND FURTHER INFORMATION

The RTD/Resistance Input Connector theory of operation, performance test, general maintenance, calibration procedure, parts list, and schematic diagram are given in this subsection. Installation and system configuration instructions are located in the 2280 Series System Guide and 2286/5 System Guide, and operating and programming instructions are located in the 2280 Series User Guide and 2286/5 User Guide.

THEORY OF OPERATION

The RTD/Resistance Input Connector theory of operation discussion includes an overall functional description and a detailed circuit description. The schematic diagram for the Input Connector is located at the end of this option subsection.

OVERALL FUNCTIONAL DESCRIPTION

The RTD/Resistance Input Connector provides screw terminal inputs for connection to external resistances. These resistances are passed through two connectors to the 2280B-163 RTD/Resistance Scanner for conditioning.

DETAILED CIRCUIT DESCRIPTION

Twenty RTD's or other resistance sensors can be attached to the connector using five terminals per channel; HI EXC, HI, LO, LO EXC, and LO COM. Four terminals per channel are isolated from the other channels, providing for 4-wire and one 3-wire mode of operation. The fifth terminal on each channel, LO COM, is a common return for either channels 0 through 9 or 10 through 19, providing for accuracy in 3-wire mode of operation. The 44-pin edge connectors provide paths through which the RTD/Resistance Scanner can select, excite, and measure resistances wired to the connector terminals.



Figure 177-1. RTD/Resistance Input Connector

PERFORMANCE TEST

This Input Connector is tested along with the 2280B-163 RTD/Resistance Scanner in that scanner's subsection.

GENERAL MAINTENANCE

The Resistance Input Connector PCA normally does not require cleaning unless dirt, dust, or other contamination is visible on the surface. PCA Cleaning instructions are given in Section 4 of this manual.

CALIBRATION

The RTD/Resistance Input Connector does not require calibration.

LIST OF REPLACEABLE PARTS AND SCHEMATIC DIAGRAM

An illustrated list of replaceable parts for the RTD/Resistance Input Connector is given in Table 177-1. For parts ordering information, see Section 6 of the 2280 Series Service Manual. A schematic diagram for the RTD/Resistance Input Connector is given in Figure 177-2.

			TABLE 177-1. 2280B-177 RTD/RESISTANCE (SEE FIGURE 177-2.)	INPUT CU	INNECTOR				M
REFERENCE DESIGNATOR A->NUMERICS>		>	SDESCRIPTION		MFRS SPLY Code-	MANUFACTURERS Part Number or generic type	TOT QTY	R 5 -Q	0 T -E
Н	1		STEEL,CAD.PLATED,.125X .500	276493	89536	276493	4		
н	2		WASHER,FLAT,STEEL,‡4,0.030 THK	147728	89536	147728	4		
MP	1		CONNECTOR HOUSING, TOP	578971	89536	578971	1		
MP	2		CONNECTOR HOUSING, BOTTOM	656876	89536	656876	1		
MP	3		DECAL, RTD/OHMS INPUT CONN.	748038	89536	748038	1		
MP	4		DECAL, OPTION -177	748020	89536	748020	1		
MP	5		TAPE,FOAM,PVC,1/4W,3/8 THK	603134	89536	603134	2		
P	39, 40		CONN, PWB EDGE, REC, 90, 0.156 CTR, 44 POS	614313	89536	614313	2		
TB TB	1- 10, 30	21-	TERM STRIP, PWB, ANGL ENTRY, 2 CONTACTS	478867 478867	89536	478867	20		
TB TB	11- 20, 40	31-	TERM STRIP, PWB, ANGL ENTRY, 3 CONTACTS	474221 474221	89536	474221	20		



Figure 177-2. 2280B-177 RTD/Resistance Input Connector





Option 2280A-179 Digital/Status Input Connector

DESCRIPTION

The Option 2280A-179 Digital/Status Input Connector connects to the Digital I/O Board (Option 2280A-168). The connector provides screw-terminal connections that allow input of BCD digital data, binary digital data, or status input information to the Data Logger.

WHERE TO FIND FURTHER INFORMATION

In this subsection are Digital/Status Input Connector theory of operation, general maintenance, a parts list, and a schematic diagram. Installation and system configuration instructions are in the 2280 Series System Guide and 2286/5 System Guide, and operating and programming instructions are in the 2280 Series User Guide and 2286/5 User Guide. Option specifications are in the Appendix in this manual and in the System Guide.

THEORY OF OPERATION

The Digital/Status Input Connector provides a path from screw terminals on the connector body to the card-edge connector pins on the Digital I/O Board. There is no circuitry on the connector PCA other than printed traces. The 2280 Series System Guide and 2286/5 System Guide gives instructions for connector configuration.

When configured for status input, the Digital/Status Input Connector allows the Digital I/O Board to accept a maximum of 20 separate one-bit inputs from an external source for each Digital I/O Board installed in either the Data Logger Mainframe or the 2281A Extender Chassis. Each bit is associated with a channel programmed as status input.

When configured for digital input, the Digital/Status Input Connector allows the Digital I/O Board to accept 20 bits of parallel digital data from an external source. This data is received at the channel address set on the associated Digital I/O Board.

GENERAL MAINTENANCE

The Digital/Status Input Connector PCA normally does not require cleaning, but if dirt, dust, or other contamination is visible on the surface, the PCA should be cleaned. Follow PCA cleaning instructions in Section 4 of this manual.

PERFORMANCE TESTS

There is no separate performance test for the Digital/Status Input Connector since the connector is tested with the Digital Input Board in that option's performance test (see subsection for Option 2280A-168).

CALIBRATION

There are no calibration adjustments for the Digital/Status Input Connector.

LIST OF REPLACEABLE PARTS AND SCHEMATIC DIAGRAM

An illustrated list of replaceable parts for the Digital/Status Input Connector is given in Table 179-1. For parts ordering information, see Section 6 of the 2280 Series Service Manual. A schematic diagram for the Transducer Excitation Connector is given in Figure 179-1.

	(SEE FIGURE 179-1.)						
REFERENCE		FLUKE	MFRS	MANUFACTURERS		R	
DESIGNATOR		STOCK	SPLY	PART NUMBER	тот	2	
A->NUMERICS>	SDESCRIPTION	NO	CODE-	OR GENERIC TYPE	QTY	Q	
	STEEL, CAD. PLATED, 125X .500	276493	89536	276493	2		
H 2	WASHER, FLAT, STEEL, \$4,0.030 THK	147728	89536	147728	2		
IP 1	CONNECTOR HOUSING, TOP	578971	89536	578971	1		
IP 2	CONNECTOR HOUSING, BOTTOM	656876	89536	656876	1		
1P 3	DECAL, DIGITAL/STATUS INPUT CONN.	634626	89536	634626	1		
1F 4	DECAL, OPTION -179	634550	89536	634550	1		
1P 5	TAPE,FOAM,PVC,1/4W,3/8 THK	603134	89536	603134	2		
× 43	CONN, PWB EDGE, REC, 90, 0.156 CTR, 44 POS	614313	89536	614313	1		
TB 1- 6	SINGLE ROW, .325 CENTERS, 12 POSITION	615690	89536	615690	6		





Figure 179-1. 2280A-179 Digital/Status Input Connector (cont.)
SECTION 10

OPTIONS -200 AND ABOVE

CONTENTS

)

		Math Coprocessor	211-1
		DC-100 Cartridge Tape Drive	
(2280A	and 2280B	only)	214-1
Option	2280A-341	RS-232-C Interface	341-1
Option	2280A-342	IEEE-488 Interface	342-1

Option 2280A-211 Math Coprocessor

DESCRIPTION

The Math Coprocessor option is a circuit board assembly that plugs into connector J4 on the Data Logger motherboard to provide the 2280A, 2280B, and 2286A with enhanced mathematical capabilities. Calculations not possible using the Data Logger alone can be performed with a Math Coprocessor option installed, because of the option's associated arithmetic processing unit.

NOTE

The Math Coprocessor (Option 2280A-211) was formerly named Advanced Math Processor.

Added mathematical functions are not the only features of the Math Coprocessor option. Calculations that can be done by the Data Logger without a Math Coprocessor option (thermocouple linearization, for example) are performed more rapidly by the Data Logger when a Math Coprocessor Option is installed.

WHERE TO FIND FURTHER INFORMATION

In this subsection are Math Coprocessor theory of operation, general maintenance, performance tests, calibration procedure, a parts list, and a schematic diagram. Installation and system configuration instructions are in the 2280 Series and 2286/5 System Guide, and operating and programming instructions are in the 2280 Series and 2286/5 User Guide. Option specifications are in the Appendices in this manual and the System Guide.

No test equipment is required to perform the procedures given in this section. A summary of test equipment required for all procedures in this manual is given in Table 2-1 in Section 2 of this manual.



Figure 211-1. Advanced Math Processor

THEORY OF OPERATION

The Math Coprocessor Option theory of operation includes an overall functional description, a block diagram analysis, and a detailed circuit analysis which describes each major circuit block. A block diagram is included with the text, and full schematic diagrams are located at the end of this option subsection.

Overall Functional Description

The 2280A-211 Math Coprocessor Option greatly increases Data Logger capability by providing additional math functions and reducing computation demands placed on the Controller Assembly.

Since they both handle the same data, the Controller and the Math Coprocessor assemblies communicate directly, and share a section of memory located on the Data Logger Memory Assembly. A math interface buffer, the instrument program data base, and the scan buffer which contains readings and flags for each scanned channel are located on the Data Logger Memory Assembly.

Two processors on the Math Coprocessor board implement the many available functions. A central processing unit (CPU) handles data manipulation, routing, and control, while an arithmetic processing unit (APU) crunches the numbers.

Other circuitry supports the two processors. This includes on board memory, tri-state bus buffers, a memory arbitration circuit, a test LED circuit, a 12 volt supply, and combinational logic, buffers, and decoders.

Block Diagram Analysis

The Math Coprocessor Assembly is shown in block diagram form in Figure 211-2. The following paragraphs discuss the function of each of the diagram blocks.

o Central Processing Unit (CPU)

The main processor on the advanced Math Coprocessor Option, a Z80 microprocessor, communicates with the Controller, controls the arithmetic processor IC, checks entered mathematical expressions, and handles all general mathematical data flow.

o Arithmetic Processing Unit (APU)

The arithmetic processing unit is an integrated circuit that performs the actual mathematical calculations. Its speed and power enable it to quickly perform complex trigonometric and standard mathematical operations.

o On Board Memory

This block includes all resident random access memory (RAM) and read only memory (ROM) needed to perform Math Assembly functions. 28k-bytes of ROM hold the programming used by the CPU, and 4k-bytes of RAM is used as scratch pad.

o Memory Arbitration Circuit

This circuit is centered around an asynchronous state-machine controller which looks at several logic control lines to determine whether the Controller Assembly or the Math Coprocessor Assembly should have access to shared, non-volatile RAM resident on the Memory Assembly. Other memory arbitration and wait generation circuits are also included in this block.

o Test LED Circuitry

A seven-segment LED located at the lower, front corner of the Math Assembly indicates the status and results of circuit self tests. Different segments of the LED will light when specific circuit sections fail.

o 12 Volt Supply

This supply generates +12 volts dc from a +24 volt dc input, referencing the output to GND 1, the +5 volt return.

o Bus Buffers

The tri-state bus buffers provide drive capability for the address bus lines as they leave the Math Assembly, and enable and provide drive for the data bus lines as they leave.

o Decode, Combinational Logic, and Buffer Circuitry

These three small blocks represent circuitry components that buffer input lines, generate control signals, and decode addresses for use by the other circuit blocks.



Figure 211-2. Math Coprocessor Block Diagram

Detailed Circuit Analysis

CENTRAL PROCESSING UNIT (CPU)

The central processing unit is a Z80 micro-processor, U13, which fetches raw data and expressions, and controls data flow between the Controller and the arithmetic processing unit. This allows computation of mathematical expressions that can have a maximum of 80 characters and manipulate raw data measurements and previously computed results. Stored expressions that have been previously checked are used by the CPU to sequence the APU through an evaluation of the data.

Communication between the Controller and the Math Coprocessor Assembly is coordinated through flags and interrupts. The Controller Assembly initiates a computation by placing a raw reading in the scan buffer and activating flags in the math interface buffer located in shared memory.

After reading the active flags, the Math CPU obtains channel equation or linearization information from the instrument program data base. The CPU uses the information to coordinate data and equation routing to and from the arithmetic processing unit. While waiting for SVREQ(H), a service request interrupt which drives U22 and thereby the Z80 INT(L) line, the CPU organizes information for processing the next reading.

When a computation is completed, the CPU obtains the result, checks for limit violations, and returns it to shared memory along with appropriate flags.

Next, the Controller Assembly is told that the task has been completed when the MINT(L) interrupt line is driven low by the QO output of 8-bit addressable latch U27. This interrupt is asserted by the CPU when it performs an I/O write to the proper location, and U20 and U21 combine IORQ(L), WR(L), and A1(L) to enable latch U27 with data bus line DO set high.

When the Controller Assembly recognizes the MINT interrupt, it asserts the interrupt acknowledge line, MACK(H). This is inverted by U19 and applied to the NMI(L) line of the Math Coprocessor Option CPU, causing the CPU to de-assert MINT(L) to a high state. To complete the handshake operation, the Controller de-asserts MACK to a low state.

Setting flags and placing calculation results in shared memory is always controlled by the memory arbitration circuit.

A more comprehensive discussion of Z80 microprocessor operation and timing relationships is given in the Controller Assembly theory of operation.

ARITHMETIC PROCESSING UNIT (APU)

Integrated circuit U17 is the Arithmetic Processing Unit (APU). In addition to the four basic operations of addition, subtraction, multiplication, and division, it provides floating point square root, sine, cosine, tangent, arcsine, arccosine, arctangent, natural log, base 10 log, exponent of "e", and power of one number to another operations. Additional operations are also made possible by using the IC's internal stack to move and convert data.

Table 211-1 lists the four operations whereby the CPU controls and communicates with the APU (U17). Also shown in the table are the states of the various APU control lines as the it is written to or read from.

OPERATION	1		(CONTR	OL	LINES	5		1	
	1	RD(L)		WR(L) (:/^D(H	[)	CS(L)	
read status		 L		н		Н		L		
read data		L		H		L		L		
load command		Н		L		Н		L		
load operand		Н	1	L	1	L		L	1	L < 0.4 vol: H > 2.0 vol:
APU de-selected		X		X		X		Н		X = don't ca

Table 211-1. APU Control Line States

The status register within the APU chip can be read by the CPU and contains the following information:

- o Whether the APU is busy performing an operation
- o The sign of the most recent result
- o Whether the last operation resulted in a carry or borrow from the most significant bit
- o And whether the last calculation resulted in an error from

Dividing by zero Taking the square root of a negative number Too large of an inverse sine, cosine or ex argument Calculation overflow Calculation underflow. The status register is accessed when the APU is selected by CS(L) going low with $C/^D(H)$ remaining high. Driving the RD(L) input low with U21, which AND's IORQ(L) and RD(L) from the CPU, strobes the status register contents onto the data bus. The register is then read and checked by the CPU for the APU status, or for potential errors generated by the just completed APU operation. By reading the status register in this manner, the state of the APU can be determined at any time without interrupting calculations.

Numerical data is written to the APU by the CPU in the following manner. Control lines $C/^D(H)$ and CS(L) are driven low by the address bus signals AO and A1 respectively, thereby selecting the APU and its 16 byte stack. The CPU then places one byte of the 4-byte operand on the data bus and drives WR(L) and IORQ(L) low to provide a write strobe to the U17 WR(L) line for one clock cycle. The WR(L) signal for one clock cycle strobs the byte onto the APU's internal stack. For a floating point operand, 4 bytes are transferred in this manner.

Once the first operand has been placed in the APU, a second may be written to it in the same manner, pushing the bytes previously on the top of the stack farther down.

Once the operand(s) is(are) on the stack, the CPU drives AO high and A1 low to select the command register of the APU, then places the appropriate op-code for the desired mathematical operation on the data bus. The APU WR(L) line is then strobed low to store the op-code in the APU command register. Following this, the APU uses the stored operand(s) in the calculation specified by the op-code.

Upon completion of the math operation, one of the bits in the op-code flags the APU to generate a service request. In response, the APU drives SVREQ high, thereby driving the CPU INT(L) line low to generate an interrupt request. The CPU responds to the request by driving M1(L) and IORQ(L) low. These two signals are gated together in the combinational logic block by U21 to drive the APU SVACK(L) line low and cause the APU to remove its service request by de-asserting SVREQ(H) low. In this way, the APU signals the CPU that it has finished an operation, and a handshake occurs.

If the CPU requires the result of an operation, it selects the data stack of the APU by setting CS(L) and $C/^D(H)$ low, and reads the 4 bytes of the result, one byte at a time.

The APU drives the READY(H) line low to hold off the CPU when the APU is asked for data while performing an operation or stack manipulation. This causes U15 to assert the CPU WAIT(L) input and hold the CPU in a wait state until the APU is ready to communicate.

ON BOARD MEMORY - RAM AND ROM

The Math Coprocessor CPU is capable of addressing up to 64K bytes of memory. 32k-bytes of this with addresses from 0000 through 7FFF is located on the Math Coprocessor Assembly and is reserved for Math CPU use. 28k-bytes of memory with addresses from 9000 to FFFF is non-volatile shared RAM located on the Memory Assembly. Both the Controller and Math coprocessor CPU may access the RAM located on the Memory Assembly.

Standard Program ROM occupies 28k-bytes of the 32k-bytes on the Math Assembly, and it contains the executable code and all linearization constants required by the Z80 Math CPU. This program memory resides in locations 0000 to 6FFF in U2, U3, U4, U5, U8, U9, and U10. ROM address decoder U14 selects a specific ROM, determined by address lines A12 to A15, by asserting the desired ROM chip CE(L) line when the MREQ(L) line is asserted low, as listed in Table 211-2.

	ADDRES:	S LINES	S	SELECTED	
A15	A 14	A13	A12		
0	0	0	0	U8	
0 0		0 1	1 0	U2 U3	
0		1	1	l U4	MREQ(L) = L
0 0	1	0 0	0	U5 U9	
0	1	1	0	U10	

Table	211-2.	ROM	Address	Selection
-------	--------	-----	---------	-----------

The ROM's used on the Math Assembly are 2732 EPROM's. Since these have slower access times than the CPU provides for at a 4 MHz clock rate, a wait state generation circuit described in the memory arbitration block places the CPU in wait for a small fraction of the memory access cycle. If a clock rate of 2 MHz is used, or if faster 2732A EPROM's are used, the wait may be disabled by removing resistor R17 on the Math Coprocessor Option.

In addition to program memory, the Math Option contains 4k-bytes of RAM that can be used for scratch pad memory and for storing mathematical expression information. This RAM resides at addresses 7000 to 7FFF in U6 and U11. The RAM address decode circuit made up of U14, U16, and U19 selects the RAM chip specified by address lines A11 to A15 by asserting that IC's CS(L) line. The RAM selected by each address combination is listed in Table 211-3.

	ADDF	RESS L	INES		SELECTED RAM	
	-	-	•	A11 	•	
					U11	MREQ(L) = L
0	1	1	1	1	I U6	

Table 211-3. RAM Address Selection

SHARED MEMORY ARBITRATION CIRCUIT

The core of the memory arbitration circuitry is an asynchronous state machine, formed by U25 and U26, which has an output labeled AOB(L) for controller on bus. This signal is asserted when the Controller Assembly has access to shared memory, prohibiting access by the Math CPU. The Controller is granted access in the following situations:

- o Only the Controller CPU is requesting shared memory.
- o The Math and Controller CPU's simultaneously request shared memory and shared memory was last accessed by the Controller.
- o The Controller requests shared memory and has been granted access to it. Here, the Math CPU is placed in a wait state until the Controller finishes its memory access cycle.
- o The Controller asserts the priority (PRIR) signal to force the Math CPU out of shared memory. The PRIR signal will only be activated if the Math CPU fails a self-test or is not able to access shared memory.

The state machine blocks out the Controller and allows the Math Assembly to access shared memory in the following situations:

- o Only the Math CPU is requesting shared memory.
- o The Math and Controller simultaneously request shared memory and shared memory was last accessed by the Math CPU.
- o The Math CPU requests shared memory and has been granted access to it. Here, the Controller is placed in a wait state until the Math CPU finishes its memory access cycle.

AOB(L) grants Controller access to shared memory when it is asserted to clear the U24 synchronization flip-flop that drives the BOBDL lines and to steer the Controller address, control, and data lines into the Memory Assembly shared memory block. Another section of circuitry made up of a flip-flop in U24, one in U23, plus gates in U15 and U26, forms a wait state generation circuit that forces the Math CPU to wait when it is accessing ROM memory. The output of this circuit is the ROMWAIT(L) signal, and the inputs are RAM(L), BA15(L), MREQ(L), and RESET(L), and the clock is CLOCK(H).

When the Math Assembly CPU is not performing a memory access, MREQ(L) is de-asserted high, Q(L) of U23 is asserted low, Q(H) of U24 is asserted high, the ROMWAIT(L) output of U26 is de-asserted high, and the CPU is not placed in a wait state.

When ROM memory is accessed, the Math Z80 asserts MREQ(L) low. The next positive edge of CLOCK, clocks the low state through U23 to de-assert Q(L) to a high level, while the Q(H) output of U24 remains asserted high. This causes U26 to assert ROMWAIT(L), thereby asserting WAIT(L) through U15, and placing the Math Assembly CPU in a wait state. On the next positive CLOCK transition, U24 clocks the low state of the U23 Q(H) output through to de-assert the U24 Q(H) signal. This results in ROMWAIT(L) being removed by U26, WAIT(L) being de-asserted by U15, and the CPU being allowed to continue.

Once the ROM access has been completed, MREQ(L) is de-asserted high. The next two positive clock edges assert the U23 Q(L) and the U24 Q(H) outputs, and ROMWAIT(L) is kept de-asserted. ROMWAIT(L) remains high until the next program memory access cycle begins.

If shared memory or on board RAM is being addressed by the Math CPU, RAM(L) or BA15(L) will be asserted, causing U15 to clear U24 Q(H) to a low level and disable the wait state generating signals. This is done since both of these memory sections are fast enough that a wait state is not needed.

If the Math board has requested access to shared memory as signaled by the asserted low SMREQ(L) line, but hasn't yet been granted access as indicated by the still de-asserted BOBDL(H) line, U20 will assert WAIT(L) through U15. This forces the Math CPU to wait until it has been granted access to shared memory before continuing.

Many signals are involved in the memory arbitration and wait state generation circuits, with each having specific meanings and functions. A description of these signals follows:

- PRIR(H) Priority is asserted whenever the Controller decides to force its way into shared memory. This is only asserted to prevent a defective Math Coprocessor option from disrupting the contents of shared memory.
- AA15(H) This is asserted by the Controller when access to shared memory is desired. This signal holds access to shared memory if it has been previously granted to the Controller.

- BA15(L) This is asserted low when the Math CPU desires access to shared memory. BA15(L) is generated by U26 when A15 goes high to address the upper 32k-bytes of memory and IORQ(L) stays high to indicate that the transfer about to occur will not involve I/O. This signal holds access to shared memory if the Math CPU is still using it.
- AOB(L) This is the output of the memory arbitration circuit. It is asserted low when the Controller has been granted access to shared memory and the Math Assembly is to be excluded. This remains asserted until the Math CPU is to be granted access.
- AOB(H) This is the inverted and buffered memory arbitration signal that leaves the Math Assembly.
- BOBDL(H) This stands for Math on bus delayed, and it is synchronously asserted when AOB(L) is de-asserted to allow the Math CPU to access shared memory. When AOB(L) is asserted to give shared memory access to the Controller, MOBDL(H) is immediately and asynchronously de-asserted low.
- BOBDL(L) This signal is the inverted version of the signal above obtained from the Q(L) output of U24 instead of the Q(H) output. This signal is asserted low synchronously with the Math Board clock, and it is de-asserted high asynchronously with COB(L).
- SMREQ(L) This shared memory request line is asserted low by U20 when MREQ(L) is asserted low by the Math CPU during a memory access and BA15(L) is asserted low.
- SMEN(L) This is the shared memory enable signal that enables the Math data bus onto the shared memory bus. SMEN(L) is asserted low when the Math Coprocessor option is about to read or write to shared memory after being granted access to it.
- WRDLY(L) This write strobe delayed signal is generated by U20 as a result of WR(L) and SMEN(L) both being asserted low. This strobe allows the address lines to settle before data is written to shared memory.

TEST LED CIRCUITRY

The seven-segment LED display which signals the error status of the board, is driven by 8-bit addressable latch U27. Upon power-up, this addressable latch is cleared so that the outputs go low to turn on all seven display segments. After each local power up test is successfully completed by the Math CPU, a specific I/O location between 000B and 001F is addressed to turn off a segment, as listed in Figure 211-3.

ADDRESS	DISPLAY SEGMENT	
 ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		Α
001F	А	
001B	В	F B
0017	E	G
0013	D	
000F	E	E C
000B	F	
0007	G	
0007	G	

Figure 211-3. Math Board Test LED Segments

When the CPU performs an I/O write to one of the addresses in Figure 211-3, IORQ(L) and WR(L) both go low with A1 left high. This keeps the APU de-selected while U27 is enabled by U20, allowing data present on lines A2 through A4 to select or de-select decoder outputs, thereby turning the individual LED segments on or off.

All segments of the test LED status indicator are illuminated at power up and individually extinguished upon the successful completion of each self-test executed after power is applied. After power-up, any segments remaining illuminated will indicate the areas of failure.

Segment A is the first LED indicator turned off by the mathboard processor after power-up. If the indicator remains illuminated, the mathboard processor is not operating properly, that is, it cannot successfully access the ROM, RAM, and the test status indicator latch.

Segment B is extinguished when the processor successfully completes the ROM checksum test. If the segment remains illuminated, the ROM contents have been determined to be incorrect.

Segment C is turned off when the RAM test is successfully completed.

Segment D is turned off when the mathboard processor determines that it can properly access the memory shared with the controller assembly's processor.

Segment E is extinguished when the mathboard determines (by reading information contained in shared memory) that its software version is compatible with the mainframe software version.

Segment F is turned off when the test of the arithmetic processing LSI (APU) is successfully completed. If the indicator remains on, the APU chip is faulty.

Segment G is turned off when the mathboard processor determines that it can interrupt the controller assembly's processor.

12 VOLT SUPPLY

This circuit is centered around linear regulator VR1 and generates a +12 volt dc output from the +24 volt dc mainframe input. The output, which powers the APU, is referenced to the 5 volt return so that logic level inputs to the APU will be interpreted properly. Capacitors C2 and C3 provide stability and high frequency filtering for the output.

BUS BUFFERS

The tri-state bus buffer IC's drive the memory and address lines that leave the Math Assembly to drive onto, or to receive information from, the shared memory section located on the Memory Assembly. U1 is a bi-directional data bus buffer enabled by the SMEN(L) line, while U7, U12, and U18 are the always-enabled memory address buffers that drive all 16 address lines plus the MRD(L) and MWR(L) lines.

BUFFER, COMBINATIONAL LOGIC, AND DECODE CIRCUITRY

One portion of the buffer section made up of a flip-flop in U23, R16A, U22, Q1, and associated circuitry forms a divide by two and CLOCK drive circuit. The divide by two function is not used unless the 2MHz clock frequency is desired and R16A has been installed. The normal clock rate selected by R16B is 4 MHz, and this signal is buffered by U19, U22, and Q1.

Another portion of the buffer section is formed by the Schmidt-trigger inverters in U19 which sharpen up the edges of, and buffer, the signals entering the Math Assembly from other assemblies. Some of the signals treated include BRST(L), PRIR(H), and MACK(H).

The combinational block is made up of circuitry that has been described in more detail in previous circuit sections, and includes gates in U20, U21, U16, and U22. An example is the gate in U21 which AND's WR(L) and IORQ(L) to generate the block diagram IOW(L) signal which drives U17 and one gate in U20.

Decode circuitry has also been mentioned in previous sections, and is made up of U14 and U27 which are both 8-output decoders, and U16.

GENERAL MAINTENANCE

The Math Coprocessor PCA normally does not require cleaning, but if dirt, dust, or other contamination is visible on the surface, the PCA should be cleaned. Follow PCA cleaning instructions in Section 4 of this manual.

PERFORMANCE TESTS

Entering And Running System Tests

1. Turn the Data Logger keyswitch to the PROGRAM position and enter the System Test Menu from the Main Menu by pressing the "S" key. The Data Logger acknowledges with the prompt:

<S> SYSTEM DIAGNOSTICS

2. Press the ENTER key. The prompt becomes:

S: DEVICE TO TEST <1-7>? 1

Now, the system is ready for you to choose a test from the System Test Menu. The seven system tests as they are shown on the Data Logger display are:

S<1> CONTROLLER AND MEMORY S<2> KEYBOARD AND DISPLAY S<3> PORT A S<4> PORT B S<5> CARTRIDGE TAPE (2280A and 2280B only) S<5> DISK DRIVE (2286 only) S<6> ADVANCED MATH PROCESSOR (2280A and 2280B only) S<6> MATH COPROCESSOR (2286 only) S<7> SERIAL LINK

3. Select the Math Coprocessor test by pressing the 6, followed by the ENTER key. Several test functions can be performed on the Math Coprocessor. The prompt becomes:

TEST $\langle 1-n \rangle$? 1

4. Select, by number, a particular test to be performed. When the selection has been made and ENTER is pressed, the prompt TEST IN PROGRESS is displayed. The test results are then displayed on the front panel, indicating that either the test was successful (TEST PASSED) or that it has failed (TEST FAILED). Some tests also provide other helpful prompts. To step through and acknowledge these results, press EXIT successively to view each test result response until there are no more. Press EXIT twice to return to the system test menu and obtain the following prompt:

S: DEVICE TO TEST <1-7>?

5. When all desired tests are completed, press the EXIT key. The Data Logger will execute a power-on sequence and return to the Main Menu.

The following tests may be run after selecting the Math Coprocessor Assembly test (selection 6) from the test menu:

S<6> Math Coprocessor

<1> ITEMS FAILED AT POWER UP

This displays the errors encountered during the math board power-up self tests. Possible errors are:

MATH BOARD INTERFACE FAILED INCOMPATIBLE MATH BOARD SOFTWARE MATH BOARD ROM CHECKSUM TEST FAILED MATH BOARD RAM TEST FAILED MATH BOARD APU TEST FAILED MATH BOARD DOES NOT RESPOND

<2> ROM CHECKSUM TEST

This checks each ROM on the Math Board to see if the information stored in it is still correct. If the information has changed, the following error message is displayed:

Unn ROM CHECKSUM TEST FAILED

(Where Unn is the reference designation of the faulty part).

<3> MATH BOARD RAM TEST

This ensures that the Math Board RAM is completely functional by performing a sequential read after write at every RAM location.

<4> FULL RAM TEST (destroys the configuration programming)

This checks the RAM for proper internal and external read, write, and address decoding by performing sequential write and reads at every RAM location. If any RAM location fails, the following failure message is displayed:

AUnn RAM TEST FAILED

(Where A indicates the Math Coprocessor Assembly, and Unn indicates the reference designation of the failed RAM).

<5> SIMPLE APU (Math Coprocessor) TEST

This causes the math board CPU to run some simple mathematical tests on the math processor.

<6> COMPLEX APU (Math Coprocessor) TEST

The Math Board CPU runs a full functional test on the math processor.

CALIBRATION

The Math Coprocessor Assembly does not require calibration.

LIST OF REPLACEABLE PARTS AND SCHEMATIC DIAGRAM

An illustrated list of replaceable parts for the Math Coprocessor is given in Table 211-4.

For parts ordering information, see Section 6 of the 2280 Series Service Manual. A schematic diagram for the Math Coprocessor is given in Figure 211-4.

					(SEE FIGURE 211-4.)				
DES A>	ERENC IGNAT NUMER	OR ICS		S	DESCRIPTION		MFRS SPLY Code	MANUFACTURERS PART NUMBER OR GENERIC TYPE	ТОТ QTY
C C	1 31	З,		-	CAP, CER, 0.22UF, +-20%, 50V, 25U	519157 519157	51406	RPE111Z5U224M50V	30
C	4				CAP, MICA, 33PF, +-5%, 500V	160317	02799	DM15E330J	1
DS .	1			×	DIODE, LED, RED 7 SEGMENT, ALPHA NUMERIC		28480	QUSP3016	i
1	1				STUD, THREADED, PENN KFH, 6-32, .250	493833	89536	493833	Í
ł	2				SCREW, THD CUT, PHP, STL, 6-32X5/16	268037	89536	238037	2
1	3				WASHER, FLAT, STEEL, \$8,0.031 THK	110288	89536	110288	2
1	4				WASHER,LOCK,SPLIT,STEEL,‡6	110392	89536	110692	1
	5				NUT, HEX, MINI, S.STL, 6-32	110569	89536	110569	1
1	6				SCREW, MACH, PHP, STL, 4-40X3/16	129882	89536	129882	2
	7				WASHER,LOCK,SPLIT,S STEEL, #4	147603	89536	147603	2
IF'	1				EJECTOR, RETAINER	488346	89536	488346	2
P	2				SPACER, SWAGED, RND, BRASS, 4-40X0.070	343996	89536	343996	2
P	3				BAG, SHIELDING, TRANSPARENT, 8"X12"	680942	89536	680942	1
P	4				HEATSINK	648402	89536	648402	1
	1	K	0	*	TRANSISTOR, SI, FNP, SMALL SIGNAL	195974	64713	2N3906	
	1,	5-			RES,CF,22K,+-5%,0.25W	348870 348870	80031	CR251-4-5P22K	11
	19	13,	15,			348870			
	2				RES, CF, 1.2K, +-5%, 0.25W	441378	80031	CR251-4-5P1K2	1
	3				RES, CF, 220, +5%, 0.25W	342626	80031	CR251-4-5P220E	÷
	4				RES, CF, 22, +-5%, 0.25W	381145	80031	CR251-4-5P22E	i
	16-	18			RES, CF, 1, +-5%, 0.25W	357665	80031	CR251-4-5P1E	3
F	Ĩ,		12,		TURRET, MINI HOLLOW LUG #20108-1	179283	88245	20108-5	15
P P	50, 1 70-	53,				179283			
Í.	1			×	IC,LSTTL,OCTL BUS TRNSCVR W/3-ST OUT	477406	01295	SN74LS245N	. 1
	2 10	5,	8		IC,4K X 8 EPROM (PROGRAMMED)	718387 718387	89536	718387	7
	6	11			IC,2K X 8 STAT RAM	584144	89536	584144	2
	7,	12,	18	×	IC,LSTTL,HEX BUFFER W/3-STATE OUTPUT	536458	01295	SN74LS365N	3
	13				IC, NMOS, 8 BIT MICROCOMPUTER	478073	89536	478073	1
	14				IC,LSTTL, 3-8 LINE DCDR W/ENABLE	407585	01295	SN74LS138N	1
	15		~		IC,LSTTL,TRIPLE 3 INPUT AND GATE	393082	04713	SN74LS11N	1
	16, 3	20,	21	×	IC,LSTTL,QUAD 2 INPUT OR GATE	393108	01295	SN74LS32N	3
	17				IC, NMOS, ARITHMETIC PROCESSING UNIT	584151	89535	584151	
	19 22				IC,LSTTL,HEX INVERTER W/SCHMT TRIG IC,FTTL,HEX INVERTER	483180	01295 07235	SN74LS14N	1
	23				IC, STTL, DUAL D F/F, +EDG TRG, W/SET&CLR	634444 418269	01295	74F04PC SN74S74N	
	24				IC,LSTTL,DUAL D F/F,+EDG TRG,W/CLR	393124	01275	SN74LS74N	
	25				IC,LSTTL,4 WIDE 2 IN AND-OR-INVT GATE	504662	01295	SN74LS54N	
	26				IC,LSTTL,QUAD 2 INPUT NAND GATE	393033	01295	SN74LSOON	÷
	27				IC,LSTTL, BBIT ADDRSABLE LATCH, W/CLR	419242	01295	SN74LS259N	i
R	1				IC, VOLT REG, FIXED, +12 VOLTS, 1.5 AMPS	413195	04713	MC7812TP	i
j	2	6,	8		SOCKET, DIP, 0.100 CTR, 24 PIN	376236	91506	324-AG39D	9
J	11	•			· ····································	376236			
J	13				SOCKET, DIP, 0.100 CTR, 40 PIN	429282	09922	DIL 840P-108	1
U	17				SOCKET, SIP, 0.100 CTR, 12 PIN	478610	00779	583773-4	2
	1-	4			RES, NET, SIP, 8 PIN, 7 RES, 22K, +-2%	500041	89536	500041	4
	5				RES, NET, DIF, 14 FIN, 7 RES, 220, +5%	423426	89536	423426	1

TABLE 211-5. 2280A-211 Math Coprocessor PCA (SEE FIGURE 211-4.)



Figure 211-4. 2280A-211 Math Coprocessor PCA

Option 2280A-214 Cartridge Tape Drive

DESCRIPTION

The Cartridge Tape Drive is an option that can be installed in either a 2280A or 2280B Data Logger. It provides tape storage for Data Logger programs and data. It consists of two assemblies: the cartridge interface and the cartridge drive. The cartridge interface is a printed circuit board that controls the cartridge drive assembly, and the cartridge drive assembly moves the tape, writes to tape, and reads from tape.

WHERE TO FIND ADDITIONAL INFORMATION

In this subsection, the Cartridge Tape Drive (Option 2280A-214) theory of operation, general maintenance, performance tests, calibration procedures, a parts list, and a schematic diagram are given. Installation and system configuration instructions are given in the 2280 Series System Guide, and operation and programming instructions are given in the 2280 Series User Guide.

Test equipment required to perform the procedures in this subsection is listed in Table 214-1. A summary of test equipment required to perform all procedures in this manual is given in Table 2-1 in Section 2 of this manual.

INSTRUMENT	REQUIRED SPECIFICATIONS	RECOMMENDED MODEL
Digital Extender		Fluke Part #486910
Digital Voltmeter or Multimeter		Fluke 77
Oscilloscope		Tektronix 2215

Table 214-1. Required Test Equipment

THEORY OF OPERATION

The following theory of operation discussion begins with an overall functional description of the Cartridge Tape Drive. Following this is a block diagram description that identifies and briefly describes the function of each major circuit block on the Cartridge Tape Drive. The next three sections present the general algorithms or sequence of events involved in writing information to the tape, reading from the tape, and moving or positioning the tape. A detailed circuit analysis then describes how each major circuit block on the Cartridge Tape Drive assembly works. Where necessary, block diagrams and simplified schematics are included with the text. Schematic diagrams for the Cartridge Tape Drive Option are at the end of this option subsection.

Overall Functional Description

The DC100 Cartridge Tape Drive provides logging data and program storage for the 2280A or 2280B Data Logger. It consists of a printed circuit board assembly, referred to as the Cartridge Interface, and a tape drive, referred to as the Cartridge Drive. The Cartridge Interface is connected to the Cartridge Drive unit by two cables.

The Cartridge Interface assembly is a microprocessor controlled intelligent subsystem of the 2280. It receives commands from the mainframe using an instrument internal bus called the PIO bus. The microprocessor on this assembly controls and supervises all details regarding cartridge tape recording and playback. It develops and maintains a complete file system on the tape. The mainframe can ask the Cartridge Interface to open a file for reading or writing, erase the tape, send the directory of the installed tape, and selectively delete files on the tape. The mainframe can also command the Cartridge Interface to perform several functional tests of the Cartridge Drive option hardware to verify proper performance and assist in calibration and troubleshooting.

Block Diagram Analysis

o Microprocessor

A 4-MHz Z-80 microprocessor is used to provide local control functions for the Cartridge Tape Drive option. The firmware for the processor is stored in an EPROM and 2 K-bytes of RAM is available for local data buffering and firmware program variable storage.

o Memory and Input/Output Decoding and Control Logic

The firmware executed by the microprocessor is located in a single EPROM, and a single RAM chip provides the temporary storage required for program variable storage and data buffering.

Generation and sensing of various control signals is provided by a Z-80-PIO chip and several latched registers.

o Interrupt Generation and Acknowledgement

Several real-time events occur periodically within the cartridge tape subsystem that cause to microprocessor firmware to temporarily stop what it is doing, take care of the real time event, and then resume what is was doing.

o PIO Bus Communication

The PIO Bus is a parallel interface through which all communication between the Cartridge Interface assembly and the controller assembly takes place. In addition to the eight-bit bus to transfer data, there are two signals that address the Cartridge Interface, two that identify the type of PIO Bus transaction, an interrupt line, and a few handshake signals.

o Tape Drive

A Qantex Model 200 MiniDrive is used within the Data Logger. It records data at 1600 bits per inch on two tracks. The drive has minimal electronics located on two small printed circuit assemblies; the read/write and status drive. The read/write portion of the drive electronics allows the 2280 Cartridge Interface assembly to select track A or B, enable writing, send write data, and receive read data. The drive's status assembly allows the interface assembly to sense the motion of the motor, determine the speed of the tape, select tape direction, determine whether a cartridge is installed, and sense whether the installed cartridge is write protected.

o Tape Write

Data or programs are written to tape in blocks of 1024 bytes. Each of these blocks consists of a preamble, data bytes, error check code, and postamble. Blocks of data are separated from one another on tape by gaps which are areas on tape where no flux transitions are present. Data is recorded on tape in a format known as Manchester Phase Encoded. The collection of hardware in the tape write block consists primarily of a shift register to convert the parallel data from the microprocessor to serial form and a phase encoder to convert the simple serial data bit sequence into a manchester format.

o Tape Read

Reading the tape consists of retrieving blocks previously written. The hardware involved is the logical inverse of that used for writing and converts serial manchester format to parallel data. o CRC Generator and Checker

A Cyclic Redundancy Check code is recorded at the end of each block of data. This polynomially generated code is used to validate the correct writing and reading of data.

o Motor Speed Control

The motor speed control circuitry maintains tape speed at read or write speeds of 30 inches per second and fast forward or rewind speeds of 77 inches per second. This involves generating an error signal by comparing the actual tape speed versus a reference value and sending this signal to control circuitry on the tape drive.

o Motor Power Supply

Power for the Cartridge Drive motor is generated by a step-down, switching power supply driven from the +24V supply.

o Power Supply Arbitration Logic

To reduce instrument power consumption, the cartridge tape is not allowed to move tape (read or write) when the printer is printing. This logic allows the printer and cartridge tape subsystems to coordinate power supply usage.

o Test Status Indicator

Four LED's on the front edge of the Cartridge Interface assembly indicate the assemblies self test results status. They indicate the viability of the microprocessor, ROM, RAM, and data encoding and decoding circuitry.

WRITING THE TAPE

Data is written to the tape in blocks surrounded by gaps. Each block consists of a preamble, followed by data, CRC (cyclic redundancy check), and postamble fields.

Writing is done with a different gap on the tape head than the one used for reading. When reading old tape information, the write gap is de-energized. While writing to the tape, the WRT (Write) signal energizes the write gap. Tape travels past the write head, picks up the new information, then travels a short distance and passes over the read gap. This signal is recovered by the read electronics to perform a "read-after-write". The success of the write operation is verified by comparing the bytes read to the bytes written.

When confronted with the task of writing a block of data to the tape, the end of the last block written is searched for (unless the destination is the beginning of the tape, where the load point hole is searched for instead). Next, the tape is backed up three inches (into the middle of the previous block) in order to get a running start. The tape is started running forward, and one of two cases ensues:

- 1. If the block about to be written is the first block on tape, then the tape is advancing toward the load point. The WRT signal is set to energize the write gap, and the ENPE (Enable Phase Encode) signal is kept cleared to disable the phase encoder (in order to write a gap). The block is written a short distance after the load point.
- 2. If the block about to be written is not the first block on tape, then the WRT signal is kept cleared until the gap marking the end of the previous block is detected. When this happens, the WRT signal is set and the ENPE signal kept cleared to write the gap between the two blocks. After the tape has moved the distance allotted for gaps, the block is written.

To start writing the block, the ENPE signal is set, allowing the phase encoder to generate transitions. This signal takes effect when the next output byte is loaded into the write shift register. The control signals ENPE (Enable Phase Encode), CRCGEN (CRC Generate), and CRCOUT (CRC Output) all take effect on byte boundaries as the bytes are shifted out to the tape, and are manipulated by the interrupt routine to guarantee that switching between modes is synchronized with particular bytes. The following sequence is executed during a block write sequence:

- 1. Synchronization is achieved by writing some dummy bytes under the write data interrupt, then loading the first preamble byte under the interrupt and setting ENPE.
- 2. Under the second interrupt, the second preamble byte is loaded.
- 3. Under the third interrupt, the first data byte is loaded and the CRCGEN signal is set. This signal will enable CRC generation starting with the first bit of the first data byte.
- 4. For the next 1023 interrupt cycles, the next data byte in the block is loaded.
- 5. Under the next interrupt, the CRCOUT signal is set and a dummy byte is loaded. The source of output to the tape is switched (when the byte now being shifted out is exhausted) to the CRC generator (U62). CRCOUT causes CRC generation to cease, and the contents of the 16-bit CRC register in the CRC generator to be shifted out. The dummy byte is written to prevent ERROR from being set by a write under-run.
- 6. Under the next interrupt, another dummy byte is loaded.
- 7. Under the next interrupt, the first postamble byte is loaded and the signals CRCGEN and CRCOUT are cleared. These signals will take effect after the last CRC bit is shifted out. Clearing CRCGEN resets the CRC generator, and clearing CRCOUT switches the source of output back to the byte loaded by software.
- 8. Under the next interrupt, the second postamble byte is loaded.

- 9. Under the next interrupt, the phase encoder is disabled by clearing the signal ENPE (which, of course, takes effect after the last bit of the postamble is shifted out). A dummy byte is loaded.
- 10. A calibrated number of interrupts are allowed to occur to write the terminating gap and to allow the read-after-write to finish. Note that reading and writing are skewed due to the physical separation of the read and write gaps. Dummy bytes are loaded under all of these interrupts. When the allotted number of interrupts have occurred, a flag is set informing the non-interrupt firmware that the block write has completed.

After the block write finishes, tape motion is stopped and the result of the attempt examined. If the read failed to match what was written, or if the ERROR signal was set (indicating either a read over-run or a write under-run error), then the tape is backed up to the beginning of the block and the firmware tries again (up to a specified maximum number of retries).

READING THE TAPE

Data stored on the tape is read while moving the tape forward at slow speed. The data format closely follows the standard for DC300 tapes (ANSI X3.56-1977); however, at the time of this writing there is no explicit standard for DC100 tapes. Data is stored as magnetic flux transitions in block form; e.g., sections of data separated by erased sections called gaps.

A block of data is always nestled between two gaps and consists of four fields: preamble, data, CRC, and postamble. The preamble is used for synchronization, the data is the information stored, the CRC is used for error checking, and the postamble can be used as a preamble going the opposite direction (though this is not done in the 2280). Each field contains an integral number of eight-bit bytes recorded in serial fashion using Manchester phase encoding.

Manchester phase encoding is a "self-clocking" coding scheme. This means that both the data and the data-rate information can be recovered from the read signal as it comes off the tape. Ideally, bit-to-bit spacing is constant with this method; however, in reality spacing between adjacent bits varies slowly from bit to bit and can vary widely (as motor speed changes) between different blocks or drive units. One bits are always recorded as positive transitions, while zero bits are always recorded as negative transitions. Since bit-to-bit spacing is constant, extra transitions have to be inserted between adjacent zero bits or adjacent one bits. Figure 214-1 illustrates the encoded bit sequence 011001 using Manchester phase encoding.



Figure 214-1. Manchester Phase Encoding

The encoded format of a recorded block is illustrated in Figure 214-2. Immediately following the gap is the preamble, which always contains fifteen zero bits followed by a single one bit. The preamble's purpose is to allow the hardware to sort out which transitions are significant--this is done by synchronizing the decoder hardware with the negative transitions; e.g., getting "on track" with the known fifteen zero bits. The trailing one bit is there to mark the end of the preamble -- by the time it arrives, the hardware must have extracted data rate information. After the trailing one bit arrives, the decoder runs into the data field, which is essentially a pseudo-random stream of ones and zeros. To maintain synchronism, a device known as a 2/3-cell timer is employed (see Figure 214-3). With this scheme, each bit is timed to determine inter-bit spacing. After detecting a significant transition, the 2/3-cell timer ignores any transitions that occur before 2/3 of the estimated bit time has elapsed. It then opens a "window", forcing the next transition to be interpreted as significant.

)



Figure 214-2. Recorded Block Format



Figure 214-3. 2/3-Cell Timer Operation

After the end of the preamble, every eight significant transitions are formed into eight-bit bytes and sent to the processor. As soon as a new byte is available, it is loaded into a holding register and the processor is informed by the INRDY (Input Ready) signal going high. The processor then reads the byte, which forces INRDY low again.

If a new byte becomes available before the processor has read the last one (that is, INRDY is still high), then an input overrun error has occurred. When this happens, the last byte received is lost. This event causes the ERROR signal to go high.

The data field of the block consists of a fixed number of bytes, after which comes the two-byte CRC (cyclic redundancy check). This code checks the integrity of the data, and it is explained in greater detail later. Cyclic redundancy checking begins with the first byte of the data field, and stops immediately after the second CRC byte--preamble and postamble bytes are not checked. (The processor counts the number of bytes received, and disables checking when it has received the requisite number.) For the vast majority of possible errors, the CRCERR (CRC Error) signal will be high after the second CRC byte is received. If CRCERR is low the data was either received correctly or an extremely unlikely pattern of errors occurred.

MOVING THE TAPE

Tape motion is controlled by the signals RT (Run Tape), FAST, and FWD (Forward). When RT is high, the drive motor runs in the direction specified by FWD at the speed specified by FAST. Speed feedback is provided by an optical tachometer on the drive which generates the SYNC signal. One SYNC cycle corresponds to a tape travel of 0.0076 inches.

The nominal slow (FAST = 0) tape speed is 30 ips (inches per second). At this speed, the SYNC period is about 250 microseconds. This speed is set during calibration by adjusting R53 on the Cartridge Interface assembly.

This adjustment provides the reference input to the Motor Speed Reference Amplifier. Speed is controlled by comparing the output of the Motor Speed Reference Amplifier with the output of the Motor Speed Frequency-to-Voltage Converter and automatically adjusting the motor drive voltage accordingly. The output of the Motor Speed F-to-V Converter varies linearly with SYNC frequency.

Switching between fast (FAST = 1) and slow (FAST = 0) tape speed is done by the Motor Speed F-to-V Converter. Fast speed is 2.57 times slow speed (about 77 ips). With a 140-foot tape, rewinding takes about 22 seconds.

Since tape length is not "infinite" (as in an 8-track tape), holes punched near the ends of the tape are detected and used to inform the microprocessor that the end is near. Tape motion must be stopped before the end is reached, since (unlike cassette tapes) the tape ends are not attached to the reels and it is therefore possible (in a fault situation) to wind the tape off the end. If this should happen, the tape cartridge would have to be taken apart and re-threaded.

The configuration of holes in the tape is shown in Figure 214-4. The BOT (Beginning of Tape) holes can be distinguished from the EOT (End of Tape) holes by the processor, since BOT holes come in pairs. When confronted with the problem of finding the beginning of the tape, the firmware causes tape to wind forward in search of a hole. If tape travels 36 inches without finding one, it concludes that the tape is positioned between the LP (Load Point) hole and the EW (Early Warning) hole, and rewinds the tape to just before the LP hole. If a hole is encountered, the firmware determines whether the hole detected was of the single or double (BOT) hole variety. If a double hole was detected, the LP hole is searched for in the forward direction and the tape is left parked just before it. Otherwise, a single hole was detected, and repetitive hole searches in reverse commence until either 36 inches elapse without finding a hole or a double hole is found.

Holes are detected by a light sensor on the drive which is normally blocked by the presence of opaque tape between it and an LED. A tape hole moving past allows light to impinge on it momentarily, which in turn sets a flip-flop that drives the TMSL (Tape Mark Sense Latched) signal high. After recognizing this signal, the processor resets the flip-flop by pulsing RESET TMS(L) low.

Before trying to move tape, the processor needs to see if any tape is installed. This is indicated by the IRDY(L) (Interface Ready) signal. IRDY(L) is low only if a tape cartridge is installed and the tachometer system is functional. In addition, the signal TMS SAFE(L) indicates whether the tape mark sensor system is alive and well. Signal TMS SAFE(L) will be low only if the TMS system is functional and tape is present between the LED and the sensor.



Figure 214-4. Tape Holes

)

214/Cartridge Tape Drive

Detailed Circuit Description

MICROPROCESSOR

The Z-80 microprocessor (U33) running at 4-MHz provides the local processing required to drive the cartridge interface electronics and interface with the controller assembly. An 8-MHz clock is provided by U21 and then divided by two using U22. An active pull-up to the +5 volt supply is provided by U31, Q3, R21 through R24, and C28.

The processor communicates with all other components of the assembly using the address bus to select the source or destination of information, the data bus to either send or receive information, and several control signals to synchronize the operations.

MEMORY AND INPUT/OUTPUT DECODING AND CONTROL LOGIC

Memory And I/O Accesses

The Z-80 microprocessor on the Cartridge Interface has two distinct address spaces: Memory Space and I/O Space. The type of access being performed is determined by the signals MREQ(L) (Memory Request), IORQ(L) (Input or Output Request), M1(L) (Machine Cycle One), RFSH(L) (Refresh), RD(L) (Read), and WR(L) (Write) (see Table 214-2). Timing diagrams for each type of access are given in Figures 214-5 through 214-9.

The RAM, ROM, and the memory-mapped write-only control and read-only status registers lie in memory space, while the Z-80-PIO chip resides in I/O space. The same address and data busses are used for both I/O and memory accesses, but the address decoding is different. The results of the two separate decoding paths are given in Figure 214-10, the Memory Space Map, and Figure 214-11, the I/O Space Map.

Large portions of Memory and I/O space are unused. Consequently, not all of the address lines are used to accomplish full decoding (a technique known as "sparse mapping"). Since addresses are sparsely mapped, more than one address can be used to access the same physical hardware. For simplicity, the Memory and I/O Space Maps shows only one of these addresses.

MREQ(L)	IORQ(L)	 M1(L)	 RFSH(L)	 RD(L)	 WR(L)	 Cycle Type
0		0	1	0	1	Instruction Fetch
0	1	1	1	0	1	Memory Read
0	1	1	1	1	0	Memory Write
0	1	1	0	1	1	Memory Refresh
1	0	1	1	0	1	I/O Input
1	0	1	1	1	0	I/O Output
1	0	0	1	1	1	Interrupt Acknowledge
		l	l	l	l	I

Table 214-2. Cycle-Type Coding Signals



Figure 214-5. Instruction Opcode Fetch



Figure 214-6. Memory Read or Write Cycles

214/Cartridge Tape Drive





	Read	Write	
	FFFF	FFFF	
Unused	1		Unused
	C800	C800	
	C7FF	C7FF	······································
2k x 8 RAM	1		2k x 8 RAM
	COOO	COOO	
······································	BFFF	BFFF	
Unused	1		Unused
	A004	A004	
Read Register 3	A003	A003	Write Register 3
Read Register 2	A002	A002	Write Register 2
Read Register 1	I A001	A001 I	Write Register 1
Read Register 0	A000	A000	Write Register C
_ 0	9FFF	9FFF	
Unused			Unused
	2000	2000	
	1FFF	1FFF	
	1		
Тwo			
8k x 8			
ROM Banks	1		Unused
	0000	0000 _	

)

Figure 214-9. Memory Space Map

	Read	Write	
	FFFF	FFFF	
Unused			Unused
	8004	8004	
Unused	8003	8003	Command, Port B
Unused	8002	8002	Command, Port A
Data, Port B	8001	8001	Data, Port B
Data, Port A	8000	8000	Data, Port A
·	7FFF	7FFF	
Unused			Unused
	0000	0000	



Address Decoding

The Address Decoding block implements the Memory Space Map (Figure 214-9) and the I/O Space Map (Figure 214-10). Address lines AO to A15 and control signals MREQ(L), IORQ(L), and M1(L) select a location in memory or I/O space. The memory cycle is qualified by mutually exclusive control signals RD(L) and WR(L), which determine a read or write cycle, respectively.

The system elements that interchange information via the address bus, data bus, and control signals are the Z-80 microprocessor, a Z-80-PIO chip, a 16k by 8 ROM, a 2k by 8 RAM, three 8-bit write-only control registers, one 8-bit write-only communication data register, two 8-bit read-only status registers, one 8-bit read-only communication data buffer, and one 8-bit read-only cartridge read data register. Address decoding is sparsely mapped, so it is important to note that processor accesses of certain forbidden addresses can cause bus conflicts.

Mutually Exclusive Address Bits

All read and write bus elements are in Z-80 memory space except the Z-80-PIO chip, which is in I/O space. For all accesses (including I/O cycles), address bits A15(L), A14, and A13 are mutually exclusive. Thus, valid combinations of A15, A14, and A13 are 000, 110, and 101.

For Z-80-PIO accesses, this implies that the processor register mapped to the high-order address byte is not arbitrary and must have the correct upper three bits. To accomplish this, the Z-80 instructions

```
out (c),r
in (c),r
```

are used. These instructions map the register pair bc onto the address bus.

The actual mapping that occurs in both memory and I/O space is:

A15 = 0 => ROM A14 = 1 => RAMA13 = 1 => Memory-mapped Registers

For an I/O access; e.g., the Z-80-PIO:

A15 = 1 A14 = 0 A13 = 0A2 = 0

Z-80-PIO CHIP

The Z-80-PIO chip (U32) has two 8-bit ports (port A and port B) that can be configured to operate in various modes. Each port is operated in only one of the possible modes: port B in the "control mode", and port A in the "output mode."
Port A

This port is used only for sending bytes to the tape while writing. When a byte is written to this port, the OUTRDY (Output Ready) signal goes high (U32-18). This is the signal to the Byte Serializer that a new byte is available. When the byte being shifted out is exhausted, a new byte is obtained from the output of port A, (the OUTPUT BUS signals OO through O7) and the signal OUTSTB(L) (Output Strobe) is pulsed low to acknowledge receipt of the new byte. If the byte being shifted out is exhausted and OUTRDY has not yet gone high again (e.g., a new byte was not loaded in port A), an under-run error occurs. Pulsing OUTSTB(L) low forces OUTRDY low and causes an interrupt to occur.

Port B

The control mode allows any of the signals connected to port B to be used as interrupts (ERROR, TMS SAFE(L), IRDY(L), INRDY, TACH, GAP, and TMSL). In practice, only two of the above signals are ever used as interrupts (INRDY and TACH); the rest are simply polled. In addition, no more than one port B interrupt is enabled at a time; e.g., TACH and INRDY are forced to be mutually exclusive. TACH is used when positioning tape, while INRDY is used when reading the tape. INRDY is not used as an interrupt while performing a read-after-write; instead, all port B interrupts are disabled and INRDY is polled.

INTERRUPT GENERATION AND ACKNOWLEDGEMENT

Interrupts in program execution are requested when the IRQ(L) (Interrupt Request) input to the Z-80 microprocessor is low. The Z-80 responds in one of three ways to an IRQ(L). The Cartridge Interface uses only one method, which requires the source of the interrupt to place the lower half of an interrupt vector on the data bus during an interrupt acknowledge cycle (see Table 214-2 and Figure 214-8).

NOTE

A vector is a 16-bit address pointing to a location in memory containing the address of the beginning of the interrupt service routine.

The upper half of the vector is contained in a dedicated Z-80 register. After the interrupt acknowledge cycle, the Z-80 pushes the current program counter on the stack. It then reads the interrupt service routine starting address from the 2-byte location pointed to by the interrupt vector, and branches to that address.

The Z-80-PIO chip (U32) is the only source of interrupts to the Cartridge Interface. After the Z-80-PIO chip has supplied an interrupt vector during an interrupt acknowledge cycle, the Z-80-PIO chip enters the "under service" state and the interrupt request line (IRQ(L)) is reset. While being serviced, the Z-80-PIO chip monitors the data bus, resetting the "under service" state when it detects a Z-80 "return from interrupt" instruction. It does not request another interrupt until service of the current interrupt is completed.

PIO BUS COMMUNICATION

The PIO parallel bus allows communication between the controller assembly (i.e., the main microprocessor in the 2280) and all logging and interface devices. The Cartridge Interface sees the PIO Bus as address lines IA1 and IA2 (Interface Address), control lines IC5 and IC6 (Interface Control), BUSY(H), RDRDY(H) (Read Ready), RDSTB(L) (Read Strobe), WRRDY(H) (Write Ready), and WRSTB(L) (Write Strobe), data lines IDO to ID7 (Interface Data), and interrupt line TPINT(L) (Tape Interrupt). Section 3 provides a discussion of PIO Bus communication.

The Cartridge Interface polls the state of the PIO Bus by reading Read Register 1 (U3) (see Figure 214-9), which accesses PIO Bus signals ADDRESSED(L) (a combination of IA1 and IA2), RDRDY, WRRDY, IC5, and IC6. In normal operation, this register is read several times before any action is taken, in order to guarantee that the values read are valid.

PIO Bus handshake and status signals from the Cartridge Assembly, including RDSTB(L), WRSTB(L), and BUSY, are latched in U5 and buffered to the Controller Assembly through U4.

The data lines IDO through ID7 are read through buffer U13, which is enabled by the RSO(L) (Read Strobe 0) signal. These same data lines can be driven by U12 when enabled by information latched in U5.

TAPE DRIVE

The read/write portion of the drive electronics allows the 2280 cartridge interface assembly to select track 1 or 2, enable writing, send write data, and receive read data. The drive's status assembly allow the interface assembly to sense the motion of the motor, determine the speed of the tape, select tape direction, determine whether a cartridge is installed, and sense whether the installed cartridge is write protected.

The status assembly generates and receives several signals that deal with tape motion. The output signals from this assembly are:

- TMS Positive pulses at least 40 microseconds long are present while a hole is present at the tape mark sensor.
- TMSL A positive level appears when a hole in the tape is first detected by the tape mark sensor. This signal is latched and is reset by the RESET TMS(L) signal.
- TMS SAFE A positive level indicates that there is power on the tape mark sensor LED and tape (not a hole) is present between the LED and the sensor.
- FP(L) This signal is low when the installed cartridge has the file protect in the write protect position.
- IRDY A positive level indicates that the cartridge is in place and the optical tachometer LED is functioning.
- SYNC This signal is a series of pulses from the optical tachometer. The frequency of the pulse train is proportional to the speed of the motor and therefore the tape. The tape travels 0.0076 inches for each pulse.

The signals received by the status assembly are:

RESET TMS(L) A low going pulse used to reset the latched TMS signal.

- FSD Forward servo drive is an analog voltage, which, when varied from 0 to +12 volts will drive the motor in the forward direction. The magnitude of the voltage will determine the speed of the motor. This signal is used in conjunction with the FWD signal.
- FWD SW This input is pulled low when forward motion is required. It allows current to flow through the motor from the FSD signal.

- RSD Reverse servo drive is an analog voltage, which, when varied from 0 to +12 volts will drive the motor in the forward direction. The magnitude of the voltage will determine the speed of the motor. This signal is used in conjunction with the REV SW signal.
- REV SW This input is pulled low when reverse motion is required. It allows current to flow through the motor from the RSD signal.

+5 Regulated +5 volt power supply.

- +12VS Regulated +12 volt power supply. This voltage drives the motor.
- +12 Voltage to drive the Tape Mark Sensor and associated circuits.
- MOT RET Ground connection for the motor power.

GROUND Connection for signal ground.

The read/write assembly sources the following signals:

ANRD(L), ANRD Analog filtered differential read signals from the read head. Levels are from 750 millivolts to 1.5 volts peak-to-peak around a reference voltage to 6.0 volts.

The read/write assembly accepts the following input signals:

- TK SEL(L) The track select signal is held low to select track 1 and high for track 2.
- WRITE(L) The write signal is driven low to enable writing.
- WRITE DATA This signal contains the encoded data to be written on tape.
- WRITE PWR A low level on this signal enables current to the write head.
- GROUND Write ground.
- +12 +12 volt power.
- +6 Regulated +6 volt power.
- +5 Regulated +5 volt power.
- READ GROUND This ground is returned separately to the read amplifier on the cartridge interface assembly.

TAPE WRITE

Byte Serializer

The Byte Serializer takes parallel data from Port A of the Z-80-PIO Interface on lines 00-07 and converts it to a serial bit stream. In addition, it handles the handshake signals OUTRDY and OUTSTB(L), and provides the signals the Error Detector needs to detect write under-run errors.

Bytes are loaded into a shift register (U43), and shifted out at 47.6 kHz. Bit count and strobe generation are handled by a presettable counter (U9) and a strobe generator (U10, U11-1,2,3). See Figure 214-11 for timing details.

CRC/Serial Data Output Selector

Data written serially to the tape comes from either the Byte Serializer or the CRC Generator. Selection is controlled by the CRCOUT signal, which is synchronized to take effect between bytes by a D-type flip-flop (U18-13,15). This flip-flop controls a 2-input data selector (U20-8,9,10,11,12,13; U2-11,12,13), whose output is routed to the Phase Encoder and the CRC Generator. (Note: The CRC Generator only uses this output when the Byte Serializer is selected as the source of bits--see the section on the CRC Generator.)

Phase Encoder

The Phase Encoder uses Manchester phase encoding to encode the serial bit stream supplied by the CRC / Serial Data Output Selector. Two clocks are used: CK6, which runs at the bit rate (47.6 kHz); and CK5, which runs at twice the bit rate (95.2 kHz) (See Figure 214-12). The output WRITE DATA is sent to the drive, where it directly controls the write gap driver.

The Phase Encoder is asynchronously reset when WRT is low, which forces WRITE DATA high. If WRT is high, the Phase Encoder is enabled/disabled by ENPE (Enable Phase Encoder), whose action is synchronized to byte boundaries by two D-type flip-flops (U18-4,2; U38-9,12). When the Phase Encoder is disabled, WRITE DATA is forced high.



Figure 214-11. Byte Serializer Timing, CRC/Data Selector Timing





TAPE READ

Read Amplifier

The Read Amplifier (U11) converts the differential signal supplied by the drive electronics to a single-ended signal, with a gain of approximately 12. This signal is then filtered and routed to the Read Data Comparator (U1) and the Read Clock Comparator (U2).

Read Data Comparator

The Read Data Comparator converts the analog signal supplied by the Read Amplifier to the digital signal DATA by comparing it to a programmable threshold. The threshold is controlled by signals PDRST(L) (Preamble Detector Reset) and WRT. Three threshold values are significant:

Gap Searching Threshold (PDRST(L) = 0)

Gap Searching threshold is set when positioning to a particular block on a pre-recorded tape. In this mode, the threshold has a considerable offset from the average value of the Read Amplifier output--this facilitates discrimination between the silence of gaps and the noise of data blocks. Read Threshold (PDRST(L) = 1, WRT = 0)

Read threshold is set during an attempt to read a block that was written previously. The threshold has a slight offset from the average value of the Read Amplifier output, in order to decrease the probability of triggering on gap noise while approaching the beginning of the block.

Read-After-Write Threshold (PDRST(L) = 1, WRT = 1)

Read-after-write threshold is set during an attempt to read a block while it is being written. The threshold has a greater offset from the average value than that used during subsequent read attempts, in order to help assure future readability.

For all three thresholds, the Read Data Comparator employs a large amount of hysteresis to combat signal droop. This causes a delay after the signal passes the threshold before the DATA output signal changes. The Read Clock One-Shot compensates for this delay.

Read Clock Comparator

The Read Clock Comparator is essentially a zero-crossing detector designed to extract edge information with a minimal amount of jitter. It converts the output of the Read Amplifier to a digital signal by comparing it to its average value, and routes the result to the Read Clock One-Shot.

Read Clock One-Shot

A transition in the output of the Read Clock Comparator triggers the Read Clock One-Shot. The Read Clock One-Shot generates a pulse (the CLOCK signal) whose trailing edge captures the output of the Read Data Comparator. The duration of this pulse is about one-quarter of the nominal bit time, or one-half of the nominal duration of a pulse caused by the insertion of an insignificant transition (see the section that describes Manchester phase encoding). Validating the output of the Read Data Comparator with the trailing edge of the output of the Read Clock One-Shot helps guarantee that the information captured is valid, since the sampling is done where the signal swing is the largest.

The Read Clock One-Shot consists of a state machine (U6; U4-8,9,10; U5-13,12,11; U9) which detects positive or negative transitions of the Read Clock Comparator and uses an embedded counter (U9) to generate a calibrated pulse. An 8 MHz clock minimizes edge jitter contribution.

Read Clock Selector

The DATA signal supplied by the Read Data Comparator can be used to position or read the tape. When positioning a pre-recorded tape, the DATA signal is sampled at a high rate to detect the presence of gaps or blocks. When reading tape, the DATA signal is sampled by the CLOCK output of the Read Clock One-Shot to form the recovered (still Manchester phase encoded) digital version of the read signal. Clock selection by the Read Clock Selector (U35-1, 12, 13, 9, 10, 11, 8) is controlled by the signal PDRST(L). Signal PDRST(L) is low when positioning tape, and high when reading tape. The output is routed to the clock input of a D-type flip-flop (U16-2,6), which samples the DATA output of the Read Data Comparator.

Read Data Selector

The input to the Manchester phase decoding circuitry can be either the signal read from the tape or the signal generated by the Phase Encoder (to perform a "local loop-back" test). The Read Data Selector (U35-3,2,4,5,6; U39-5,6) is controlled by the signal EDTEST (encode/decode test).

Read Transition Detector

Significant positive and negative transitions of the Read Data Selector output are detected separately by the Read Transition Detector (U25-13,15,4,2; U49-1,2,13,12,3,4,5,6). Significant positive transitions cause a positive pulse on one output (U49-12); significant negative transitions cause a positive pulse on another output (U49-6). The duration of a pulse is one CK1 cycle; i.e., about 125 nanoseconds.

Interpretation of transitions as either significant or insignificant is controlled by either the Preamble Detector or the Bit Timer. During the process of preamble detection, the Preamble Detector may force the Read Transition Detector to interpret all transitions as significant (U53-1,2,3). When this is the case, the Preamble Detector is in charge of sorting out which transitions are significant. After the preamble has been detected and reading from tape commences, the Bit Timer takes over the task of discriminating between significant and insignificant transitions.

Preamble Detector

The tasks of getting the Bit Timer synchronized to significant transitions and the Byte Deserializer synchronized to byte boundaries are handled by the Preamble Detector. When a preamble is detected successfully, the final preamble bit (the one bit) forces the Preamble Detector into a quiescent state; from then on, it has no effect on the timing.

Preamble detection is split into four distinct phases which are controlled by a 4-bit synchronous counter (U51). When the PDRST(L) (Preamble Detector Reset) signal is low, the content of the preamble counter is forced to three, and the DATOK (Data OK) signal is forced low. Preamble detection begins when PDRST(L) is taken high.

o Phase 1

The first phase of preamble detection covers the range of preamble counter values 3 through 7, and it exists to synchronize the Bit Timer. Note that the preamble counter will never contain the values O through 2. During this phase, the Read Transition Detector is forced to interpret all transitions as significant (by reading the msb of the preamble counter, U51-11). The preamble counter will increment (controlled by U56-10,9,8) when the Read Transition Detector detects a negative transition, corresponding to one of the leading zero bits in the preamble. Also, a negative transition causes the Preamble Detector to send a control pulse (from U25-7) to the Bit Timer, which marks the end of a bit interval and is used by the Bit Timer to achieve synchronization.

o Phase 2

The second phase of preamble detection covers the range of preamble counter values 8 through Hexadecimal E, and serves to reject false preambles. During this phase, significant/insignificant transition discrimination is controlled by the Bit Timer. If a positive significant transition is detected before the preamble counter reaches the next phase (i.e., the value Hexadecimal F), the Preamble Detector aborts and goes back to the beginning of the first phase.

o Phase 3

Preamble detection enters the third phase when the preamble counter reaches the Hexadecimal value F. When this happens, the RCO (Ripple Carry Out) output of the preamble counter goes high, and is used to inhibit further counting. From that point, the preamble counter value will not change until it is reset by PDRST(L) going low. During normal preamble detection, this phase is entered a few bits before the last bit (a one bit) of the preamble arrives (since the preamble counter was pre-loaded with a value slightly greater than zero). The purpose of this phase is simply to wait for the trailing one bit.

o Phase 4

The fourth and final phase commences when the trailing one bit is detected. When this happens, the pulse provided by the Read Transition Detector (indicating a significant positive transition) anded with the RCO output of the preamble counter (U56-4,5,6) sets a J/K flip-flop (U42-5,6), which in turn drives the DATOK signal high. This action enables the Byte Deserializer and the Bit Strobe Generator, so that future bits are collected and sent to the processor. At this point, the Preamble Detector becomes idle and has no further significant role.

Bit Timer

The Bit Timer implements the 2/3-cell timer discussed earlier. Essentially, two simultaneous counting operations are going on for each bit: the current bit time is being measured, and 2/3 of the estimated bit time is allowed to elapse before a significant transition is expected to arrive. The ratio is achieved by running two 8-bit counters at different speeds--4 MHz and 6 MHz. The 4 MHz counter (hereafter called the MX counter) measures the current bit time counting up, while the 6 MHz counter (hereafter referred to as the ET counter) times out 2/3 of the estimated bit time counting down. The entire scheme is slaved to the pulse that occurs when a significant transition is detected (from U25-7).

When a significant transition is detected, a pulse ripples through a simple chain of 4 D-type flip-flops (U24) and a J/K flip-flop (U42-2,3). The outputs of these flip-flops control the loading, clearing, and enabling of the two counters (U29; U28, U30). The sequence that occurs is as follows (see Figure 214-13):

- 1. The EBT (Enable Bit Timers) signal (U42-3) signal goes low, which disables the clocks to both counters.
- 2. The LBT(L) (Load Bit Timers) signal (U24-6) pulses low, loading the estimated bit time from an 8-bit register (U64) into the ET counter (U28, U30) simultaneously with loading the next estimate into the 8-bit register (U64). The next estimate is generated by summing (U65, U66) half the previous estimate and half the bit time measured by the MX counter.
- 3. The CBT (Clear Bit Timer) signal (U24-14) pulses high, clearing the MX counter (readying it for the next bit).
- 4. Finally, the EBT signal goes back high, and we're off and running.

When the ET counter reaches zero (e.g., a borrow occurs from both 4-bit stages; U28-13 and U30-13) a J/K flip-flop (U8-3,2) is set. This forms the signal to the Read Transition Detector to interpret the next transition as significant.

The 6 MHz clock to the ET counter is generated from the 8 MHz clock by dropping every fourth pulse. The pulse dropper operation is controlled by a 4-bit counter running at 8 MHz; when this counter's two least significant bits are zero, the output pulse is suppressed.



Figure 214-13. Bit-Timer Sequencing

Gap Detector

The Gap Detector (U7-1, 2, 6; U8-5, 8, 9, 11; U11-11, 12, 13,; U54-11, 12, 13) uses the outputs of the Read Transition Detector to form a partial determination of the existence of a gap. Any significant transition asynchronously resets the Gap Detector, forcing the GAP signal low. However, the Gap Detector requires silence for about 190 microseconds before it allows GAP to go high.

The GAP signal is normally used when positioning tape. When doing this, the firmware holds PDRST(L) low, thus forcing the Read Transition Detector to interpret all transitions as significant. This also sets the gap searching threshold for the Read Data Comparator. In this mode, the GAP signal is quite reliable when it is true (high), and not as reliable when it is false, since any noise in a gap may accidentally reset the GAP signal. This is because the GAP signal is essentially the result of a uni-directional debounce of read transition signals. The other half of the debouncing algorithm is implemented in firmware.

Bit Strobe Generator

When a significant transition is detected that corresponds to valid data (when DATOK is high), the Bit Strobe Generator generates the strobes the Byte Deserializer and the CRC Checker need to obtain the new bit. The Bit Strobe Generator consists of three D-type flip-flops (U22-12,9; U59-4,2,13,15) and generates signals STB and DATSTB.

Byte Deserializer

The Byte Deserializer assembles bytes from incoming bits and ships them off to the processor. Bit count is maintained by a synchronous counter (U61). When the bit counter indicates that the shift register (U37) is full, the shift register contents are transferred to a holding register (U47). This holding register is an octal tri-state latch that interfaces to the processor data bus.

The shift register and bit counter are both clocked by DATSTB (Data Strobe), which is supplied by the Bit Strobe Generator. When the bit counter reaches zero, indicating that the shift register contains a full byte, a small state machine consisting of two D-type flip-flops (U59), two 2-input AND gates (U58-4,5,6,8,9,10), and a J/K flip-flop (U57-10,15) strobes the contents of the shift register into the holding register before the next bit arrives, then sets INRDY (Input Ready) high to inform the processor of the availability of a new byte. If the previous byte wasn't read yet when this happens, then INERROR goes high for one clock cycle, allowing the Error Detector to flag a read over-run error.

Error Detector

The Error Detector detects both read over-run errors and write under-run errors. The Error Detector is synchronous with both the state machine which strobes the new byte to be written into the write shift register and the state machine which strobes the byte just read into the read holding register. It consists of a 2-input OR gate (U2-8,9,10) and a J/K flip-flop (U57-6,1). The flip-flop is set when either error occurs, driving the ERROR signal high. The flip-flop (U57) is reset when the ERRCL (Error Clear) signal is high--note that ERRCL is the logical inverse of PDRST(L).

CRC GENERATOR AND CHECKER

A Cyclic Redundancy Check (CRC) code is recorded at the end of each block of data. This polynomially generated code is used to validate correct data write and read.

The CRC chip (U62) serves to check the CRC when reading a pre-recorded tape, and to generate the CRC when writing to tape. A quad 2-input data selector (U50) selects the inputs to the CRC chip. U50 is controlled by the WRT signal (which is low when reading, high when writing).

CRC Generation

CRC generation is controlled by the signals CRCGEN (CRC Generate) and CRCOUT (CRC Output). Both signals are synchronized by D-type flip-flops (U18-13,14; U18-12,11) to take effect on byte boundaries as data is written to the tape. When low, CRCGEN holds the CRC chip in the reset state. When CRCGEN is high and CRCOUT is low, the CRC chip calculates the CRC polynomial $x^{16} + x^{15} + x^2 + 1$ on the incoming data (on the D input, U62-11). When CRCGEN is high and CRCOUT is low, the CRC chip shifts out the contents of the internal 16-bit CRC register on the Q output (U62-12).

CRC Checking

CRC checking is controlled by the signal CRCCHK (CRC Check). CRCCHK is synchronized by a D-type flip-flop (U60-5,2) to take effect on byte boundaries. The CRC chip is held reset by the DATOK signal, thus, when the preamble has been successfully detected, the CRC chip is automatically enabled for the first bit of the first byte. The data bits are clocked into the chip by the STB signal, which is generated by the Bit Strobe Generator. The CRCCHK signal is taken low by the software just before the last CRC byte is read, so that the clock input to the CRC chip is disabled (U58-11,12,13) after the last CRC bit is checked. If the block read succeeded, the contents of the CRC register will be zero at this point, driving the CRCERR (CRC Error) signal low; otherwise, CRCERR will be high.

MOTOR SPEED CONTROL

The motor speed control circuitry maintains tape speed at read or write speeds of 30 inches per second and fast forward or rewind speeds of 77 inches per second. This involves generating an error signal by comparing the actual tape speed to a reference value and sending the error signal to control circuitry on the tape drive.

Motor Speed Frequency-To-Voltage Converter

The Motor Speed frequency-to-voltage converter consists of a programmable digital one-shot (U10; U3; U5-1,2,3; U4-4,5,6) and a low-pass filter. The digital one-shot converts each SYNC transition to a programmable width pulse. SYNC pulses are caused by the optical timing wheel on the drive--each pulse corresponds to a tape travel of .0076 inches. The pulse width is set by the signal FAST; when FAST is low, a tape travel speed of 30 ips (inches per second) is selected--when FAST is high, a tape travel speed of 77 ips is selected.

The digital one-shot consists of essentially the same circuit described in the section on the Read Clock One-Shot. The effect FAST has on the circuit is to select the count loaded into the embedded counter.

The low-pass filter is a simple level-shifter (Q1, Q2) followed by an R-C filter and a gain stage (U8-5,6,7). The output is one of the inputs to the Motor Speed Error Amplifier (TP84).

Motor Speed Reference Amplifier

The Motor Speed Reference Amplifier allows calibration of nominal tape speed, and it provides some acceleration and deceleration profile generation. Nominal tape speed is controlled by adjusting R53. (Acceleration and deceleration profiles are generated by the circuit containing U13-5,6,7; U13-2,3,1.) The output of the Motor Speed Reference Amplifier is one of the inputs to the Motor Speed Error Amplifier (TP81).

Motor Speed Error Amplifier And Direction Control

The Motor Speed Error Amplifier (U13-12, 13, 14) compares the output of the Motor Speed F/V Converter (which is proportional to tape speed) to the output of the Motor Speed Reference Amplifier (which is proportional to the desired tape speed) and generates an error signal. This signal is applied to either the FSD (Forward Servo Drive) signal or the RSD (Reverse Servo Drive) signal. The selection is controlled by the signals REV SW(L) (Reverse Switch) and FWD SW(L) (Forward Switch), whose low states are mutually exclusive.

MOTOR POWER SUPPLY

The power to drive the motor is generated by a step-down switching power supply. This supply is controlled by a special power-supply control chip (U1). Current limiting is provided by sensing current flow in a printed circuit board trace on an inner layer (U1-4,5). The output voltage is adjusted with R5. Voltage feedback is provided by R9 and R10. The main switching components are CR1 and Q1, while L1 and C5 provide the main output filtering.

POWER SUPPLY ARBITRATION LOGIC

The output of the +24V supply is shared by the Printer and Cartridge interfaces. Because of the heavy current demand created by these two sub-systems, only one can be operated at a time. In the case of the Cartridge Interface, the power demand is generated by the drive motor when tape is in motion.

Access to the +24V supply is controlled by the arbitration signals PRON(L) (Printer On) and CTON (Cartridge On). Signal PRON(L) is active (low) when the Printer is either requesting or using the supply; likewise, CTON is active (high) when the Cartridge is either requesting or using the supply. Neither sub-system is allowed to initiate the use of the supply if the other's arbitration signal is active.

Deadlock is avoided by permanently assigning higher priority to the Cartridge Interface. If the Cartridge Interface desires access to the supply, it sets CTON and waits for PRON(L) to become inactive. The Printer will not re-assert PRON(L) until CTON becomes inactive. Of course, this system works only if the Printer is either not installed or is functioning properly.

TEST STATUS INDICATOR

Four LED's (DS1-DS4) provide various indications of Cartridge Interface status. At power-up, they display the results of the Cartridge Interface self-tests as follows:

The first thing the microprocessor firmware does after coming out of reset is to turn off the topmost LED on the assembly (DS1). This provides some immediate indication about the viability of the processor, ROM, and memory-mapped write-only registers. If the LED remains on, the processor or the ROM has probably failed. Second, the ROM self-test is executed. This self-test computes the ROM checksum and turns off the second LED (DS2) if the unit passed the test. If the unit does not pass the test, the led stays on and the remaining tests are skipped.

Third, the RAM self-test is executed. If the unit passes this test, the third LED (DS3) is turned off; otherwise, it stays on and the remaining tests are skipped.

Finally, the digital section of the Manchester phase encoding and decoding circuitry is tested. The signal EDTEST goes high, and an entire block of data (complete with preamble, data, CRC, and postamble) is run through the encoder to U35, then is sent back from U35 through the decoder, and is read by the processor. If the data is not returned, or if the returned data does not match the data written, then the last LED (DS4) stays on. After the self-tests are run, the self-test result is sent to the Controller. The self-test result is displayed only if the test result indicates a failure. If no self-test result is sent to the Controller (i.e., no Cartridge Interface response), the Controller assumes that no Cartridge Tape option is installed.

MAINTENANCE

The following paragraphs provide maintenance information for Option 2280A-214, the Cartridge Tape Drive. Maintenance procedures include: cleaning instructions, tape packing instructions, tape rethreading instructions, performance test procedures, calibration adjustment procedures, a list of replaceable parts, and a schematic diagram.

Cleaning

Tape drive components require periodic cleaning to ensure proper operation. The tape head and drive capstan should be cleaned after 8 hours of tape motion, and the tachometer and tape mark sensor should be cleaned monthly. Use the procedures given in the following paragraphs to clean the tape drive components.

TAPE HEAD CLEANING

The tape head and capstan should be cleaned after each eight hours of tape motion. Use the following procedure to clean the tape head and capstan.

CAUTION

Do not use magnetic devices near the tape head. Do not touch the tape head with metal objects or other hard objects. Doing so may damage the head, resulting in tape cartridge damage.

- 1. Inspect the tape head by shining a small light, such as a penlight, at an angle across the head surface. Look for accumulated foreign matter or head damage.
- 2. Inspect the drive capstan for accumulated foreign matter or damage.

- 3. If the tape head or capstan is damaged, replace the defective part.
- 4. To clean oxide and accumulated foreign matter from the head surface or the capstan, use a cotton swab moistened in isopropyl alcohol. Heavy or long-term accumulations may require repeated cleaning using a clean swab each time.
- 5. After cleaning all accumulated material from the head, use a clean, dry swab to remove the residue and polish the head.

TACHOMETER CLEANING

Once a month, visually inspect the optical tachometer. If the disk shows dirt or fingerprints, it should be cleaned with a soft, moist cloth. If the unit has a stainless steel tachometer disk instead of a nylon disk, it should be cleaned by brushing or blowing air across the surface where the slots are located. Remove all accumulated dust or dirt from the open areas; accumulated dust and dirt will cause speed stability problems.

TAPE MARK SENSOR CLEANING

Visual inspection of the emitter and sensor on the TMS assembly should be performed monthly. Use a soft brush or cotton swab to clean any accumulated dust or dirt from the lenses of there devices.

Packing Tapes

Tape should be cycled (wind and rewind) periodically. This packs the tape to maintain even tape tension and to prevent irregular stacking. Tape packing is especially important if the tape has been dropped or has undergone a significant temperature change, or if only a portion of the tape is used repeatedly.

Cartridge Tape Rethreading

Under unusual circumstances of drive failure or cartridge mishandling, the tape might come free of the hub. The tape is not fastened to the hub, but is held in place by the elastomer belt and by the tape's wrap around itself. The procedures for looping the tape back onto the hub help prevent important data loss, but they are no substitute for proper handling and customary back-up copying.

Two tools are required to rethread the cartridge tape: a number 1 Phillips head screwdriver and a small probe (a straightened paper clip can be used as a probe). Use the following procedure to rethread the cartridge tape:

CAUTION

Do not use magnetized tools; they will destroy the data on the tape (if staples or paper clips stick to the tool, it is magnetized). Also, do not touch the tape surface except at the end. Fingerprints cause errors.

- 1. Open the cartridge by removing the four baseplate Phillips head screws (see Figure 214-14), and set the cartridge upright on the work surface with the cover on.
- 2. Lift the cover free and set it aside.

NOTE

To remove the head gate, swing it out to clear the tape before lifting it up. It is not necessary to remove the head gate to perform this procedure.

- 3. Thread the end of the tape around the tape guides as shown in Figure 214-15.
- 4. Moisten the end of the tape with water to get it to stick to the hub.
- 5. With a small amount of slack at the free end, insert the end of the tape between the hub and belt. Turn the drive roller with a finger to take up the tape. When the tape is gripped between the hub and belt, maintain some tension on the tape so it feeds straight on the hub.
- 6. If the loose end of the tape separates from the hub as you continue to wind, tuck the end of the tape under the next turn of tape using the probe.
- 7. Hold the takeup hub and drive roller fixed, and rotate the supply reel to take up the slack.
- 8. Continue winding the tape about 20 turns before reassembling. Watch the tape holes and corner rollers so that they do not ride up the shaft and fall off.
- 9. To reinstall the tape head gate, perform the following steps:
 - a. Align the long and short ends of the spring with the long and short ends of the gate (see Figure 214-16).
 - b. Drop the spring into the well in the gate.
 - c. Hold the spring down with the probe, and rotate the long end of the spring around to the slot that is at a right angle to the long dimension of the gate.
 - d. Push the end of the spring into the slot; it should remain there.
 - e. Hold the gate halfway out so that the gate and the spring end do not touch the tape. Slowly press the gate down onto its pin on the cartridge baseplate.
 - f. Reach in with the probe and press the spring down. It will clear its holding slot and snap into position, closing the gate.

10. Carefully lower the cartridge into place and reinstall the screws.



Figure 214-16. Catridge Tape Spring Installation

Performance Test

ENTERING AND RUNNING SYSTEM TESTS

1. Turn the Data Logger keyswitch to Program position and enter the System Test Menu from the Main Menu by pressing the "S" key. The Data Logger acknowledges with the prompt:

<S> SYSTEM DIAGNOSTICS

2. Press the ENTER key. The prompt becomes:

S: DEVICE TO TEST <1-7>? 1

Now, the system is ready for you to choose a test from the System Test Menu. The seven system tests as they are shown on the Data Logger display are:

S<1> CONTROLLER AND MEMORY S<2> KEYBOARD AND DISPLAY S<3> PORT A S<4> PORT B S<5> CARTRIDGE TAPE S<6> ADVANCED MATH PROCESSOR S<7> SERIAL LINK

3. Select the Cartridge Tape test by pressing the 5, followed by the ENTER key. Several test functions can be performed on the Cartridge Tape Drive. The prompt becomes:

TEST $\langle 1-n \rangle$? 1

The following tests may be run after selecting the Cartridge Tape Drive test (selection 5) from the test menu:

<1> DEVICE/CONTROLLER I/F TEST

This tests the internal communications between the Cartridge Tape Drive board and the Controller board.

<2> ROM CHECKSUM

This checks the ROM to see if the information contained in it is still correct.

<3> RAM TEST

This ensures that the cartridge interface RAM is completely functional by performing a sequential read after write at every RAM location.

<4> ENCODE/DECODE TEST

This verifies the operation of the encoding and decoding circuitry by routing the output of one into the input of the other and checking the result.

<5> TAPE DRIVE READ/WRITE

A tape cartridge must be inserted for this test. This test writes known blocks of data to the tape, reads the data from the tape, and compares the data read to the original data.

NOTE

The Tape Drive Read/Write test takes about 80 seconds to complete.

4. Select, by number, a particular test to be performed. When the selection has been made and ENTER is pressed, the prompt TEST IN PROGRESS is displayed. The test results are then displayed on the front panel, indicating that either the test was successful (TEST PASSED) or that it has failed (TEST FAILED). Some tests also provide other helpful prompts. To step through and acknowledge these results, press ENTER successively to view each test result response until there are no more. Press EXIT twice to return to the system test menu and obtain the following prompt:

S:DEVICE TO TEST <1-7>?

5. If you do not wish to test another device, press the EXIT key. The Data Logger will execute a power-on sequence and return to the Main Menu.

Calibration Adjustment

INTRODUCTION

)

The following paragraphs contain calibration instructions for the Cartridge Tape Drive. Test equipment required for these procedures is listed in Table 214-1. In addition, at least one cartridge tape is required.

+12V POWER SUPPLY CALIBRATION

- 1. Open the Data Logger front panel and remove the Cartridge Interface PCA (refer to the access procedures in Section 4 of this manual).
- 2. Install the Cartridge Interface PCA onto the Digital Extender PCA (Fluke P/N 486910). Install both into the first slot on the left of the Controller PCA.
- 3. Connect the positive test lead of the DVM to TP16, and the negative lead to TP7.
- 4. Switch on Data Logger power, and adjust R5 until the DVM reads +12.1 volts plus or minus 0.1000 volt. If R5 fails to adjust properly, repair the power supply before proceeding.

ADJUST TAPE TRAVEL SPEED

- 1. Connect the Cartridge Tape Drive cables to the Cartridge Interface PCA. (It may be necessary to remove the drive from the Data Logger to allow cables to reach.)
- 2. Put the write-protect tab on the tape cartridge in the un-protected (record) position, and insert the cartridge in the tape drive.

- 3. Connect the oscilloscope to TP81. (Use TP1 as common.)
- 4. Turn on the Data Logger, and press the DATA TRANSFER key.
- 5. Select the cartridge as the source device, enter &#;%@&#;%@ as the file name, and enter 01 as the day of the month for the start date selection (all other date parameters can be set to arbitrary values). Select an appropriate destination device.

NOTE

The above file name is entered by depressing the following keys in the order given: SCAN, SINGLE SCAN, PLOT, MONITOR, ACK, SCAN, SINGLE SCAN, PLOT, MONITOR, ACK.

- 6. The tape will be oriented to the load point and will wind foreward at a slow speed writing a continuous series of blocks on Track 1 until the end of the tape is reached. It will then rewind at high speed to the load point and repeat the test.
- 7. Set the oscilloscope sweep speed at 50 microseconds per division.
- 8. Adjust R53 (located on the piggyback board) until the period of the displayed square wave is 250 microseconds <u>+</u>20 microseconds.
- 9. The signal may display about 30 microseconds of edge jitter this is acceptable. However, if the period varies much more than this or fails to adjust properly, then the speed control circuit on the Cartridge Interface is defective and needs to be repaired.

CHECK READ GAIN

- 1. Connect the scope probe to TP90 on the piggyback board of the Cartridge Interface PCA.
- 2. Set the sweep speed to 10 microseconds per division, and set the vertical amplifier to 2 volts per division, ac coupled.
- 3. The signal displayed should have a peak-to-peak amplitude of at least 7 volts. Some clipping is allowable.
- 4. You will notice two kinds of signal lobes, one about 10 microseconds wide (measured between zero crossings) with a slightly higher peak than the other, which is about 20 microseconds wide. The optimal read gain is set when the 20 us lobe is just on the verge of clipping.
- 5. Read gain is adjusted with the variable resistor located on the lower board on the tape drive unit.
- 6. When the read gain adjustment has been made, eject the tape to shut down the test. This terminates the data transfer and should return the 2280A to the main menu.

7. Now, re-insert the tape and start a data transfer as before, except use "02" as the day-of-month for the start date. The cartridge will repeat the above test, except that now it will write blocks on Track 2. Verify that the signal at TP90 is approximately the same magnitude as it was on Track 1. Again, terminate this phase of the test by ejecting the tape.

LIST OF REPLACEABLE PARTS AND SCHEMATIC DIAGRAM

)

An illustrated list of replaceable parts for the Cartridge Tape Drive is given in Table 214-3. For parts ordering information, see Section 6 of the 2280 Series Service Manual. A schematic diagram for the Cartridge Tape Drive is given in Figure 214-17. Table 214-3. 2280A-214 DC-100 Cartridge Tape Drive

							N
REFE	RENCE		FLUKE	MFRS	MANUFACTURERS		0
	GNATOR		STOCK			TOT	Т
-A>-1	NUMERICS>	SDESCRIPTION	NO	-CODE-	-OR GENERIC TYPE	QTY-	-E-
		DC-100 TAPE DRIVE	646620			- 1	_
A	9	CARTRIDGE TAPE I/F ASSEMBLY	737388	89536	737388	1	
н	1	SCREW, MACH, PHP SEMS, STL, 6-32X3/81	177022	89536	177022	3	
MP	1	BRACKET, CARTRIDGE, MTG RIGHTHAND	583856	89536	583856	ĩ	
MP	2	BRACKET, CARTRIDGE, MTG LEFTHAND	610832	89536	610832	1	
MP	3	BUTTON, CARTRIDGE	610493	89536	610493	ī	
W	1	CABLE ASSEMBLY, CARTRIDGE	605451	89536	605451	1	
W	2	CABLE ASSEMBLY, CARTRIDGE SIGNAL	605436	89536	605436	ī	

An * in 'S' column indicates a static-sensitive part.

EFERENCE Esignator			FLUKE Stock	MFRS Sply	MANUFACTURERS Part Number	TOT
->NUMERIC		SDESCRIPTION	NO	CODE-	OR GENERIC TYPE	
		CARTRIDGE ANALOG ASSEMBLY	753079	89536	753079	
1, 4	. 6.	CAP, CER, 0.22UF, +-20X, 50V, 25U	519157			25
10- 27			519157			
33, 35			519157			
2		CAP, AL, 330UF, +100-10%, 25V	614404		614404 CODTRIALUZETH	1
3 5		CAP,CER,5000PF,+-20%,100V,Z5V CAP,AL,270UF,+100-10%,20V	175232 602656		C023B101H253M 602656	
7		CAP, CER, 3300PF, +-52, 50V, COG	528554		528554	í
8		CAP, POLYES, 0.047, +-102, 250V	162008	73445	C280MAE/A47K	i
9		USE P/N 234492	357954	89536	357954	1
23		CAP, AL, 10UF, +-202, 35V	643296			1
28		CAP, CER, 33FF, +-2%, 100V, COG	513226		RPE121	1
34		CAP, AL, 47UF, +-20%, 16V	643304		643304	1
		* DIODE,SI, 50 PIV, 1.0 AMP	379412	89536	1N4933 604884	
5 1- 4 38		LED, RED, 90 LEAD PREP, LUM INT=2HCD CONN, POST, PWB, .0255Q, NON-INSUL, GOLD30	604884 543538			7
46		HEADER, DUAL ROW, 100 CTRS, 26 POS	603662			i
1		CHOKE'	490870		490870	i
• 1		EJECTOR, PCB .062,	706879	89536	706879	1
2		BAG, SHIELDING, TRANSPARENT, 12°X16°	680983			1
3		SPACER, PWB, SNAP-IN, PLASTIC, 0.500	655076		655076	4
• 4		HEATSINK # Silicon, NPN, FAST Switching D44H11	428885 535542		6046P8 535542	1
2, 3		* TRANSISTOR, SI, PNP, SMALL SIGNAL	195974		2N3906	2
1		RES, CF, 160, +-52, 0.25W	441410			ī
2		RES, CF, 51, +-52, 0.25W	414540	80031	CR251-4-5P51E	1
3		RES, CF, 68, +-5%, 0.25W	414532			1
4, 8		RES, MF, 3.01K, +-1X, 0.125W, 100PPH	312645			2
5		RES,VAR,CERM,1K,+-10%,0.5W RES,MF,7.15K,+-1%,0.125W,100PPM	285155 260356		3605102A CMF557151F	
7		RES, CF, 3K, +-5%, 0.25W	441527		CR251-4-5P3K	i
9		RES, MF, 3.92K, +-12, 0.125W, 100PPM	294801		CMF553921F	i
10		RES, HF, 1.02K, +-1X, 0.125W, 100PPH	223545			1
11		RES, CF, 100K, +-5X, 0.25W	348920	80031	CR251-4-5P100K	1
12		RES, CF, 3.9K, +-5X, 0.25W	342600	80031	CR251-4-5P3K9	1
13- 15		RES,CF,22K,+-5%,0.25W	348870	80031	CR251-4-5P22K	9
25, 31	32,		348870 348870			
34, 35		RES, CF, 10K, +-5%, 0.25W	348839	80031	CR251-4-5P10K	2
20		RES, CF, 2K, +-52, 0.25W	441469		CR251-4-5P2K	ī
21		RES, CF, 22, +-5%, 0.25W	381145	80031	CR251-4-5P22E	1
22		RES, CF, 220, +-5%, 0.25W	342626	80031	CR251-4-5P220E	1
23		RES, CF, 1.2K, +-5%, 0.25W	441378		CR251-4-5P1K2	1
24, 33		RES, CF, 10, +-5%, 0.25W	340075 343426	80031 80031	CR251-4-5P10E CR251-4-5P1K	4
26 27- 30		RES,CF,1K,+-5%,0.25W RES,CF,510,+-5%,0.25W	441600	80031	CR251-4-5P510E	4
1, 7	10.	CONN, TAB, FASTON, PRESS-IN, 0.110 WIDE	512889	02660	62395	20
12, 16			512889			
70- 82			512889			
1		* IC, REGULATING PULSE WIDTH MODULATOR	454678	01295	SG3524N	1
2		* IC, CHOS, QUAD 2 INPUT OR GATE	408393	02735	CD4071BE	1
3, 13		* IC, LSTTL, OCTL BUFFER W/3-STANOR ENABL	429902	12040	N81LS95N	2
5, 45	44	IC,LSTTL,OCTAL INV BFR W/3-STATE OUT IC,LSTTL,OCTAL D F/F,+EDG TRG,W/CLEAR	453324 454892	12040 01295	DM81LS98N SN74LS273N	4
64	10,	A LUILUITEJUUTTE DITTIJTEDU TRUJAVULEMR.	454892		ant the stort	-
6, 39		* IC, CHOS, HEX INVERTER	404681	02735	CD4069BE	2
7, 29		IC, DUAL DIV BY 16 BINARY COUNTER	483578	01295	SN74LS393N	2
8, 36	42	* IC, LSTTL, DUAL JK F/F, W/SEP CLKS&CLRS	393157	01295	SN74LS107N	3
9, 61	70	* IC, CMOS, 8STAGE SYNC PRSET DWN BIN CNT	508689	02735	CD40103BE	2
10, 19	38,	* IC, CMOS, DUAL D F/F, +EDG TRG W/SET&RST	536433 536433	04713	MC4013BCF	5
41, 60		<pre># IC,LSTTL,QUAD 2 INPUT NAND GATE</pre>	393033	01295	SN74LSOON	2
12, 47		# IC,TTL,OCTAL D F/F,+EDG TRG	473223	01295	SN74LS374N	2
14		* IC,LSTTL,HEX INVERTER W/SCHMT TRIG	483180	01295	SN74LS14N	ī
15		IC,LSTTL, DUAL 2-4 LINE DCDR/DRVR	393199	01295	SN74LS155N	1
16, 22,	67	# IC,LSTTL,DUAL D F/F,+EDG TRG,W/CLR	393124	01295	SN74LS74N	3
17		# IC,LSTTL,QUAD 2 INPUT NOR GATE	393041	01295	SN74LS02N	1
18, 59		<pre># IC, CMOS, QUAD D F/F, +EDG TRG</pre>	536292	04713	MC14175B	2
20, 58		* IC, CHOS, QUAD 2 INPUT AND GATE	408401	02735	CD4081BE	2
21		OSCILLATOR, OMHZ, TTL CLOCK	584169	09969	X0-33D-15-8-MHZ	1
23, 55		# IC,LSTTL,DUAL J-K F/F,+EDG TRIG # IC,LSTTL DUAD D F/F +EDG TRG W/CLR	412999	01295	SN74LS109N SN74LS175N	2
24, 25		<pre># IC,LSTTL,QUAD D F/F,+EDG TRG,W/CLR # IC,LSTTL,QUAD 2 INPUT OR GATE</pre>	393215 393108	01295 01295	SN74LS175N SN74LS32N	1
27		* IC, CMOS, PRESETTABLE DIV BY N COUNTER	478313	02735	CD4018BE	i

)

		(SEE FIGURE 214-20.)				
REFEREN DESIGNA A->NUME	TOR	SDESCRIPTION	FLUKE STOCK NO	MFRS SPLY CODE-	MANUFACTURERS Part Number or generic type	TOT QTY
U 28,	30	* IC, LSTTL, SYNC DIVIDE BY 16 BIN CNTR	393231	01295	SN74LS193N	2
U 31		* IC, FTTL, HEX INVERTER	634444	07235	74F04PC	1
U 32		IC, NMOS, PARALLEL I/O CONTROLLER	536920	89536	536920	i
U 33		* IC, NMOS, 8 BIT MICROCOMPUTER	478073	50088	MK3880-4CPU	i
U 34		IC,16K X 8 EFROM (PROGRAMMED)	753087	89536	753087	Í
J 35		# IC,LSTTL,2 2-IN/3 3-IN ADI GATES	412981	01295	SN74LS51N	Í
U 37		* IC, CMOS, DUAL 4BIT SER-IN, PAR-OUT SHFT	340125	04713	MC14015CP	i
U 40		# IC,TTL,HEX INVERTER W/OPEN COLLECTOR	288605	01295	SN7416N	Í
U 43		* IC, CMOS, 8BIT PAR/SER-I/O SHIFT RGS	380766	02735	CD4021AE	i
U 44		IC,2K X 8 STAT RAM	584144	89536	584144	i
U 48		* IC,LSTTL, TRIPLE 3 INPUT NAND GATE	393074	01295	SN74LS10N	i
U 49		* IC, LSTTL, TRIPLE 3 INPUT AND GATE	393082	04713	SN74LS11N	i
U 50		IC, CMOS, QUAD AND-OR SELECT GATE	419010	02735	CD4019AE	i
U 51		* IC, LSTTL, SYNC DIV BY 16 BINARY COUNTR	495598	01295	SN74LS163N	i
J 52,	56	# IC, TTL, QUAD 2 INPUT AND GATE	393066	01295	SN74LSOBN	2
J 54		* IC, TTL, QUAD 2 INPUT XOR GATE	408237	01295	SN74L 586N	
J 57		* IC, CMOS, DUAL JK F/F, +EDG TRIG	355230	02735	CD4027AE	i
J 62		IC, TTL, CRC GENERATOR/CHECKER	605287	89536	605287	i
J 63		* IC, VOLT REG, FIXED, +12 VOLTS, 1.5 AMPS	428854	04713	MC7812CT	
J 65,	66	# IC,LSTTL,4 BIT BINARY FULL ADDER	408740	01295	SN74LS283N	2
XU 32,		SOCKET, DIP, 0.100 CTR, 40 PIN	429282	09922	DILB40P-108	2
XU 34		SOCKET, DIP, 0, 100 CTR, 28 PIN	448217	91506	328-AG39D	
KU 44		SOCKET, DIP, 0.100 CTR, 28 PIN SOCKET, DIP, 0.100 CTR, 24 PIN	376236	91506	324-AG39D	
KU 47,	62	SOCKET, DIP, 0.100 CTR, 14 PIN	370304	09922	DILB14P-108	2
Z Í	-	RES, NET, DIP, 14 PIN, 7 RES, 1K, +-5%	407445	01121	314	ĩ
Z 2		RES, NET, DIP, 16 PIN, 8 RES, 1K, +-5%	358119	01121	314	i
Z 2 Z 3-	8	RES, NET, SIP, 10 PIN, 9 RES, 22K, +-2X	574442	89536	574442	Å
Z 9		RES, NET, SIP, 8 PIN, 7 RES, 22K, +-2%	500041	89536	500041	ĩ

•

.

N 0 T -E

TABLE 214-4. A9 CARTRIDGE TAPE I/F ASSEMBLY (SEE FIGURE 214-20.)



	(SEE FIGURE 214-21.)					
EFERENCE		FLUKE	MFRS	MANUFACTURERS		
ESIGNATOR		STOCK	SPLY	PART NUMBER	тот	
	SDESCRIPTION		CODE	OR GENERIC TYPE		
1, 5				512988	2	
2, 4, 11-	CAP, CER, 150FF, +-2%, 100V, CDG CAF, CER, 0.22UF, +-20%, 50V, Z5U	519157	51406	RPE11125U224M50V	15	
14, 16, 18-		519157				
23, 25, 26		519157				
6	CAP, POLYES, 0.47UF, +-10%, 100V	369124	89536	369124	1	
7	CAP, FOLYES, 0.1UF, +-10%, 200V	271973	89536		i	
8, 10, 15,	CAP, CER, 0.01UF, +80-20%, 25V, Y5U	335786		5835-000Y5-U103Z	Å	
17		335786			•	
9	CAP,CER,500PF,+-10%,1000V,X5R	105692	71590	2DDH60N501K	1	
24	CAF, AL, 47UF, +75-20%, 25V	655191		655191	i	
: 1	* DIODE, GER, BV=100.0V, ID= 80MA, 80 MW	149187		1N270	1	
2, 3	* DIODE, SI, BV= 75.0V, IO=150MA, 500 MW	203323	07910	1N4448	2	
38	SOCKET, 1 ROW, PWB, 0.100CTR, 13 POS	513390	27264	22-17-2132	2	
1	* TRANSISTOR, SI, NPN, SMALL SIGNAL	218396	04713		1	
2	* TRANSISTOR, SI, PNP, SMALL SIGNAL	195974	64713	2N3906	1	
1	RES, CF, 62K, +-5%, 0.25W	348904	80031		1	
2, 50	RES, CF, 20K, +-5%, 0.25W	441477	80031		ż	
3		342500	80031		ī	
4		442400	80031	CR251-4-5P39K	i	
5, 10, 44,		343426	80031		4	
46		343426				
6	RES, CF, 3K, +-5%, 0.25W	441527	80031	CR251-4-5P3K	1	
7	RES, CF, 510K, +-5%, 0.25W	442491	80031		1	
8		343400	80031	CR251-4-5P2K2	i	
9, 14, 15		368712	80031		3	
11		441360			1	
12	RES,CF,1.2K,+-5%,0.25W	441378	80031	CR251-4-5P1K2	1	
13	RES, CF, 7.5K, +-5%, 0.25W	441667	80031		i	
16, 17	RES.CE.480.+-57.0.254	368779			2	
18- 20	RES, MF, 10K, +-12, 0, 125W, 100PPM	168260			3	
21	RES, MF, 56.2K, +-1%, 0.125W, 100PPM	271346	91637		ī	
22, 24, 26,	RES, CF, 10K, +-52, 0.25W	348839	80031	CR251-4-5P10K	7	
37, 38, 43,		348839				
45		348839				
23, 36	RES, CF, 22K, +-5%, 0.25W	348870	80031	CR251-4-5P22K	2	
25, 27	a mana a sum i a sa i a su a su	168229	91637		2	
28- 33			80031	CR251-4-5P2K4	6	
34, 35	RES, CF, 51K, +-5%, 0.25W	376434	80031	CR251-4-5P51K	2	
39	RES.MF.11.3K.+-1%.0.125W.100PPM	293639	91637	CMF551132	1	
40	RES, MF, 1.87K, +-1X, 0.125W, 100PPM	267229		CMF551871F	1	
41	RES, MF, 143, +-1%, 0.125W, 100PPH	192906	91637		1	
42	RES, MF, 866, +-1%, 0.125W, 100PPM	248641	89536	248641	1	
47	RES, CF, 47K, +-5%, 0.25W	348896	80031	CR251-4-5P47K	1	
48	a mana a sa i sa sa si sa	441535	80031	CR251-4-5P300K	1	
49		349001	80031		1	
51		441451	80031		1	
52			80031	CR251-4-5P30K	1	
53	RES, CF, 30K, 4-52, 0.25W RES, VAR, CERM, 20K, 4102, 0.5W TERM, FASTON, TAB, SOLDR, 0.110 WIDE * IC. COMPARATOR: 8 PIN DIP	291609	89536	291609	1	
81- 90	TERM, FASTON, TAB, SOLDR, 0.110 WIDE	512889	02660	62395	10	
1, 2	* IC, COMPARATOR, 8 PIN DIP	352195	01295	SN72311P	2	
3	* IC,LSTTL,DUAL JK F/F,W/SEP CLKS&CLRS	393157	01295	SN74LS107N	1	
4	* IC, TTL, QUAD 2 INPUT XOR GATE	408237	01295	SN74LS86N	i	
5	* IC, TTL, QUAD 2 INPUT AND GATE	393066	01295	SN74LSOBN	Í.	
6	* IC, TTL, DUAL JK F/F W/SEF CLKS & CLRS	293043	01295	SN74107N	i	
7	* IC, CMOS, QUAD BILATERAL SWITCH	605329	04713	MC14016BCP	1	
8, 13	* IC, OP AMF, QUAD, 14 PIN DIP	402669	12040	LM324N	ż	
9	* IC, DUAL DIV BY 16 BINARY COUNTER	483578	01295	SN74LS393N	1	
	* IC, LSTTL, SYNC DIV BY 16 BINARY COUNTR	495598	01295	SN74LS163N	1	
10					•	
10 11			12040	LF386N	1	
	* IC,OP AMP,JFET INPUT,8 PIN DIP * IC,TTL,HEX BUFFER W/OPEN COLLECTOR	472779 328021	12040 01295	LF386N SN7417N	1	

TABLE 214-5. CARTRIDGE ANALOG PCA (SEE FIGURE 214-21.)



2280A-1695

Option 2280A-341 RS-232-C Interface

DESCRIPTION

The RS-232-C Interface option provides a communications link between the Data Logger and another EIA Standard RS-232-C compatible device. The RS-232-C Interface can be installed in either the Port A or Port B position in the rear of the Data Logger mainframe.

When installed in Port A, the RS-232-C Interface provides a bi-directional communications link that allows remote programming and operation of the Data Logger. When the interface is installed in Port B, the Data Logger can only use it to output data. Figure 341-1 illustrates the RS-232-C Interface.

WHERE TO FIND ADDITIONAL INFORMATION

In this subsection are RS-232-C Interface theory of operation, general maintenance, performance tests, a parts list, and a schematic diagram. Installation and system configuration instructions are in the 2280 Series and 2286/5 System Guide, and operation and programming instructions are in the 2280 Series and 2286/5 User Guide. Option specifications are in the appendices in this manual and the System Guide.

The test equipment required to perform the procedures in this subsection is listed in Table 341-1. A summary of test equipment required for all procedures in this manual is given in Table 2-1 in Section 2 of this manual.

INSTRUMENT	REQUIRED SPECIFICATIONS	RECOMMENDED MODEL
RS-232-C Terminal	 Full Duplex Capability 	Any
 * Digital PCA Extender Fixture 	 	 Fluke Part # 486910

Table 341-1. Required Test Equipment

* Recommended but not required.

)



Figure 341-1. RS-232-C Interface

transmitted, in RAMs (U18 and U19). The lower bits of the address for the ROM and RAMs is latched in an eight bit latch (U28) that is gated by the address latch enable (ALE) signal from the microprocessor. The ROM is addressed using eight bits from the address latch and four bits provided by the microprocessor directly on port 2 bits 0 through 3. The lower seven bits of the RAMs address are from the address latch while the eight bit is provided by the state of BKS(H) by writing into the addressable latch U10. This allows the RAMs to be divided into two banks; one for input buffering and the other for output buffering. Gating provided by U23 and U24 is used to generate enabling signals and strobes for the PIO Bus and to communicate with the UART.

PIO BUS COMMUNICATION

The Data Logger contains a parallel bus called the PIO Bus that allows communication between the controller assembly and all logging and user interface devices. To the RS-232-C Interface Assembly, the PIO Bus is seen as address lines IAO, IA1 and IA3, (Interface Address) and RES (Remote Slot), control signals IC5 and IC6 (Interface Control), BUSY(H), RDRDY(H) (Read Ready), RDSTB(L) (Read Strobe), WRRDY(H) (Write Ready), and WRSTB(L) (Write Strobe), data lines ID0 through ID7 (Interface Data), and interrupt line RMINT(L) (Remote Interrupt).

The state of signal RES informs the RS-232-C interface assembly which position, port A or port B, it is installed. RES is connected to logic common (GND1) on the motherboard on the port B position connector and open, left floating, on the port A connector.

Signal RES along with the Interface Address signals IAO, IA1, and IA3 determine the PIO Bus Address for the assembly. Table 341-3 identifies the logic levels these signal must be at in order to be addressed by the controller when installed in port A or B. U32 implements the necessary address decoding. When addressed, the assembly drives the BUSY(H) signal back to the mainframe controller assembly.

Table 341-3.	PIO Bus	Address	Decoding
--------------	---------	---------	----------

Signal	Port A Logic State	Port B Logic State
RES	high	low
IAO	low	high
IA1	high	low
IA3	low	low

The microprocessor reads the PIO Bus control signals IC5, IC6, RDRDY(H), and WRRDY(H) buffered though U7 and U12 on port 1 bits 1 through 4. It drives the control signals back to the controller assembly through gating provided by U16 and buffers in U17. The PIO Bus data bits are buffered by U6, U7, U11 and U12.

341-5

BAUD RATE GENERATOR

The baud rate at which the interface receives and transmits data is selected from a set of eight available clocks through data selector U4. The clock at the output of the data selector is supplied to the UART at sixteen times the desired baud rate. The control signals supplied to the data selector are stored in addressable latch U10 which is written to by the microprocessor using port 1 bits 0 through 3.

The eight clock inputs to the data selector are derived from a 4 MHz crystal oscillator (Y1 and U9), dividers (U15 and U3), and a special divider for the 110 baud rate clock (U1 and U2)

UART

The UART (U22) provides parallel to serial and serial to parallel conversions of data between the microprocessor and the RS-232-C and current loop drivers and receivers. It is clocked at a frequency sixteen times the desired data rate. This clock is used for both transmitting and receiving.

The UART communicates with the microprocessor using a data bus, several handshake signals and two signals that generate interrupts.

Before characters can be transmitted or received the UART must be configured for proper parity, number of stop bits, and character length. This configuration information is presented to the UART using the microprocessor data bus on signal lines parity inhibit (PI), stop bit select (SBS), character length select (CSL1, CLS2), and even parity enable (EPE) and gated by the control register load (CRL) signal. The CRL signal can be monitored on test point TP87.

The character receiving process involves several operations between the microprocessor and the UART. First, serial data coming into the RS-232-C assembly is shifted from a RS-232-C level to a TTL level in U8 and input to the receive register pin (RRI) of the UART. When a complete character is received, the UART generates a data received signal (DR), which in turn interrupts the microprocessor by setting the interrupt signal (INT) on U5 low. The microprocessor reads the received character when the UART places its receive buffer register contents (RBR1 through RBR8) onto the data bus. This enabling signal can be monitored on test point TP86. The microprocessor also checks to see if the UART detected any errors in receiving the character by gating the UART signals parity error (PE), framing error (FE), and overrun error (OE) onto the data bus through buffers in U6 and U11. This enabling signal is available on test point TP88.

The character transmitting process is less involved than the receive process. It begins with the microprocessor reading the transmitter buffer register empty (TBRE) signal from the UART to determine if the UART can accept a character to transmit. When the UART is ready to accept a character to transmit, the microprocessor presents a character to the UART transmit buffer register (TBR1 through TBR8) using the data bus and gates it into the UART by strobing the transmit buffer register load (TBRL)

DESCRIPTION	LENGTH	CABLE		CONNECTOR	l
		DB 25S		DB 25S	
		(socket)		(socket)	
1		Pin #		Pin #	1
RS-232-C Null Modem	12 inches	1 1	TO	1	i
Cable Assembly	TE INCLICO		TO	3	i
		·	TO	3 2	1
		4 & 5	TO	8	
		6 & 22	TO	20	
1		1 7	TO	7	i
		8	TO	4 & 5	ł
		11 & 19	TO	12	ł
		12	TO	11 & 19	i
1		20	TO	6 & 22	ł
				• • • •	i
l		DB 25S		DB 25S	i
1		(socket)		(socket)	Í
1		Pin #		Pin #	İ
RS-232-C Interface	2 meters	1	то	1	Ì
1		2	то	2	Í
1		3	то	3 4	Í
· · · · · · · · · · · · · · · · · · ·		4	то	4	Í
1		5	то	5	Ì
1		6	то	5 6	İ
		7	то	7	İ
1		8	то	8	İ
1		11	то	11	Í
I 1		12	то	12	1
1		15	то	15	1
1		17	TO	17	Í
		19	то	19	
		20	то	20	
1	·	22	то	22	1
		23	то	23	1
l					

Table 341-2. Cables Supplied With Option 341

THEORY OF OPERATION

The following theory of operation discussion begins with a block diagram analysis that describes each major circuit block on the assembly. A detailed circuit analysis then describes how each major circuit block on the RS-232-C Interface assembly works. A schematic diagram for the RS-232-C Interface is located at the end of this option subsection.

Block Diagram Analysis

CONTROLLER

)

The controller portion of the circuitry performs the task of coordinating interactions between the controller assembly and the RS-232-C interface. It consists primarily of a microprocessor, ROM memory for

storage of the microprocessor's program, RAM memory for buffering of transmit and receive characters, a crystal to derive the microprocessor's clock, and a latch to store part of the address for the ROM and RAM.

PIO BUS COMMUNICATION

The PIO Bus is a parallel interface though which all communication between the RS-232-C Interface assembly and the Data Logger mainframe assembly takes place. In addition to the eight-bit bi-directional bus to transfer data, there are four signals that address the RS-232-C assembly, two that identify the type of PIO Bus transaction, an interrupt line, and a few handshake signals. The PIO Bus operation is completely described in section 3 of this manual.

BAUD RATE GENERATOR

The RS-232-C Interface communicates at one of eight front panel selectable baud rates from 110 through 19200 bits per second. This circuitry generates eight clocks at sixteen times the desired baud rate and selects one of them for use by the UART. The interface always transmits and receives at the same baud rate.

UART

The UART (Universal Asynchronous Receiver/Transmitter) provides the interface from the microprocessor to the serial RS-232-C or current loop drivers and receivers. The receiver portion of the UART converts serial start, data, parity, and stop bits to parallel data available for reading by the microprocessor. The transmitter portion converts parallel data from the microprocessor into a serial form and automatically adds start, parity, and stop bits.

RS-232-C CONTROL LINES

The RS-232-C Interface supports several interface control signals as described in the EIA RS-232-C Standard. All input signals to the assembly are biased to indicate a true status when they are left disconnected. This allows very easy connection between the Data Logger and other RS-232-C devices.

CURRENT LOOP INTERFACE

The current loop interface circuitry provides an optically isolated current loop transmitter and receiver and two current sources that can be wired in series with the transmit or receive loop or both if the interface is required to provide the current for the loop.

Detailed Circuit Description

CONTROLLER

The microprocessor (U5) is driven by an internally generated clock derived from a 6MHz crystal (Y2). The processor executes a program stored in a ROM (U17) and can store data, primarily characters received or to be

signal. This strobe can be monitored on test point TP85. Then the UART shifts the character out serially on the transmit register out (TRO) signal. This signal is then level shifted and buffered to provide either a EIA voltage-level signal and a 20-milliampere current loop signal. When the complete character has been transmitted, the UART generates the transmitter register empty (TRE) signal which in turn interrupts the microprocessor to indicate that the next character to be transmitted can be loaded into the UART.

RS-232-C CONTROL LINES

This section briefly describes the function of each signal implemented by the RS-232-C Interface Assembly. The output signals are buffered through EIA RS-232-C drivers in U14 and the input signals are received through U8.

- o Protective Ground Direction: Not Applicable Pin Number: 1
- o Transmit Data Direction: Output Pin Number: 2

Serial data output from the RS-232-C Interface Assembly. Held in marking state (-3 to -12V) during intervals between characters. No data is transmitted unless the Request to Send, Clear to Send, Data Set Ready, and Received Line Signal Detect are true (+3 to +12V).

o Receive Data Direction: Input Pin Number: 3

Serial data input to the RS-232-C Interface Assembly.

- o Request to Send Direction: Output Pin Number: 4
- o Clear to Send Direction: Input Pin Number: 5

Must be in logic true state (+3 to +12V) for the RS-232-C Interface to transmit characters. This input is biased such it will be in the true state if left disconnected.

o Data Set Ready Direction: Input Pin Number: 6

Must be in logic true state (+3 to +12V) for the RS-232-C Interface to transmit characters. This input is biased such it will be in the true state if left disconnected.
o Signal Ground Direction: Not Applicable Pin Number: 7

Voltage reference level for all other input and output signals.

o Received Line Signal Detect Direction: Input Pin Number: 8

Must be in logic true state (+3 to +12V) for the RS-232-C Interface to transmit characters. This input is biased such it will be in the true state if left disconnected.

o Data Terminal Ready Direction: Output Pin Number: 20

CURRENT LOOP INTERFACE ---3

The 20 milli-ampere current loop circuit operates as either an active or passive current loop interface. The 20 milliampere current sources (Q1 with R5 and Q2 with R6) can optionally be connected in series with the passive current receive and current transmit circuitry if the interface is required to provide the current source for a loop.

The receive loop has reverse bias protection (CR2) and optical isolation from logic common (U21). The transmit loop has reverse bias protection (CR1) and isolation (U26). Q3 provides the 20mA drive requirement of the transmit loop.

GENERAL MAINTENANCE

The RS-232-C Interface PCA normally does not require cleaning, but if dirt, dust, or other contamination is visible on the surface, the PCA should be cleaned. Follow PCA cleaning instructions in Section 4 of this manual.

PERFORMANCE TEST

The following performance test may be used to verify that the RS-232-C Interface is functional. The performance test may also be used as an initial acceptance test.

WARNING

THE DATA LOGGER CONTAINS HIGH VOLTAGES THAT CAN BE DANGEROUS OR FATAL. ONLY QUALIFIED PERSONNEL SHOULD ATTEMPT TO SERVICE THE EQUIPMENT. TURN OFF THE DATA LOGGER AND REMOVE ALL POWER SOURCES BEFORE PERFORMING ANY OF THE PROCEDURES IN THIS SECTION.

1. Set the keyswitch to OFF, and disconnect the Data Logger ac line power cord, dc power input, and all other high voltage inputs. 2. If a Digital PCA Extender Fixture is available, install it in either the Port A or Port B position, then install the RS-232-C Interface on the extender. If a Digital PCA Extender Fixture is not available, install the RS-232-C Interface in either the Port A or Port B position (refer to the 2280 Series System Guide or 2286/5 System Guide for installation instructions).

NOTE

Some revisions of the RS-232-C Interface Assembly may have a Local Test Switch (S1). If one is installed on the board be sure it is in the OFF position.

- 3. Connect the Data Logger power input, and turn the keyswitch to PROGRAM.
- 4. Remove any cables connected to the RS-232-C connector (J22) on the RS-232-C interface.
- 5. Execute the system self test that verifies the ability of the mainframe controller to communicate with the RS-232-C interface assembly using the steps given in Table 341-4.

Table 341-4. Device/Controller Interface Test Programming Steps

	KEYSTROKE (S)	DATA LOGGER PROMPT
	S ENTER *3 (or 4) ENTER ENTER	<pre><s> SYSTEM DIAGNOSTICS S: DEVICE TO TEST <1-7>? 1 S<3or4> PORT A (PORT B) S3(or4): TEST <1-4>? 1</s></pre>
		Interface is installed in Port A. Interface is installed in Port B.
6.	the display indicates TEST the display indicates TEST	play either TEST PASSED or TEST FAILED. FAILED, the interface is defective. If PASSED, execute the self test that -232-C interface using the steps in Table
	Table 341-5. RAM Te	est Programming Steps
		est Programming Steps DATA LOGGER PROMPT

7. When the test is completed, the Data Logger will display either TEST PASSED or TEST FAILED. If the display indicates TEST FAILED, the interface is defective. If the display indicates TEST PASSED, execute the self test that verifies proper operation of the UART on the RS-232-C interface using the steps in Table 341-6.

KEYSTROKE (S)	DATA LOGGER PROMPT
EXIT ENTER	S3(or 4): TEST <1-4>? 3

Table 341-6. UART Test Programming Steps

8. When the test is completed, the Data Logger will display either TEST PASSED or TEST FAILED. If the display indicates TEST FAILED, the interface is defective. If the display indicates TEST PASSED, execute the self test that verifies proper operation of the RS-232-C control signals on the RS-232-C interface using the steps in Table 341-8.

NOTE

Performance of test number 4, the RS-232-C Control Line Test, requires the control lines on J22, the RS-232-C connector, be connected as shown in Table 341-7

Table	341-7.	Control	Line	Test	Connector	Wiring
-------	--------	---------	------	------	-----------	--------

	F	ROM	TO	
	Pin	Signal Name	Pin	Signal Name
• • • • • • • • • • • • • • • • • • • •	5	Clear to Send	4	Request to Send
	6	Data Set Ready	20	Data Terminal Ready
	8	Rec. Line Signal Detect	20	Data Terminal Ready

Table 341-8. RS-232-C Control Line Test Programming Steps

KEYSTROKE (S)	DATA LOGGER PROMPT
EXIT ENTER	S3(or 4): TEST <1-4>? 4

9. Remove the control line test connector from the rear panel of the RS-232-C assembly.

- 10. Connect an RS-232-C terminal to the RS-232-C Interface, switch on power to the terminal, and set the terminal for full duplex mode.
- 11. From the Data Logger front panel, program the RS-232-C Interface characteristics to be compatible with the terminal in use.
- 12. Send a <CR> character to the Data Logger. The response of the Data Logger will depend on whether the RS-232 Interface is installed in Port A or Port B. If installed in Port A, verify response is:

?TYPE CTRL-X FOR REMOTE CONTROL

If installed in Port B, verify response is:

?NOT IN REMOTE CONTROL PORT

13. The RS-232-C Interface performance test is complete. Return the unit to normal service configuration. Make sure that switch S1 on the interface card (if one is installed) is in the OFF position.

CALIBRATION

The RS-232-C Interface requires no calibration.

LIST OF REPLACEABLE PARTS AND SCHEMATIC DIAGRAM

An illustrated list of replaceable parts for the RS-232-C Interface is given in Table 341-9. For parts ordering information, see Section 6 of the 2280 Series Service Manual. A schematic diagram for the RS-232-C Interface is given in Figure 341-2.

				(SEE FIGURE 341-2.)					
REFERE					FLUKE	HFRS	MANUFACTURERS	***	
DESIGN A->HUH		>	5	DESCRIPTION	STOCK NO	SPLY CODE-	FART NUMBER OR GENERIC TYPE	TOT QTY	
			-						
	, 11-	25		CAP, CER, 0. 22UF, +-20%, 50V, 25U	519157	51406 56289	RPE11123U224H50V C0238101F103H	16	
2 2 3				CAP,CER,0.01UF,+80-20%,100V,Z5V CAP,CER,10PF,+-10%,3000V,Z5U	149153	56289	40C362A1		
3 4 5 6 10 27				CAP, CER, 4.7PF, +-0.25PF, 100V, COH	362772	89536	362772	i	
: 5				CAP, CER, 0.05UF, +80-201, 25V, 15U	148924	72982		1	
6	- 9			CAP, CER, 1000PF, +-10%, 500V, X55	357806 512335			1	
210 27				CAP,CER,18PF,+-2%,100V,COG CAP,AL,47UF,+-20%,16V	643304		643304		
				DIODE, SI, BV= 75.0V, IO=150HA, 500 HW	203323		184448	i	
CR 2				LED, RED, POINT SOURCE, PCB HOUNT	385898		5082-4487	1	
CR 3				LED, RED, 90 LEAD PREP, LUH INT=2HCD	604884		604884	1 2	
i 1 i 2				WASHER,LOCK,INTRNL,STEEL,#4 SCREW,MACH,FHUP,STL,6-32X3/8	110403 271917		110403 271817	2	
i 3				WASHER, FLAT, BRASS, #4, 0.025	110775		110775	2	
i 4				NUT, PRESS, BROACH, STL, 6-32	393785	89536	393785	2	
15	5			BROACHING TYPE, .375,4-40THRD,3/16HD	603894		603894	2	
1 6				WASHER, LOCK, SPLIT, STEEL, 04	110395	89536	110395	2	
17 122				NUT,HACH,HEX,STL,4-40 Conn,d-Sub,PWB,R/A Mount,25 PIN	184044 706218	73734 89534	8002A-NP 706218	2	
1P 1				COVER,RS232-C I/F	579169		579169	i	
1P 2	2			CABLE TIE, 4°L, 0.100°W, 0.75 DIA	172080	89536	172080	2	
1P 3	5			GROMMET, RUBBER	100073		2149	1	
1P 4			-	BAG, SHIELDING, TRANSPARENT, 12°X16°	680983		68098 3 2N3986	1	
2 1	, 2			TRANSISTOR, SI, PNP, SMALL SIGNAL TRANSISTOR, SI, NPN, SHALL SIGNAL	195974 218396		2N3904	1	
	, 2			RES, CF, 1K, +-5X, 0.25W	343426	80031	CR251-4-5P1K	2	
i J				RES, CF, 560, +-5%, 0.25W	385948	80031	CR251-4-5P560E	Ĩ	
: 4				RES, CF, 390, +-52, 0.25W	441543		CR251-4-5P390E	1	
5				RES, CF, 270, +-5%, 0.25W	348789		CR251-4-5P270E	2	
		18-		RES,CF,5.1K,+-5%,0.25W	368712	80031	CR251-4-5P5K1	6	
20 20				RES, CF, 24, +-5X, 0.25W	442210	80031	CR251-4-5P24E	1	
R 11				RES, CF, 330, +-5%, 0.25W	368720	80031	CR251-4-5P330E	1	
2 12	- 14,	16		RES, CF, 10K, +-5X, 0.25W	348839	80031	CR251-4-5P10K	4	
2 15				RES, CF, 1, +-5X, 0.25W	357665	80031	CR251-4-5P1E	1	
R 17 5 1				RES, CF, 47K, +-5%, 0.25W	348896 429332	00031 87536	CR251-4-5P47K 429332	1	
51 122				SWITCH,SLIDE,SPDT Terminal Strip, 10 circuits	530089	87020	SS B 410	-	
IP I		10,		CONN, TAB, FASTON, PRESS-IN, 0.110 WIDE	512889	02660	62395	20	
IP 12	2, 13,	73-			512889				
	, 84-	90		TO CHOP MINE IN FUE LEDG TOTE	512889	00775	CD 402745	~	
) 1) 3				IC,CHOS,DUAL JK F/F,+EDG TRIG IC,CHOS,12STAGE RIPPLE CARRY BIN CNTR	355230 429605	02735 02735	CD4027AE CD4040AE	2	
, J , 4				IC, CHOS, 8-INPUT HUX W/3-STATE OUTPUT	504647	04713	NC4512BCP	i	
5 5				IC, NHOS, 8 BIT HICROCOMPUTER	504563	89536	504563	i	
6		11,		IC, CHOS, HEX BUFFER W/3-STATE OUTPUT	407759	12040	MMBOC97N	4	
12					407759		MC(40040	-	
) 8 9	, 27			IC, TTL, QUAD R\$232C LINE RECEIVER	524850 393033	04713	MS1489AP 507AL 500N	2	
10				IC,LSTTL,QUAD 2 INPUT NAND GATE IC,LSTTL,0BIT ADDRSABLE LATCH,W/CLR	393033 419242	01295 01295	SH74LS00N SH74LS239N	1	
	, 20			IC, TTL, QUAD BUFFER W/3-STATE OUTPUT	473728	12040	DH74125N	2	
14				IC, TTL, QUAD RS232C LINE DRIVER	414052	12040	LM1488	Ĩ	
15				IC, LSTTL, SYNC DIV BY 16 BINARY COUNTR	495598	01295	SH74LS163N	1	
	, 32			IC, CHOS, QUAD 2 INPUT NOR GATE	355172	02735	CD4001AE	2	
17 18	, 19			IC, 2K X B EPROH (PROGRAHHED) IC 256 X 4 Stat Ram	655597 404558	87536 87536	655597 404558	1 2	
	, 26			ISOLATOR, OPTO, HI-SPEED, LED TO XSISTOR	407742	28480	HP5082-4351	2	
22				IC, CHOS, UNIV ASYNC RECEIVE/TRANSMITER	453464	32293	1H6402CPL	ī	
23				IC, LSTTL, TRIPLE 3 INPUT NOR GATE	393090	01295	SH74LS27N	1	
	, 25			IC,LSTTL,QUAD 2 INPUT OR GATE	393108	01295	SN74LS32N SN74LS32N	2	
28				IC,LSTTL,OCTAL D F/F,+EDG TRG,W/CLEAR IC.I.STTL,HFY INVERTER	454892 393058	01295 01295	SN74LS273N SN74LS04N		
30				IC, CHOS, HEX INVERTER	404681	02735	CD4069BE	i	
31				IC, VOLT REG, FIXED, +12 VOLTS, 0.1 AMPS	408138	07263	A78L12WC	1	
1 1				CABLE ASSY, RS232 NULL MODEM	660738	89536	660738	1	
1 2				CABLE ASSY, RS232C	706689	89536	706689	1	
	, 22			SOCKET, DIP, 0.100 CTR, 40 PIN	429282	09922	DIL840P-108	2	
(U 17 (U 18	, 19			SOCKET,DIP,0.100 CTR,24 PIN Socket,DIP,0.100 CTR,18 PIN	376236 418228	91506 91506	324-AG39D 318-AG39D	1 2	
1				CRYSTAL, 4MHZ, +-0.02X, HC-18/U	474072	89536	474072	ī	
2				CRYSTAL, SHHZ, +-0.01%, HC-10/U	461665	89536	461665	1	
1 5				RES, NET, SIP, 8 PIN, 7 RES, 22K, +-2X	500041	89536	500041	4	
- 5	, 6			RES,NET,DIP,14 PIN,7 RES,10K,+-5%	364000	01121	314	2	



Option 2280A-342 IEEE-488 Interface

DESCRIPTION

The IEEE-488 Interface provides the communication link between the Data Logger and an IEEE-488-compatible device. The IEEE-488 Interface is illustrated in Figure 342-1. The interface installs in either Port A or Port B of the Data Logger.

When the IEEE-488 Interface is installed in Port A, the Data Logger can be programmed and operated from an IEEE-488 bus controller. When the interface is installed in Port B, it provides output capability only.

The IEEE-488 Interface consists primarily of LSI chips, a microprocessor, read only memory, an IEEE-488 talker/listener chip, and some random logic chips to connect them together. The microprocessor executes firmware stored in the ROM that coordinates communication between the mainframe controller assembly and the IEEE-488 bus. The talker/listener takes care of the details of IEEE-488 protocol.

WHERE TO FIND ADDITIONAL INFORMATION

In this subsection are IEEE-488 Interface theory of operation, general maintenance, performance tests, calibration procedure, a parts list, and a schematic diagram. Installation and system configuration instructions are in the 2280 Series and 2286/5 System Guide, and operation and programming instructions are in the 2280 Series and 2286/5 User Guide. Option specifications are in the appendices in this manual and the System Guide.

Test equipment required to perform the procedures in this subsection is listed in Table 342-1. A summary of test equipment required for all procedures in this manual is given in Table 2-1 in Section 2 of this manual.

INSTRUMENT	 REQUIRED SPECIFICATIONS	RECOMMENDED MODEL
IEEE-488 Bus Controller	 	Fluke 1722A

Table 342-1. Required Test Equipment



Figure 342-1. The IEEE-488 Interface

THEORY OF OPERATION

The following theory of operation discussion begins with a block diagram analysis that describes each major circuit block on the assembly. A detailed circuit analysis then describes how each major circuit block on the IEEE-488 Interface assembly works. Refer to Figure 342-2, the IEEE-488 Interface Block Diagram. Schematic diagrams for the IEEE-488 Interface are at the end of this option subsection.

Block Diagram Analysis

CONTROLLER

The controller portion of the circuitry performs the task of coordinating interactions between the mainframe controller assembly and the IEEE-488 bus interface. It consists primarily of a microprocessor, ROM memory for the microprocessor's program, a crystal to derive the microprocessor's clock, and a latch to store a portion of the address to the ROM.

PIO BUS

The PIO Bus is a parallel interface though which all communication between the IEEE-488 Interface assembly and the mainframe controller assembly takes place. In addition to the eight-bit bi-directional bus to transfer data, there are two signals that address the IEEE-488 assembly, two that identify the type of PIO Bus transaction, an interrupt line, and a few handshake signals. The PIO Bus operation is completely described in section 3 of this manual.

IEEE-488 ADDRESS SWITCH

Two thumbwheel switches are accessible through the rear panel of the assembly. These switches allow the IEEE-488 Bus address to be selected. Addresses of 00 through 30 are valid IEEE-488 Bus addresses; an address of 31 puts the interface in talk only mode.

IEEE-488 INTERFACE

The IEEE-488 interface portion of the circuit consists of a single chip that performs the detail aspects of IEEE-488 communication and two chips that drive the control and data signals that are available on the rear panel connector.

Detailed Circuit Description

CONTROLLER

The microprocessor (U2) is driven by an internally generated clock derived from a 6 MHz crystal (Y1). The processor executes a program stored in a ROM (U15). The lower eight bits of the address for the ROM are latched in an eight bit latch (U7) that is gated by the address latch enable (ALE) signal from the microprocessor. The upper 4 bits of the ROM address is provided by P2-0 through P2-3 which is part of one of the two 8-bit processor input/output ports.



Figure 342-2. IEEE-488 Interface Block Diagram

The two 8-bit processor ports and the processor data bus provide the data paths and control signals necessary to interface to the PIO Bus Communication, IEEE-488 Bus Address Switch, and IEEE-488 Interface circuitry.

PIO BUS COMMUNICATION

The Data Logger contains a parallel bus called the PIO Bus that allows communication between the controller assembly and all logging and user interface devices. To the IEEE-488 Interface Assembly, the PIO Bus is seen as address lines IAO, IA1 and IA3 (Interface Address), and RES (Remote Slot), control signals IC5 and IC6 (Interface Control), BUSY(H), RDRDY(H) (Read Ready), RDSTB(L) (Read Strobe), WRRDY(H) (Write Ready), and WRSTB(L) (Write Strobe), data lines IDO through ID7 (Interface Data), and interrupt line RMINT(L) (Remote Interrupt).

The state of signal RES informs the IEEE-488 interface assembly in which position, port A or port B, it is installed. RES is connected to logic common (GND1) on the motherboard on the port B position connector and open, left floating, on the port A connector.

Signal RES along with the Interface Address signals IAO, IA1, and IA3 determine the PIO Bus Address for the assembly. Table 342-2 identifies the logic levels necessary for each signal if the assembly is to be addressed by the controller when installed in port A or B. The gating provided by U8 implements the necessary address decoding. Test point TP57 will be at a logic low when the card is addressed. When addressed, the assembly is allowed to drive the BUSY(H) signal back to the mainframe controller assembly.

	Signal	Port A Logic State	Port B Logic State
	RES	high	low
	IAO	low	high
1	IA1	high	low
1	IA3	low	low
1			

Table 342-2. Port A and Port B Logic Levels

The microprocessor reads the PIO Bus control signals IC5, IC6, RDRDY(H), and WRRDY(H) buffered though U4 and U13 on port 1 bits 1 through 4. It drives the control signals back to the controller assembly through gating provided by U16 and buffers in U17. The PIO Bus data bits are buffered by U5, U9, and U13.

IEEE-488 ADDRESS SWITCH

Two thumbwheel rotary switches with decimal readout determine the IEEE-488 Bus address for the assembly. Switch S1 represents the most significant digit, and S2 represents the least significant digit of the address. S2 is read directly by the microprocessor on port 2 bits 4 and 5 while S1 is buffered by U4.

IEEE-488 INTERFACE

The IEEE-488 talker/listener chip (U11) is connected to the IEEE-488 connector on the rear panel of the assembly through buffers U1 and U10.

The line T/R1 from the talker/listener chip determines whether the chip is driving or receiving the signals.

GENERAL MAINTENANCE

The IEEE-488 Interface PCA normally does not require cleaning, but if dirt, dust, or other contamination is visible on the surface, the PCA should be cleaned. Follow PCA cleaning instructions in Section 4 of this manual.

PERFORMANCE TESTS

The following performance test may be used to verify that the IEEE-488 Interface is functional. The performance test may also be used as an initial acceptance test.

WARNING

THE DATA LOGGER CONTAINS HIGH VOLTAGES THAT CAN BE DANGEROUS OR FATAL. ONLY QUALIFIED PERSONNEL SHOULD ATTEMPT TO SERVICE THE EQUIPMENT. TURN OFF THE DATA LOGGER AND REMOVE ALL POWER SOURCES BEFORE PERFORMING ANY OF THE PROCEDURES IN THIS SECTION.

- 1. Turn the Data Logger front panel keyswitch to the POWER OFF position and disconnect the line and/or battery input power.
- 2. Install the IEEE-488 Interface in the Port A position. Port A is the vertical slot nearest the center of the instrument as viewed from the rear.
- 3. Select the IEEE-488 bus address for the Data Logger by setting the rear panel switches above the connector to the appropriate positions.
- 4. Connect a shielded IEEE-488 cable between the IEEE-488 connector on the instrument and your computer.
- 5. Connect the Data Logger power input and turn the keyswitch to the PROGRAM position.
- 6. Execute the system diagnostic for port A using the steps given in Table 342-2. This verifies that the mainframe controller can communicate with the IEEE-488 interface assembly.

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT
1	S	<s> SYSTEM DIAGNOSTICS</s>
2	ENTER	S: DEVICE TO TEST <1-7>? 1
3	3	S3 PORT A
4	ENTER	S3 TEST <1-2>? 1
5	ENTER	-

Table 342-3. Device/Controller Interface Test Programming

7. The Data Logger should display either TEST PASSED or TEST FAILED. If the display reads TEST FAILED, the interface is defective, that is, the mainframe controller cannot communicate with the IEEE-488 option. If the display reads TEST PASSED, execute the second diagnostic test using the steps given in Table 342-4. This tests the internal bus on the interface assembly.

Table 342-4. Internal Bus Test Programming

STEP	KEYSTROKE (S)	DATA LOGGER PROMPT	
1 2	EXIT ENTER	S3: TEST <1-2>? 2	

- 8. When the test is completed, the Data Logger will display either TEST PASSED or TEST FAILED. (Refer to Section 5 for the system test descriptions).
- 9. Write a short program on your computer that will put the Data Logger into remote. The program required to do this is dependent on the computer you're using. On the Fluke 1720A or 1722A executing the BASIC statement

10 REMOTE @2%

would put the IEEE-488 instrument with bus address 2 into remote.

10. After executing the program, verify that the Data Logger displays

IN REMOTE

displayed on the front panel.

11. The performance test is complete.

CALIBRATION

The IEEE-488 Interface Option requires no calibration.

LIST OF REPLACEABLE PARTS AND SCHEMATIC DIAGRAM

An illustrated list of replaceable parts for the IEEE-488 Interface is given in Table 342-5. For parts ordering information, see Section 6 of the 2280 Series Service Manual. A schematic diagram for the IEEE-488 Interface is given in Figure 342-2.

				TABLE 342-5. 2280A-342 IEEE-488 INTERF (SEE FIGURE 342-2.)	ALE FLA					
EFEREN ESIGNA ->NUME	TOP)	5	DESCRIPTION	FLUKE STOCK NO	MFRS SPLY Code-		TOT QTY	R 5 Q	
	11-	5- 18,		CAP, CER, 0.22UF, +-20%, 50V, Z5U	519157 519157	51406	RPE111Z5U224M50V	17		•
20- 3	23			CAP, CER, 20PF, +-10%, 500V, T2H	519157 106369	56289	561CT2HBA102AE200K			
4					368654					
8					696484			-		
9				CAP. CER. 0. 0111F. +80-20%. 100V. 75V	149153			-	1	
10				CAP, CER, 0.01UF, +80-202, 100V, Z5V CAP, CER, 1000FF, +-102, 500V, X5S	357806	56289		i	•	
	24			CAP. AL. 47UF. +-202.16V	643304	89536		2		
25	• •			CAP. CER. 100PF. +-102. 1000V. S3N	105593	71590	DD-101	ĩ	1	
5 1			×	CAP, CER, 100PF, +-10%, 1000V, S3N LED, RED, 90 LEAD PREP, LUM INT=2MCD	604884	89536	604884	1	•	
1				5/16" ALUM TUBULAR RIVET	245290	89536		2		
2					110403		110403	2		
3					271817		271817	2		
4				NUT, PRESS, BROACH, STL, 6-32	393785		393785	2		
5				WASHER, FLAT, BRASS, \$4, 0.025	110775	89536	110775	2		
45				CONN, PWB, RIBBON, 90, 24 POS, STD ORIENT	658039	89536	658039	1		
1,	2			CHOKE, 6TURN	320911		320911	2		
P 1				COVER, IEEE-488-I/F	718395	89536	718395	1		
P 2				CABLE TIE, 4"L, 0.100"W, 0.75 DIA	172080	89536	172080	1		
P 3				BAG, SHIELDING, TRANSPARENT, 12"X16"	680983	89536	680983	1		
1-	3,	5		RES, CF, 10K, +-5%, 0.25W	348839	80031	CR251-4-5P10K	4		
4				RES, CF, 330, +-5%, 0.25W	368720	80031	CR251-4-5P330E	1		
f,	2			SWITCH, ROTARY, 1POLE, MULTI POS, SPECIAL	603191	89536	603191	1	1	
P 60	10,	55-		CONN, TAB, FASTON, PRESS-IN, 0.110 WIDE	512889 512889 512889	02660	62395	10		
P 70,				TO LETTL OCTI TEEE AGO DUE TRANSCUR	524835	04717	MC3447P -	2		
1,	10			IC,LSTTL,OCTL IEEE-488 BUS TRANSCVR IC, NMOS 8 BIT MICROCOMPUTER	504563	89536	504563	1		
3				IC, CMOS, HEX INVERTER	404681		CD4069BE	i	1	
4,	5	Θ.		IC, CHOS, HEX BUFFER W/3-STATE OUTPUT	407759		MM80C97N	Å	-	
13	5,	<i>*</i> 1	¥	toronaurian portan waa arnia oorior	407759	12070	1110007111	-1	•	
7			Ħ	IC,LSTTL,OCTAL D F/F,+EDG TRG,W/CLEAR	454892	01295	SN74LS273N	1		
8			×	IC,CMOS,QUAD 2 INPUT NOR GATE	355172		CD4001AE	1	1	
11				IC, NMOS, GPIB TALKER/LISTENER	586909		586909	1		
12				IC,LSTTL,HEX INVERTER	393058		SN74LS04N	1	1	
15				IC 4 X 8 EPROM (PROGRAMMED)	655605		655605	1		
16				IC,LSTTL,QUAD 2 INPUT OR GATE	393108			1	1	
17				IC, TTL, QUAD BUFFER W/3-STATE OUTPUT			DM74125N	1	1	
J 1,				SOCKET, DIP, 0.100 CTR, 24 PIN	643999		643999	2		
J 2,	11			SOCKET, DIP, 0.100 CTR, 40 PIN	429282		DILB40P-108	2		
J 15				SOCKET, DIP, 0.100 CTR, 24 FIN	376236		324-AG39D	1	1	
1	_		¥	CRYSTAL, 6MHZ, +-0.01%, HC-18/U	461665		461665	1		
	2			RES,NET,SIP,8 PIN,7 RES,22K,+-2% RES,NET,SIP,8 PIN,7 RES,4.7K,+-2% RES,NET,DIP,14 PIN,7 RES,10K,+-5%	500041		500041	2		
3.	4			RES,NET,SIP,8 PIN,7 RES,4.7K,+-2%	412916	80031	95081002CL	2 2		

342/IEEE-488 Interface



SECTION 11

APPENDICES

CONTENTS

Appendix A	Specifications	11A-1
Appendix B	Technical Service Centers	11B-1
Appendix C	Manual Status Information	11C-1
Appendix D	Differences between Data Logger Models	11D-1

GENERAL SPECIFICATIONS

)

Char			100 Analog or 120 Digital	
	2280A, 2280B, or 2286A System 2285B System	· • • • • • • • • • •	1500 maximum 100 maximum	
Prog	gram Memory		Nonvolatile, with 90 day typical, 30 day minimum	
Disp Prin	v	• • • • • • • • • •	battery backup 40 characters, alphanumeri	с
	Printing	••••	40 characters/line, 5X7 dot matrix, 6.7 lines/inch	
	Maximum Printing Sp Plotting Resolution		3.6 lines/second Up to 4 channels/line 276 discrete points, 11.2 lines/inch	
	Paper	••••	Thermosensitive paper roll 3-AT-22010-RI, or equivale lines/roll	
Disk			720k/1.44M bytes, MSDOS fo DSDD, or DSHD, 3.5 inch	rmat
Mast	er Alarm Relay		Normally open, 2.8 VA max	
Hard	lware Trigger Input		Accepts an open-collector NPN transistor or contact closure input. Low to high transition triggers any scan group so programmed.	
	ning Speed Dependent on system System Scanning Spe		tion and programming.	
		C Voltage Readings	Thermocouple and RTD Readings	
	1 2 3 4	16 30 42	15 26 35	
	4 5	56 65	40 44	

Power

AC 100, 120, 220, Vac ±10% 240V ac +4%, -10% 50 or 60 Hz DC 12V dc (10.5 to 20V dc) Min. Startup Voltage ... 11.2V dc. Less than 120 Watts

General Specifications (cont.)			
Temperature Operating 0 to 50 ⁰ C (without Cartridge Tape Option) Operating 0 to 40 ⁰ C (with Cartridge Tape Option) Storage25 to 60 ⁰ C			
Humidity (non-condensing) 0 to 25 ^o C			
Weight 20-29 kg (45-66 lbs) Depending on configuration			
Dimensions 22.23 x 43.94 x 66.17 (cm) H W D 9.35 x 17.30 x 26.05 (in)			
Altitude			
Operating			
Shock and Vibration Meets MIL-T-28800A Class 4			

Channels 10 Vac, 10 Vdc Terminals 40 (2 per channel) AC Voltage Range 5V to 250V RMS Resolution 0.1V ac Maximum 250V RMS between two terminals Frequency Range 45 Hz to 450 Hz Accuracy See accuracy section: AC Voltage Measurement Conversion Method 1/2 wave, average responding, calibrated to indicate the RMS value of a sine wave. DC Voltage Ranges and Accuracy Determined by the Thermocouple/DC Volts Scanner (option -162). See Table 11A-3. Maximum Input 250V dc or ac RMS between any two terminals Maximum Common Mode Voltage 250V dc or ac RMS between terminals or between a terminal and ground. Compatibility Attaches to the Thermocouple/DC Volts Scanner (option -162). Temperature Operating $\dots -20$ to 70° C Relative Humidity (without condensation) 50 to 70°C <= 40% Altitude Non-Operating 40,000 feet Operating 10,000 feet Shock and Vibration Meets MIL-T-28800C, Class 5 Standards

Table 11A-1. 2280A-160 AC Voltage Input Connector Specifications

Table 11A-2. 2280A-161 High Performance A/D Converter Specifications

```
Dynamic Range (internal) ..... +131,072 counts at 50Hz
                             +109226 counts at 60Hz
Common Mode Rejection ..... 170 dB at 50Hz +0.1%
   (with 100 ohm imbalance)
                            170 dB at 60Hz +0.1%
                             160 dB at dc
Normal Mode Rejection ..... 60 dB at 50Hz +0.1%
                             or 60Hz +0.1%
Isolation ..... 250V dc or ac RMS between
                             2280A-161 and any other
                             module.
Measurement Method ..... Dual slope, integrating
                             over 1 line cycle
Zero Stability ..... Automatic zero
Ranges, Resolution, Accuracy ... Determined by Scanner (see
                             tables 162-1 and 163-1) and
                             application.
                             See Accuracy sections:
                                 Temperature Measurement
                                    Using Thermocouples
                                 Temperature Measurement
                                    Using RTD's
                                 DC Voltage Measurement
                                 AC Voltage Measurement
                                 DC Current Measurement
                                 Resistance Measurement
                                 Strain Measurement
Temperature
   Operating ..... -20 to 70^{\circ}C
   Storage ..... -55 to 75°C
Relative Humidity (without condensation)
   50 to 70^{\circ}C ..... <= 40%
Altitude
   Non-Operating ..... 40,000 feet
   Operating ..... 10,000 feet
Shock and Vibration ..... Meets MIL-T-28800C,
                             Class 5 Standards
```

Table 11A-3. 2280A-162 Thermocouple/DC Volts Scanner Specifications

Channels 20 Poles per Channel 3 (HI, LO, SHIELD) Input Impedance 64 mV and 512 mV Ranges >200 Mohm in parallel with 6800 pF 8V and 64V Ranges 10 Mohm Voltage Offset (max) 1 microvolt Ranges and Displayed Resolution 64 mV Range 1uV 512 mV Range 10uV 8V Range 100uV 64V Range 1mV Accuracy Determined by application. See Accuracy sections: Temperature Measurement Using Thermocouples DC Voltage Measurement AC Voltage Measurement DC Current Measurement Strain Measurement Zero Stability Automatic Zero Input Isolation 250V dc or ac RMS between any two channels or any channel and ground Overload without Damage 250V dc or 250V ac RMS Common Mode Voltage (max) 250V dc or ac RMS between any 2 terminals or a terminal and ground Common Mode Rejection 170 dB at 50Hz +0.1% (with 100 ohm imbalance) 170 dB at 60Hz +0.1%160 dB at dc Normal Mode Rejection 60 dB at 50Hz +0.1% or 60Hz +0.1% Temperature Operating \dots -20 to 70^oC Relative Humidity (without condensation) Below 25^oC <= 95% 25 to 40[°]C <= 75% 50 to 70° C <= 40% Altitude Non-Operating 40,000 feet Operating 10,000 feet Shock and Vibration Meets MIL-T-28800C, Class 5 Standards

Channels	
Poles per Channel	
	LO EXCITATION)
Common Return Poles	
	0-9, LO COM1 for channels
	10–19)
Measurement Modes (3)	4-Wire (4W) (no reed
	resistances in measurement
	path).
	3-Wire Accurate (3WA) (no
	reed resistances in
	measurement path. Channels
	in a decade share a common
	return).
	3-Wire isolated (3WCM) (one
	reed resistance in
	measurement path).
Measurement Mode Selection	
	measurement mode
Current Sources	2 (1 mA, 32 uA)
Resistance Ranges, Resolution, and	
Range	
Internal Resolution	
Excitation	
Range	
Internal Resolution	
Excitation	-
Range	
Internal Resolution	
Excitation	
Accuracy	-
	See Accuracy sections:
	Temperature Measurement
	Using RTD's
	Resistance Measurement
Zero Stability	
Input Channel Isolation	
4-Wire (4W)	250V dc or ac RMS between
	any two channels
3-Wire Accurate (3WA)	
	decades of channels
3-Wire Isolated (3WCM)	
5 mil 6 10012002 (5moli)	any two channels
Overload without Damage	•
erer four af filler bundge	between any two terminals
	of a channel

Table 11A-4. 2280A-163 RTD/Resistance Scanner Specifications

ŧ

ž

Table 11A-4. 2280A-163 RTD/Resistance Scanner Specifications (cont.) Common Mode Isolation 250V dc or ac RMS between scanners, 250V dc or ac RMS between decades of channels, 250V dc or ac RMS between channels within a decade for 4-Wire (4W) and 3-Wire isolated (3WCM) measurement modes. 30V dc or 24V ac RMS between any terminals in the same decade except between LO COM's for the 3-Wire Accurate (3WA) measurement mode Temperature Operating -20 to $70^{\circ}C$ Relative Humidity (without condensation) Altitude Non-Operating 40,000 feet Operating 10,000 feet Shock and Vibration Meets MIL-T-28800C, Class 5 Standards

Table 11A-5. 2280A-164 Transducer Excitation Module Specifications

Outputs	1 constant voltage source
Channels of Excitation	
	of 4 for either voltage or
	current outputs
Common Mode Voltage	No user-applied common mode voltage allowed. All
	sensors must be isolated.
4-Wire Resistance Measurements	
	sources. Each source
	excites up to 4 channels.
3-Wire Resistance and	Any combination of 1/1
Strain Gage Measurements	Any combination of 1/4, 1/2, and/or Full Bridge
	strain gages or 3-wire
	RTD's with voltage
	excitation and
	user-supplied bridge
Current Excitation	completion resistors.
Excitation Current	1.OmA
Accuracy	
Initial Setting	0.005%
Temperature 15 to 35 ⁰ C	0.015%
Time since calibration	90 days
Temperature 15 to 35 ^o C	0.030%
Time since calibration Temperature -20 to 70 ⁰ C	1 year
Time since calibration	
Temperature Coefficient	•
(<15 or >35 ⁰ C)	10ppm per ^O C
Maximum Compliance Voltage	
Voltage Excitation	
Excitation Voltage	switch selectable to 2.0 V or 4.0 V dc
2 Volt Accuracy	or 4.0 V de
Initial Setting	0.0025%
Temperature 15 to 35°C	
Time since calibration	
Temperature 15 to 35 ⁰ C	0.04%
Time since calibration	
Temperature -20 to 70 ⁰ C	
Time since calibration	1 year
4 Volt Accuracy Initial Setting	0 0035%
Temperature 15 to 35°C	
Time since calibration	
Temperature 15 to 35 ⁰ C	
Time since calibration	1 year
Temperature -20 to 70 ⁰ C	
Time since calibration	1 year

Temperature Coefficient (<15 or >35°C) 7ppm per $^{\circ}C$ Maximum Current 250 mA Accuracy Determined by application. See the Accuracy Specifications section. Temperature Operating -20 to $70^{\circ}C$ Storage -55 to 75^oC Relative Humidity (without condensation) Altitude Non-Operating 40,000 feet Operating 10,000 feet Shock and Vibration Meets MIL-T-28800C. Class 5 Standards

Table 11A-5. 2280A-164 Transducer Excitation Module Specifications (cont.)

Channels Functions	-
Timebase Frequency Accuracy Input Signals	
Minimum Pulse WidthSensitivityVoltage RangeAdjustments	analog waveforms 1.25usec 0.2V peak to peak <u>+</u> 15V dc or ac peak
Frequency Measurement Minimum Frequency Maximum Frequency Accuracy	400kHz
Totalize Measurement Maximum Counts Counting Rate Operation	de to 400kHz Count is reset after each scan
Isolation Power Consumption	any terminal and ground. No isolation between channels.
Temperature Operating	
Storage Relative Humidity (without conde Below 25°C 25 to 40°C 40 to 50°C 50 to 70°C Altitude	-55 to 75 ⁰ C nsation) <= 95% <= 75% <= 45%
Non-Operating Operating Shock and Vibration	10,000 feet

Table 11A-6. 2280A-167 Counter/Totalizer Specifications

Table 11A-7. 2280A-168 Digital I/O Specifications

Isolation 30V dc or ac RMS between any terminal and ground. Inputs Channels 20 single bit, or one 5 BCD digit word, or one 17-bit binary word Type Low Power Schottky TTL Maximum Input Voltage 6V Outputs Channels 20 single bit Type Open-collector, diode clamped, NPN transistors Output Drive 100mA with 1V drop Maximum Voltage on Output ... 30V dc Temperature Operating \dots -20 to 70^oC Relative Humidity (without condensation) Below 25[°]C <= 95% 25 to 40°C <= 75% 40 to 50° C <= 45% 50 to $70^{\circ}C$ <= 40% Altitude Non-Operating 40,000 feet Operating 10,000 feet Shock and Vibration Meets MIL-T-28800C, Class 5 Standards

Table 11A-8. 2280A-169 Status Output Connector Specifications

```
Outputs ..... 20
Terminals ..... 2 per channel
Compatibility ..... Connects to Digital I/O
                      (option - 168)
Temperature
  Operating ..... -20 to 70^{\circ}C
  25 to 40°C ..... <= 75%
  40 to 50°C ..... <= 45%
  50 to 70^{\circ}C ..... <= 40%
Altitude
  Non-Operating ..... 40,000 feet
  Operating ..... 10,000 feet
Shock and Vibration ..... Meets MIL-T-28800C,
                      Class 5 Standards
```

Table 11A-9. 2280A-170 Analog Output Specifications

Channels Terminals Accuracy Time since calibration Operating Temperature Voltage Outputs	+0.1% 90 days
Ranges Resolution Maximum Current Capacitive Load Output Protection Current Output	5mA 10,000 pF maximum
Range Resolution Maximum Compliance Voltage Isolation	3.9uA 10V 30V dc or ac RMS between any terminal and ground. No isolation between channels. Current outputs share a
Power Consumption Temperature Operating	
Storage Relative Humidity (without condense Below $25^{\circ}C$ 25 to $40^{\circ}C$ 40 to $50^{\circ}C$ 50 to $70^{\circ}C$ Altitude	-55 to 75°C sation) <= 95% <= 75% <= 45%
Non-Operating Operating Shock and Vibration	

Table 11A-10. 2280A-171 Current Input Connector Specifications

Channels 20 Terminals 2 per channel Shunt Resistor 8 ohms +0.02 ohm Measurement Range 64mA Overload without Damage 250mA Common Mode Voltage 250V dc or ac RMS between any two channels or between a channel and ground. Accuracy 0.25% Input + 4uA Time since A/D calibration .. 90 days Resolution (displayed) 1uA Compatibility Attaches to Thermocouple/DC Volts Scanner (option -162). Temperature Operating -20 to $70^{\circ}C$ Relative Humidity (without condensation) Below 25^oC <= 95% 25 to 40°C <= 75% 50 to 70° C <= 40% Altitude Non-Operating 40,000 feet Operating 10,000 feet Shock and Vibration Meets MIL-T-28800C, Class 5 Standards

Table 11A-11. 2280A-174 Transducer Excitation Connector Specifications

Channels Terminals Programming	5 per channel
Compatibility	Attaches to Transducer Excitation Module (option -164)
Temperature	
Operating Storage Relative Humidity (without conden Below 25°C	-55 to 75 ⁰ C sation) <= 95%
$25 \text{ to } 40^{\circ}\text{C}$	<= 75%
$40 \text{ to } 50^{\circ}\text{C}$	<= 45%
50 to 70 [°] C	<= 40%
Altitude	10 000 frot
Non-Operating	
Operating Shock and Vibration	
	Class 5 Standards

Table 11A-12. 2280A-175 Isothermal Input Connector Specifications

Channels 20 channel) Reference Junction Accuracy <0.1 °C Stability $\pm 0.005^{\circ}$ C per $^{\circ}$ C Maximum Voltage Rating $\overline{250V}$ dc or ac RMS from any terminal to any other terminal or ground. Temperature Operating \dots -20 to 70^oC Relative Humidity (without condensation) 40 to $50^{\circ}C$ <= 45%Altitude Non-Operating 40,000 feet Operating 10,000 feet Shock and Vibration Meets MIL-T-28800C, Class 5 Standards

Table 11A-13. 2280A-176 Voltage Input Connector Specifications

Channels 20 Terminals 60 (HI, LO, SHIELD per channel) Maximum Voltage Rating 250V dc or ac RMS from any terminal to any other terminal or ground. Temperature Operating \dots -20 to 70° C Relative Humidity (without condensation) Below 25°C <= 95% $\begin{array}{rcl} 25 & \text{to} & 40^{\circ}\text{C} & \dots & \langle = & 75\% \\ 40 & \text{to} & 50^{\circ}\text{C} & \dots & \langle = & 45\% \\ 50 & \text{to} & 70^{\circ}\text{C} & \dots & \langle = & 40\% \end{array}$ Altitude Non-Operating 40,000 feet Operating 10,000 feet Shock and Vibration Meets MIL-T-28800C, Class 5 Standards

Table	11A-14.	2280A-177	RTD/Resistance	Input	Connector	Specifications
-------	---------	-----------	----------------	-------	-----------	----------------

Channels Terminals Maximum Wire Size Maximum Voltage Rating and	100 (HI EXC, HI, LO, LO EXC, and LO COM per channel)
mating RTD/Resistance Scanner Mo -163 Measurement Mode Ratings	4-Wire (4W) 250V dc or ac RMS between any two channels or any channel and ground, 30V dc or 24V ac RMS between any terminals of a channel
-163 Measurement Mode Ratings	250V dc or ac RMS between channels in different decades or between channels in a decade and ground, 30V dc or 24V ac RMS between any terminals within a decade except between LO COM's. (LO COM's of channels within a decade are connected together internally).
-163 Measurement Mode	with Common Mode (3WCM)
Ratings Compatibility Temperature	
Operating Storage Relative Humidity (without condent Below 25°C 25 to 40°C 40 to 50°C 50 to 70°C Altitude Non-Operating Operating Shock and Vibration	-55 to 75°C nsation) <= 95% <= 75% <= 45% <= 40% 40,000 feet 10,000 feet

Table 11A-15. 2280A-179 Digital/Status Input Connector Specifications

Channels 20 single bit, or one 5 BCD digit word, or one 17-bit binary word Terminals 72 Maximum Input Voltage 6V dc any terminal and ground. Compatibility Attaches to Digital I/O (option - 168)Temperature Operating -20 to 70° C Relative Humidity (without condensation) Below 25°C <= 95% 25 to 40°C <= 75% Altitude Non-Operating 40,000 feet Operating 10,000 feet Shock and Vibration Meets MIL-T-28800C, Class 5 Standards
Functions Logical Operators Relational Operators Interpolation Tables Temperature Operating Storage Humidity (without condensation) O to 25°C 25 to 40°C 40 to 50°C Altitude	<, <=, >, >=, =, /= Up to 10 user-defined. 0 to 50 [°] C -25 to 60 [°] C <95% <75%
Non-Operating Operating Shock and Vibration	10,000 feet

Table 11A-16. 2280A-211 Math Coprocessor Specifications

Table 11A-17. 2280A-214 Cartridge Tape Specifications

Drive 2 head, 2 track Tape DC100A cartridge Tape Speeds Read and Write 30 inches/second Search and Rewind 77 inches/second Encoding Format Manchester Phase Encoding Capacity 500 Kbytes nominal (500 blocks) divided into 49 files Record Size 1024 bytes Density 200 bytes/inch (1600 bits/inch) Compatibility Readable using QANTEX model 1000 tape drive Temperature Operating 0 to 40°C Humidity (without condensation) no tape installed 0 to 25°C <95% 25 to 40°C <75% tape installed 0 to 40°C 20% to 80% Altitude Non-Operating 40,000 feet Operating 10,000 feet Shock and Vibration Meets MIL-T-28800C, Class 5 Standards

Table 11A-18. 2280A-341 RS-232-C Interface Specifications

)

Interface Type Baud Rates Character Format	110, 300, 600, 1200, 4800, 9600
Parity Output Signals	odd, even, or none
Input Signals	
Other Signals	•
Transmission Flow Control	

Table 11A-19. 2280A-342 IEEE-488 Interface Specifications

)

Operating Modes	talk only	(complete capability)
	Т5	Talker (talk only included)
	TEO	Talker Extended (single address only)
	L4	Listener (listen only excluded)
	LE0	Listener Extended (single address only)
	SR1	Serial Poll
	RL 1	Remote Local (local lockout included)
	DC 1	Device Clear (complete capability)
	E2	Electrical (tri-state drivers)
	PPO	Parallel Poll (no capability)
	DTO	Device Trigger (no capability)
	CO	Controller (no capability)

ACCURACY SPECIFICATIONS

Accuracy In $\pm^{o}C$

Temperature Measurement Using Thermocouples

Hardware Used	-161 High Performance A/D	
	-162 Thermocouple/DC Volts Scanner	
	-175 Isothermal Input Connector	

Thermocouple Type (Sensor Temperature Range) Sensor		nce A/D Calib ng Temperatur	
Temperature (^o C)	90 Days (15 to 35)	1 Year (15 to 35)	1 Year (-20 to +70)
J NBS (-200 to 760 ⁰ -100 to -25 -25 to 760	C) 0.45 0.35	0.5 0.4	0.8 0.7
K NBS (-275 to 1350 0 to 900 900 to 1350	DC) 0.4 0.52	0.45 0.65	0.7 1.3
T NBS (-230 to 400 ⁰ -100 to 75 75 to 150 150 to 400	C) 0.58 0.35 0.3	0.65 0.39 0.34	1.1 0.7 0.6
E NBS (-250 to 900 ⁰ -100 to -25 -25 to 750 750 to 900	C) 0.47 0.3 0.33	0.54 0.33 0.4	0.9 0.6 0.8
R NBS (0 to 1767 ⁰ C) 250 to 450 450 to 1767	0.9 0.8	1.0 0.9	1.3 1.4
S NBS (0 to 1767 ⁰ C) 200 to 1767	0.97	1.1	1.6
B NBS (200 to 1820 ⁰ C) 600 to 800 800 to 1820	1.4 0.96	1.6 1.1	1.9 1.3
N** NBS (-200 to 400 ^C -100 to 150 150 to 400	0.6 0.4	0.7 0.44	1.1 0.7
C HOS (0 to 2315 ⁰ C) 200 to 1000 1000 to 2000 2000 to 2315	0.57 0.9 1.3	0.66 1.2 1.7	0.94 2.1 2.9

(Senso Range)	couple Type r Temperatu nsor			e A/D Calibra Temperature	
Те (⁰	mperature C)		D Days to 35) (1	1 Year 15 to 35)	1 Year (-20 to +70)
J DIN	(-200 to 9 -100 to - -25 to 9	25	0.5 0.4	0.56 0.45	0.9 0.7
T DIN	(-200 to 6 0 to 2 200 to 6	00	0.48 0.37	0.53 0.41	0.8 0.7

Temperature Measurement Using Thermocouples (cont.)

*Total instrument accuracy using Options -162 and -175 in 2281A chassis.

**For AWG 28 wire.

)

Temperature Measurement Using RTDs

Hardware Used -161 High Performance A/D -163 RTD/Resistance Scanner -177 RTD/Resistance Input Connector

·····			
RTD Type, Scanner	Condition 1		
Range, and Scanner	90 Davs	Since A/D Cal	libration
Measurement Mode		C Operating 1	
(Sensor Temperature			< 1 ^O C / 10min
Range)	l remperature		
•			
Sensor			
Temperature			
(⁰ C)	Accuracy	Resolution	Repeatability
Platinum 385 DIN, Hig	h Resolution	, 4-Wire $(4W)$, and
Platinum 390, User-De			
(-200 to 425°C)			
-200 to 150	0.09 ⁰ C*	0.006 ⁰ C	0.03 ⁰ C
150 to 425	0.13 ⁰ C	0.006 ⁰ C	0.04 ⁰ C
Platinum 392, User-De	efined High R	esolution, 4-	Wire (4W)
(-200 to 425 ⁰ C)			
-200 to 150	0.08 ⁰ C*	0.006 ⁰ C	0.03 ⁰ C
150 to 425	0.12 ⁰ C	0.006 ⁰ C	0.04 ⁰ C
	•••= •		
Platinum 385 DIN, Hig	th Temperatur	o ll Wino (ll.	l) and
Platinum 390, User-De	erined High I	emperature, 4	-wire (4w)
(-200 [°] C to probe	limit)	0	. 0
-200 to 600	0.25 ⁰ C	0.05 ⁰ C	0.14 ⁰ C
Platinum 392, User-De	fined High T	emperature. 4	-Wire (4W)
(-200°C to probe	limit)	- /	
-200 to 600	0.24°C	0.05 ⁰ C	0.14 ⁰ C
	0.24 0		0.17 0

10-Ohm Copper, 4-Wire (4W) (full range) 0.28°C 0.06°C 0.16°C

- Platinum 385 DIN, 3-Wire Accurate (3WA) $+0.007^{\circ}C^{**}$ $+0.001^{\circ}C^{**}$
- 10-Ohm Copper, 3-Wire Accurate (3WA) +0.065^oC** +0.008^oC**
- Platinum 385 DIN, 3-Wire Isolated (3WCM) +1.97°C*** +1.97°C***

10-Ohm Copper, 3-Wire Isolated (3WCM)

- +18.2^oC* +18.2^oC*
- * An ice-point initialization allows 385 DIN RTDs to have an accuracy of 0.05°C + probe conformity.
 ** Add °C per ohm lead resistance to 4W specifications.
 *** Add °C to 3WA specs.

Temperature Measurement Using RTDs (cont.)

•

)

RTD Type, Scanner Range, and Scanner Measurement Mode (Sensor Temperature Range) Sensor	$15 \text{ to } 35^{\circ}$	Since A/D Ca C Operating S Shift dT/dt	
Temperature (°C)	Accuracy	Resolution	Repeatability
Platinum 385 DIN, Hi	1		• •
Platinum 390, User-D (-200 to 425°C)	efined High F	lesolution, 4	-Wire (4W)
-200 to 150 150 to 425	0.10 ⁰ C	0.006 ⁰ C 0.006 ⁰ C	0.04 ⁰ C 0.04 ⁰ C
	-		
Platinum 392, User-De (-200 to 425 ^o C)	-		-Wire (4W)
-200 to 150	0.09 ⁰ C		0.04 ⁰ C
150 to 425	0.14°C	0.006 ⁰ C	0.04°C
Platinum 385 DIN, Hig Platinum 390, User-De (-200°C to probe	efined High I		
-200 to 600	0.27 ^o C	0.05 ⁰ C	0.16 ⁰ C
Platinum 392, User-De (-200 ⁰ C to probe		emperature, ¹	4-Wire (4W)
-200 to 600	0.26 ^o C	0.05 ⁰ C	0.16 ⁰ C
10-Ohm Copper, 4-Wire (full range)	e (4W) 0.3 ^o C	0.06 ⁰ C	0.16 ⁰ C
Platinum 385 DIN, 3-W	Vire Accurate		
10-Ohm Copper, 3-Wire	e Accurate (3 +0.065 ⁰ C *)7 [°] C* +0.001 [°] C*
Platinum 385 DIN, 3-W	Vire Isolated +1.97 ⁰ C**	(3WCM) +1.97 ⁰ C**	
10-Ohm Copper, 3-Wire	e Isolated (3 +18.2 ⁰ C**	WCM) +18.2 ⁰ C**	
ک bdd *	C per ohm le	ad resistance	e to 4W specs

** Add ^OC to 3WA specs

v

Temperature Measurement Using RTDs (cont.)

Condition 3 RTD Type, Scanner 1 Year Since A/D Calibration Range, and Scanner 15 to 35°C Operating Temperature Measurement Mode (Sensor Temperature | Temperature Shift dT/dt < 1^oC / 10min Range) Sensor Temperature (^{O}C) Resolution Accuracy Platinum 385 DIN, High Resolution, 4-Wire (4W), and Platinum 390, User-Defined High Resolution, 4-Wire (4W) (-200 to 425^oC) 0.11⁰C 0.006^oC -200 to 150 0.16^oC 0.006^oC 150 to 425 Platinum 392, User-Defined High Resolution, 4-Wire (4W) $(-200 \text{ to } 425^{\circ}\text{C})$ 0.10⁰C 0.006°C -200 to 150 0.15[°]C 0.006^oC 150 to 425 Platinum 385 DIN, High Temperature, 4-Wire (4W), and Platinum 390, User-Defined High Temperature, 4-Wire (4W) (-200[°]C to probe limit) 0.28°C 0.05⁰C -200 to 600 Platinum 392, User-Defined High Temperature, 4-Wire (4W) (-200°C to probe limit) -200 to 600 0.27°C 0.05[°]C 10-Ohm Copper, 4-Wire (4W) 0.06^oC 0.3°C (full range) Platinum 385 DIN, 3-Wire Accurate (3WA) Add 0.008°C per ohm lead resistance (full range) to 4W specs 10-Ohm Copper, 3-Wire Accurate (3WA) Add 0.073°C per ohm lead resistance (full range) to 4W specs Platinum 385 DIN, 3-Wire Isolated (3WCM) Add 2.53°C to 3WA specs (full range) 10-Ohm Copper, 3-Wire Isolated (3WCM) Add 23.4°C to 3WA specs (full range)

Temperature Measurement Using RTDs (cont.)

)

Condition 4 RTD Type, Scanner Range, and Scanner 1 Year Since A/D Calibration -20 to 70°C Operating Temperature Measurement Mode Temperature Shift $dT/dt < 1^{\circ}C / 10min$ (Sensor Temperature | Range) Sensor Temperature $(^{\circ}C)$ Accuracy Resolution Platinum 385 DIN, High Resolution, 4-Wire (4W), and Platinum 390, User-Defined High Resolution, 4-Wire (4W) $(-200 \text{ to } 425^{\circ}\text{C})$ -200 to 150 0.19⁰C 0.006^oC 0.29⁰C 0.006^oC 150 to 425 Platinum 392, User-Defined High Resolution, 4-Wire (4W) (-200 to 425⁶C) 0.18^oC 0.006^oC -200 to 150 150 to 425 0.28°C 0.006°C Platinum 385 DIN, High Temperature, 4-Wire (4W), and Platinum 390, User-Defined High Temperature, 4-Wire (4W) (-200[°]C to probe limit) $0.28^{\circ}C$ -200 to 600 0.05°C Platinum 392, User-Defined High Temperature, 4-Wire (4W) (-200[°]C to probe limit) 0.43^oC 0.05°C -200 to 600 Platinum 385 DIN, High Temperature, 4-Wire (4W), and Platinum 390, User-Defined High Temperature, 4-Wire (4W) (-200°C to probe limit) 0.44^oC -200 to 600 $0.05^{\circ}C$ 10-Ohm Copper, 4-Wire (4W) 0.4°C 0.06⁰C (full range) Platinum 385 DIN, 3-Wire Accurate (3WA) (full range) Add 0.010^oC per ohm lead resistance to 4W specs 10-Ohm Copper, 3-Wire Accurate (3WA) Add 0.096°C per ohm lead resistance (full range) to 4W specs Platinum 385 DIN, 3-Wire Isolated (3WCM) (full range) Add 2.53^oC to 3WA specs 10-Ohm Copper, 3-Wire Isolated (3WCM) (full range) Add 23.4°C to 3WA specs

Temperature Measurement Using RTD's

Hardware Used 2280A-161 High Performance A/D 2280A-164 Transducer Excitation Module 2280A-174 Transducer Excitation Connector (with current excitation selected) 2280A-162 Thermocouple/DC Volts Scanner Choice of Connector: 2280A-175 Isothermal Input 2280A-176 Voltage Input 2280A-160 AC Voltage Input

RTD Type and Scanner Range (Sensor Temperature Range) Sensor Temperature		Since Calibrat Operating Temp	
(°C)	Accuracy	Resolution	Repeatability
Platinum 390 and 392 (-200 [°] C to probe lim: -200 to 200 200 to 600		0.02 ⁰ C 0.02 ⁰ C	0.08 ⁰ C 0.1 ⁰ C
Platinum 385 DIN (-200 ⁰ C to probe limi -200 to 600	it) 0.2 ⁰ C	0.013 ⁰ C	0.08 ⁰ C
10 Ohm Copper (full range)	1.0 ⁰ C	0.1 ⁰ C	0.2 ⁰ C

DC Voltage Measurement Accuracy

Hardware Used 2280A-161 High Performance A/D 2280A-162 Thermocouple/DC Volts Scanner Choice of Connector: 2280A-175 Isothermal Input 2280A-176 Voltage Input 2280A-160 AC Voltage Input

Range (Internal Resolution)	(Operat	Time Since A/D Calibration (Operating Temperature in ^O C) (<u>+</u> % Input <u>+</u> microvolts)		
	90 Days (15 to 35)	1 Year (15 to 35)	1 Year (-20 to +70)	
<u>+</u> 64 mV (0.6 uV)	0.005% + 7.0	0.01% + 8.0	0.03% + 9.0	
<u>+</u> 512 mV (5 uV)	0.005% + 30	0.01% + 40	0.03% + 50	
<u>+</u> 8V (73 uV)	0.005% + 700	0.01% + 800	0.03% + 900	
<u>+</u> 64V (0.6 mV)	0.009% + 3mV	0.02% + 4mV	0.05% + 5mV	

11A/Specifications

AC Voltage Measurement Accuracy

Hardware Used 2280A-161 High Performance A/D 2280A-162 Thermocouple/DC Volts Scanner 2280A-160 AC Voltage Input Connector

Range and Frequencies	90 Days Since A/D Calibration 15 to 35 ⁰ Operating Temperature		
	Resolution	Accuracy	
5V to 250V ac RMS, 49	5Hz to 450Hz 0.1V	<u>+</u> 1% Input <u>+</u> .1V	

)

DC Current Measurement Accuracy

)

Hardware Used 2280A-161 High Performance A/D 2280A-162 Thermocouple/DC Volts Scanner 2280A-171 Current Input Connector

Range	90 Days Since A/D Calibration 15 to 35 ⁰ Operating Temperature
	Resolution Accuracy
<u>+</u> 64mA	0.6uA <u>+</u> .25% <u>+</u> 4uA

Resistance Measurement Accuracy

Hardware Used 2280A-161 High Performance A/D 2280B-163 RTD/Resistance Scanner 2280B-177 RTD/Resistance Input Connector

Scanner Range and Measurement Mode	18 to 28	1 Since A/D Cal ^O C Operating T e Shift dT/dt	·······	
	(mohm)	(<u>+</u> % Input <u>+</u>		
	Resolution	Accuracy	Repeatability	<u></u>
256ohm, 4-Wire (4W)	2.4	0.0142% + 5.7	0.0037% + 5.7	
2048ohm, 4-Wire (4W)	19	0.0137% + 38	0.0032% + 38	
64kohm, 4-Wire (4W)	0.6 ohm	0.055% + 1.20hm	0.0040% + 1.20hm**	
All, 3-Wire Accurate	(3WA) same as 4W		Add 0.2mohm per ohm lead resistance to 4W specs	
All, 3-Wire Isolated	= 3-Wire Wi same as 4W	Add 0.7 ohm per ohm lead resistance	Add 0.7 ohm per ohm lead	

******Humidity 15%RH less than listed for the 2280B-163 Scanner

Resistance Measurement Accuracy (cont.)

)

Scanner Range and Measurement Mode	15 to 35	2 Since A/D Calibration ^D C Operating Temperature e Shift dT/dt < 1 ^O C / 10min								
	(mohm)	(<u>+</u> % Input <u>+</u>	(<u>+</u> % Input <u>+</u> mohm)							
	Resolution	Accuracy	Repeatability							
256ohm, 4-Wire (4W)	2.4	0.0170% + 5.7	0.0065% + 5.7							
2048ohm, 4-Wire (4W)	19	0.0165% + 38	0.0060% + 38							
64kohm, 4-Wire (4W)	0.6 ohm	0.06% + 1.20hm	0.0075% + 1.20hm**							
All, 3-Wire Accurate		Add 2.5mohm per ohm lead resistance to 4W specs	per ohm lead resistance							
All, 3-Wire Isolated		th Common Mode Add 0.7 ohm per ohm lead resistance to 3WA specs	Add 0.7 ohm per ohm lead resistance							
**Humidity 15%RH less	s than liste	d for the 2280E	3-163 Scanner							

11A-35

,

Resistance Measurement Accuracy (cont.)

Scanner Range and Measurement Mode	Condition 3 1 Year Since A/D Calibration 15 to 35 [°] C Operating Temperature Temperature Shift dT/dt < 1 [°] C / 10min								
	Resolution	Accuracy							
256ohm, 4-Wire (4W)	2.4mohm	<u>+</u> .0175% Input <u>+</u> 5.7mohm							
2048ohm, 4-Wire (4W)	19mohm	<u>+</u> .0170% Input <u>+</u> 38mohm							
64kohm, 4-Wire (4W)	1.20hm	<u>+</u> .06% Input <u>+</u> 1.20hm							
All, 3-Wire Accurate		per ohm lead resistance to the							
All, 3-Wire Isolated		Common Mode (3WCM) same as 4W. to the 3WA specifications							
Scanner Range and Measurement Mode	<pre> Condition 4 1 Year Since A/D Calibration -20 to 70^oC Operating Temperature Temperature Shift dT/dt < 1^oC / 10min</pre>								
	Resolution	Accuracy							
256ohm, 4-Wire (4W)	2.4mohm	<u>+</u> .0365% Input <u>+</u> 7mohm							
2048ohm, 4-Wire (4W)	19mohm	<u>+</u> .0360% Input <u>+</u> 38mohm							
64kohm, 4-Wire (4W)	0.60hm	<u>+</u> .23% Input <u>+</u> 1.20hm							
All, 3-Wire Accurate	(3WA) same as 4W	Add 3.7mohm per ohm lead resistance to the 4W specifications							
All, 3-Wire Isolated	= 3-Wire With same as 4W	Common Mode (3WCM) Add 0.90hm to the 3WA specifications							

Resistance Measurement Accuracy

Hardware Used 2280A-161 High Performance A/D 2280A-164 Transducer Excitation Module 2280A-174 Transducer Excitation Connector (with current excitation selected) 2280A-162 Thermocouple/DC Volts Scanner Choice of Connector: 2280A-175 Isothermal Input 2280A-176 Voltage Input 2280A-160 AC Voltage Input

Range	90 Days S 15 to 35°C O	ince Calibration perating Temperature	
	Resolution	Accuracy	
64ohm	1mohm	<u>+</u> .02% Input <u>+</u> 7mohm	
5120hm	10mohm	<u>+</u> .02% Input <u>+</u> 30mohm	

Strain Measurement Accuracy

Hardware Used 2280A-161 High Performance A/D 2280A-164 Transducer Excitation Module 2280A-174 Transducer Excitation Connector (with voltage excitation selected) 2280A-162 Thermocouple/DC Volts Scanner Choice of Connector: 2280A-175 Isothermal Input 2280A-176 Voltage Input 2280A-160 AC Voltage Input

Gage Type	90 Days 20 to 30 ⁰ C	Since Calibration Operating Temperature	
	Resolution	Accuracy	
Full Bridge	0.25uE	<u>+</u> .05% Input <u>+</u> 2uE	
1/2 Bridge	0.5uE	<u>+</u> .05% Input <u>+</u> 13uE	
1/4 Bridge	0.5uE	<u>+</u> .05% Input <u>+</u> 25uE	

Appendix 11B Technical Service Centers

TECHNICAL SERVICE CENTERS

U.S. Service Locations

California

Fluke Technical Center 16969 Von Karman Avenue Suite 100 Irvine, CA 92714 Tel: (714) 863-9031

Fluke Technical Center 46610 Landing Parkway Fremont, CA 94538 Tel: (415) 651-5112

Colorado Fluke Technical Center 14180 East Evans Avenue Aurora, CO 80014 Tel: (303) 695-1171

Florida Fluke Technical Center 940 N. Fern Creek Avenue Orlando, FL 32803 Tel: (407) 3319929

Illinois Fluke Technical Center 1150 W. Euclid Ave. Palatine, IL 60067 Tel: (708) 705-0500

Maryland Fluke Technical Center 5640 Fishers Lane Rockville, MD 20852 Tel: (301) 770-1576

New Jersey Fluke Technical Center East 66 Midland Avenue Paramus, NJ 07652-0930 Tel: (201) 599-9500

Texas Fluke Technical Center 1801 Royal Lane, Suite 307 Dallas, TX 75229 Tel: (214) 869-2848

Washington Fluke Technical Center John Fluke Mfg. Co., Inc. 1420 75th St. S.W. M/S 6-30 Everett, WA 98203 Tel: (206) 356-5560[°]

International

Argentina Coasin S.A. Virrey del Pino 4071 DPTO E-65 1430 CAP FED Buenos Aires Tel: 54 1 522-5248

Australia Philips Customer Support Scientific and Industrial

23 Lakeside Drive Tally Ho Technology Park East Burwood Victoria 3151

Australia

Philips Customer Support Scientific & Industrial 25-27 Paul St. North North Ryde, N.S.W. 2113 Tel: 61 02 888 8222

Austria

Oesterreichische Philips Industrie Unternehmensbereich Prof. Systeme Triesterstrasse 66 Postfach 217 A-1101 Wein Tel: 43 222-60101, x1388

Belgium

Philips & MBLE Associated S.A. Scientific & Industrial Equip. Div Service Department. 80 Rue des deux Gares B-1070 Brussels Tel: 32 2 525 6111

Brazil

Hi-Tek Electronica Ltda. Al. Amazonas 422, Alphaville CEP 06400 Barueri Sao Paulo Tel: 55 011 421-5477

Canada

Fluke Electronics Canada Inc. 400 Britannia Rd. East, Unit #1 Mississauga, Ontario L4Z 1X9 Tel: 416-890-7600

Chile Intronsa Inc. Casilla 16158 Santiago 9 Tel: 56 2 232-1886, 232-4308

China Fluke International Corp. P.O. Box 9085 Beijing Tel: 86 01 512-3436

Colombia Sistemas E Instrumentacion, Ltda. Carrera 13, No. 37-43, Of. 401 Ap. Aereo 92583 Bogota Tel: 57 232-4532

Denmark Philips A/S Technical Service I & E Strandlodsveij 1A PO Box 1919 DK-2300 Copenhagen S Tel: 45 1 572222

Ecuador Proteco Coasin Cia., Ltda. P.O. Box 228-A Ave. 12 de Octubre 2285 y Orellana Quito Tel: 593 2 529684 Egypt Philips Egypt 10, Abdel Rahman el Rafei st. el. Mohandessin P.O. Box 242 Dokki Cairo Tel: 20-2-490922

England Philips Scientific Test & Measuring Division Colonial Way Watford Hertforshire WD2 4TT Tel: 44 923-240511

Finland Oy Philips AB Central Service Sinikalliontie 1-3 P.O. Box 11 SF-02630 ESPOO Tel: 358-0-52572

France S.A. Philips Industrielle et Comerciale, Science et Industry 105 Rue de Paris BP 62 93002 Bobigny, Cedex Tel: 33-1-4942-8040

Greece Philips S.A. Hellenique 15, 25th March Street 177 78 Tavros 10210 Athens Tel: 30 1 4894911

Hong Kong Schmidt & Co (H.K.) Ltd. 18/FL., Great Eagle Centre 23 Harbour Road Wanchai Tel: 852 5 8330222

India Hinditron Services Pvt. Ltd 1st Floor, 17-B, Mahal Industrial Estate Mahakali Road, Andheri East Bombay 400 093 Tel: 91 22 6300043

Hinditron Services Pvt. Inc. 33/44A Raj Mahal Villas Extn. 8th Main Road Bangalore 560 080 Tel: 91 812 363139

Hinditron Services Pvt. Ltd. Field Service Center Emerald Complex 1-7-264 5th Floor 114 Sarojini Devi Road Secunderabad 500 003 Tel: 08 42-821117

Hindtron Services Pvt. Ltd. 15 Community Centre Panchshila Park New Delhi 110 017 Tel: 011-6433675

Indonesia P.T. Lamda Triguna P.O. Box 6/JATJG Jakarta 13001 Tel: (021) 8195365

Israel R.D.T. Electronics Engineering, Ltd. P.O. Box 43137 Tel Aviv 61430 Tel: 972 3 483211

Italy Philips S.p.A. Sezione I&E / T&M Viale Elvezia 2 20052 Monza Tel: 39-39-363-5342

Japan John Fluke Mfg. Co., Inc. Japan Branch Sumitomo Higashi Shinbashi Bldg. 1-1-11 Hamamatsucho Minato-ku Tokyo 105 Tel: 81 3 434-0181

Korea Myoung Corporation Yeo Eui Do P.O. Box 14 Seoul 150 Tel: 82 2 784-9942

Mataysia Mecomb Malaysia Sdn. Bhd. P.O. Box 24 46700 Petaling Jaya Selangor Tel: 60 3 774-3422

Mexico Mexel Servicios en Computacion Instrumentacion y Perifericos Blvd. Adolfo Lopez Mateos No. 163 Col. Mixcoac Mexico D.F. Tel: 52-5-563-5411

Netherlands Philips Nederland Test & Meetapparaten Div. Postbus 115 5000 AC Tilburg Tel: 31-13-352445

New Zealand Philips Customer Support Scientific & Industrial Division 2 Wagener Place Mt. Albert Auckland Tel: 64 9 894-160

Norway Norsk A/S Philips I&E Service Sandstuveien 70 Postboksd 1 Manglerud N 0680 OSLO 6 Tel: 47-2-680200

11B/Technical Service Centers

TECHNICAL SERVICE CENTERS

Pakistan

International Operations (PAK) Ltd. 505 Muhammadi House I.I. Chundrigar Road P.O. Box 5323 Karachi Tel: 92 21 221127, 239052

Peru

Importaciones & Representaciones Electronicas S.A. Avad Franklin D. Roosevelt 105 Lima 1 Tel: 51 14 288650

Philippines

Spark Radio & ElectronicS Inc. Greenhills, P.O. Box 610 San Juan, Metro-Manila Zip 3113 Tel: 63-2-775192

Portugal

Philips Portuguese S.A. I&E Division Estrada de Outurela-Carnaxide 2795 Linda-A-Velha Tel: 418 00 71

Singapore

Rank O'Connor's Singapore Pte Ltd 98 Pasir Panjang Road Singapore 0511 Tel: 65 4737944

South Africa South African Philips (Pty) Ltd. Service Department 195 Main Rd Martindale, Johannesburg 2092 Tel: 27 11 470-5255

Spain Philips Iberica Sae Depto. Tecnico Instrumentacion c/Martinez Villergas 2 28027 Madrid Tel: 34 1 4042200

Sweden

Philips Kistaindustrier Ab I&E Technical Customer Support Borgarfjordsgatan 16 S 164 93 Kista Tel: 46-8-703-1000 Switzerland Philips A.G. Technischer Kundendienst Postfach 670 Allmendstrasse 140 CH-8027 Zurich Tel: 41 1 482211

Taiwan, R.O.C. Schmidt Electronics Corp. 5th Floor, Cathay Min Sheng Commercial Building, 344 Min Sheng East Road Taipei Tel: 886 2 501-3468

Thailand Measuretronix Ltd. 2102/31 Ramkamhaeng Rd. Bangkok 10240 Tel: 66 2 375-2733, 375-2734

Turkey Turk Philips Ticaret A.S. Inonu Caddesi 78/80 Posta Kutusu 504-Beyoglu Istanbul Tel: 90 1 1435891

Uruguay

Coasin Uruguaya S.A Casilla de Correo 1400 Libertad 2525 Montevideo Tel: 598-2-789015

Venezuela

Coasin C.A. Calle 9 Con Calle 4, Edif. Edinurbi Apartado de Correos Nr-70-136 Los Ruices Caracas 1070-A Tel: 58 2 241-0309, 241-1248

West Germany

Philips GmbH Service VSF Unternehmensbereich Elektribuj fur Wissenschaft und Industrie Oskar-Messter-Strasse 18 8045 Ismaning Tel: 49-089-9605-260

Appendix 11C Manual Status Information

REF OR OPTION	ASSEMBLY NAME	FLUKE PART	RT						in this manual.													
NO.	NAME	NO.	-	A	в	с	D	E	F	G	н	1	J	κ	L	м	N	0	Ρ	R		
A1	Display PCA	718502									x											
A2	Printer Assembly	646596									x											
A3	Printer Interface PCA	639344																	х			
A4	Controller PCA	873067							х													
A5	Memory PCA	873062				х														Π		
A6	Transformer PCA	639245						х														\square
A7	Motherboard PCA	639237								x			-									\square
A8	Power Supply PCA	716084					х															
A9	Microfloppy Interface PCA	872846	x																			
2280A -160	AC/Voltage Input Connector	728097	x																			
2280A -161	High Performance A/D Converter	642488																				\square
2280A -162	Thermocouple/DC Volts Scanner	642496														х						
2280A -163	RTD/Resistance Scanner	642504								x												
2280A -164	Transducer Excitation Module	717587					х															\square
2280A -167	Counter/Totalizer	642538					х															
2280A -168	Digital I/O Assembly	642546							х													\square
2280A -169	Status Output Connector	642553			x															\square		
2280A -170	Analog Output	728154						x												Π		
2280A -171	Current Input Connector	642579			х															\square		
2280A -174	Transducer Excitation Connector	716134		x																\square		
2280A -175	Isothermal Input Connector	642587							x													

.

REF	OR ASSEMBLY PART PCA revision levels documented in this ma							nar	anual.													
NO.		NO.	-	A	в	с	D	E	F	G	н	1	J	к	L	м	N	0	Ρ			Π
2280 -176	Voltage Input Connector	642595			x																	
2280 -177	RTD/Resistance Input Connector	642603			х																	
2280 -179	Digital/Status Input Connector	642629				х																
2280 -211	Math Co-processor	639302								х												
2280 -341	RS-232-C Interface	717637												х								
2280 -342	IEEE-488 Interface	639377								х												
																						Ц
		ļ																				
		<u> </u>																				
																						Ц
		ļ																				

INTRODUCTION

The 2280 Series Data Loggers (2280A, 2280B, 2285B, and 2286A) share a common set of features and options. These common capabilities are described in the Data Logger's System and User Guide however, some features are only incorporated in certain models. This appendix describes these differences.

FEATURES

Documentation for the 2280A:

Features of the 2280A differ from those of the 2280B in the following areas:

- Alarm Limits: alarm limits cannot be changed while scanning.
- Pseudo Channels: pseudo channels values cannot be changed while scanning.
- o Scan Once Trigger Mode: not available on 2280A.
- o Remotely Terminated Thermocouples: not supported by 2280A.
- o Time of Day: not shown during scanning.
- o Internal Tape Transfer Speed: increased speed not available with 2280A.

Documentation for the 2285B:

The 2285B is an economical solution to a data logging system not requiring the expansion capabilities of either the 2280B or the 2286A.

Features of the 2285B differ from those of the 2280A, 2280B, or the 2286A in the following areas:

- o The channel total for the 2285B is limited to 100: channels 0 to 99.
- o Only one High Performance A/D Converter (Option 2280A-161) can be installed.
- o A tape or disk drive system cannot be installed.

Documentation for the 2286A:

The 2286A incorporates all of the features of the 2280B with one exception: the cartridge tape option (2280A-214) is no longer compatible. However, a 3.5 inch microfloppy Disk Drive System now is a standard feature.

OPTIONS

The following table lists the available Data Logger options and indicates the model each option can be used with.

OPTION	2280A	2280B	2285B	2286A
AC Voltage Input Connector (2280A-160)	С	С	C	С
High Performance A/D Converter (2280A-161)	С	С	С	С
Thermocouple/DC Volts Scanner (2280A-162)	С	С	С	С
RTD/Resistance Scanner (2280B-163)	Х	С	С	С
Transducer Excitation (2280A-164)	С	С	С	С
Counter/Totalizer (2280B-167/AA)	С	С	С	С
Counter/Totalizer (2280B-167)	Х	С	X	С
Digital I/O Assembly (2280A-168)	С	C.	С	С
Status Output Connector (2280A-169)	С	C	С	С
Analog Output (2280B-170)	Х	С	Х	С
Current Input Connector (2280A-171)	С	С	С	C
Transducer Excitation Connector (2280A-174)	С	С	С	С
Isothermal Input Connector (2280A-175)	С	C	С	С
Voltage Input Connector (2280A-176)	С	С	С	С
RTD/Resistance Input Connector (2280B-177)	Х	С	С	С
Digital Status Input Connector (2280A-179)	С	C	С	С
Math Coprocessor [formerly Advanced Math				
Processor] (2280A-211)	С	С	Х	С
DC-100 Cartridge Tape Drive (2280A-214)	С	C	Х	Х
RS-232-C Interface (2280A-341)	С	С	С	С
IEEE-488 Interface (2280A-342)	С	С	С	С

C = Compatible X = Not Compatible