DATRON 4708

CALIBRATION & SERVICING HANDBOOK

VOLUMES 1 & 2



DANGER

HIGH VOLTAGE

THIS INSTRUMENT IS CAPABLE OF DELIVERING A LETHAL ELECTRIC SHOCK ! when connected to a high voltage source





FRONT or REAR terminals carry the Full Input Voltage THIS CAN KILL !

Guard terminal is sensitive to over-voltage It can damage your instrument !

Unless you are sure that it is safe to do so, DO NOT TOUCH the I+ I- Hi or Lo leads and terminals

DANGER

CONTENTS

Servicing Diagrams and Component Lists	Refer to Volume 2
General Description, Installation , Controls, Connections and Operation;	Refer to
Applications, Specification and Specification Verification	User's Handbook

PART 1 CALIBRATION AND SERVICING INFORMATION

Section Title

1 CALIBRATION

1.1Guide to Routine Calibration	1-1
1.2.1Zeros	1-5
1.2.2Voltage 1.2.3Current	1-9
1.2.3Current	1-14
1.3AC Calibration:	
1.3.1Introduction	1-16
1.3.2Voltage	1-18
1.3.2Voltage	1-26
1.4Resistance Calibration	1_28
1.5Remote Calibration Guidelines	1-31
1.6Pre-Calibration:	
1.6.1Introduction	1-33
1.6.2Procedure	1-34
1.6.2Procedure 1.6.3Remote Pre-Calibration Guidlines	1-37
1.7Ohms Option Internal Adjustment	1-38
Appendices:	
1Notes on the Use of the Null Detector	1-A1
2Calibration Source Zero Offsets	1-A2

2 FAULT DIAGNOSIS

2.1Introduction	2-1
2.2Diagnostic Guides	2-2
2.2.1FAIL 1 (Excessive internal Temperature)	2-2
2.2.2FAIL 2 (Over-Voltage)	22
2.2.3FAIL 3 (Control Data Corrupted)	2-3
2.2.4FAIL 4 (Precision Divider Fault)	2.3
2.2.5FAIL 5 (Safety Circuits Watchdog' Tripped)	2-4
2.2.6FAIL 6 (Calibration Memory Fault)	2-5
2.2.7FAIL 7 (P. A. 400V Power Failure)	2-5
2.2.8FAIL 8 (P. A. 38V Power Failure)	2-6
2.2.9FAIL 9 (P. A. 15V Power Failure)	2-6
2.2.10Error EF (External Frequency selected but not detected)	2-7
2.2.11Error OL (Output Limits exceeded)	2-8
2.3Self-Test Sequence	2-9
2.4Fuse Protection	2.11

3 DISMANTLING AND REASSEMBLY

3.1General Precautions	3-1
3.2General Mechanical Layout	3-1
3.3Location and Access	3-2
3.4General Access	3.3
3.5Removal and Fitting	3-5

4 SERVICING AND INTERNAL ADJUSTMENTS

4.1Introduction	4-1
4.2Cleaning the Air Intake Filter	4-3
4.3Lithium Battery - Replacement	4-4
4.4Standard Resistor Adjustment - Current/Ohms Assembly	4-6
4.5Bias Current Adjustment - 100V PA	4-7
4.6Capacitive Load Test	4-8
4.7Quiescent Current Adjustment - Current/Ohms Assembly	4-9
4.8Compliance Adjustment	4-10
4.9Common Mode Null Adjustments	4-11
4.10Sense Amplifier Zeros	4-12

Page

PART 2 TECHNICAL DESCRIPTIONS

Section Title

Page

5 PRINCIPLES OF OPERATION

5.1Block Diagrams	5-1
5.2Inputs	5-1
5.3Digital Outputs	5-1
5.4Precision Reference	5-2
5.5Analog Control	5.2
5.6DC Voltage Outputs	5_3
5.7AC Voltage Outputs	5 2
5.81000V Ranges	55
5.9DC/AC Current Outputs; Resistance Outputs	5-5
5.10 Datron 'Autocal'	0-0
	D-D

6 DIGITAL CIRCUITS; REFERENCE CIRCUITS; POWER SUPPLIES

6.1Digital	6-1
6.2Keyboard	6-11
6.3Digital Displays	6-15
6.4Analog Control Interface	6.22
6.5Precision Divider	6-30
6.6AC Reference - the Quasi-Sinewave	6-43
6.7Power Supplies	6.47
	~ ~ /

7 DC VOLTAGE OUTPUTS - AMPLITUDE CONTROL SYSTEM

7.1Introduction	7-1
7.2Low Voltage Loops	7-2
7.3DC 1V Loop	7-3
7.4100mV Range	7-6
7.5IUUUUV - IUMV Hanges	7-7
7.6DC 10V Loop	7.7
7.7DC High Voltage Loops	7-9
7.8100V Range	7-10
7.91000V Range	7-15
7.10 Logic Control of DC Outputs	7-20
7.11DC Assembly Relay Drives and Logic	7-21
7.12PA Assembly Logic and Relay Drives	7-24

8 AC VOLTAGE OUTPUTS - FREQUENCY CONTROL SYSTEM

8.1Digital Frequency Synthesizer	8-1	
8.2Quadrature Sinewave Oscillator	8-9)
8.3External Frequency Lock	8-1	7

9 AC VOLTAGE OUTPUTS - AMPLITUDE CONTROL SYSTEM

9.1Introduction	9-1	1
9.2AC Voltage Amplitude Control System - Block Diagram	9-2	2
9.3Voltage Controlled Amplifiers	9-3	3
9.4AC Low Voltage Loop	9-7	7
9.5AC High Voltage Loops	9-1	12
9.6AC 100V Range	9-1	ĩã
9.7AC 1000V Range	9-1	15
9.8AC High Voltage Sensing	9-1	18
9.9Sine/Quasi-Sine RMS Comparator	9-1	19
9.10 Logic Control of AC Outputs	9-3	30

10 CURRENT OUTPUTS AND RESISTANCE

10.1DC and AC Current	10-1
10.2 Resistance	10-5
10.3 Function Switching	10-6
10.4Current/Ohms Assembly Analog Control	10-7

ILLUSTRATIONS

PART 1 CALIBRATION AND SERVICING INFORMATION

Title	Page
CALIBRATION	
Calibration Mode Keys	1-3
DC Calibration: Zeros:	
±0 Alignment Check	1.6
±0 Realignment.	
Range Zero Connections	
Voltage:	
Low Voltage Connection	
High Voltage Connection	1-12
Current:	
100µA to 1A	1-15
AC Calibration:	
Mid-frequency Exclusions	1-16
Voltage (1V to 1000V): Connections	1 10
2-wire Compensation Connections	
Millivolts:	
LF Connections	
HF Connections	
Current:	
Connections for Thermal Transfer, Current Shunts and DC Current Standard Alternative Method using Verified 4707, Calibrated Standard AC Shunts and AC DVM	
Resistance Calibration:	
4-wire	1-29
2-wire	
Remote Calibration Guidelines:	
Transfer of Calibration Facilities	
Pre-Calibration:	
Identification of Access Holes	1-33
Procedure:	
DC Connections	
AC Connections (LF)	1-35
AC Connections (HF)	1-36
Pre-Cal Disable	1-36
Remote Pre-Calibration Guidlines:	
Transfer of DC Pre-Calibration Facilities	1-37
Transfer of AC Pre-Calibration Facilities	1-37
FAULT DIAGNOSIS	
Self Test Sequence:	
Stage 1	
Stage 2	

3 DISMANTLING AND REASSEMBLY

1

2

HF	Transformer	Assembly:	
	HF Transforme	·	3-10
LF	Transformer	Assembly:	
	LF Transformer	·	3-11

4 SERVICING AND INTERNAL ADJUSTMENTS

Battery Replacement 4-5

PART 2 TECHNICAL DESCRIPTIONS

Section	Figure	Title	Page
5		4708 Simplified Block Diagram	
		4708 Block Diagram - Digital, Control and References	
•		4708 Block Diagram - AC Operation	
6	6.1	Digital Function Block Diagram	6-2
		Software Overview	
		Clock Shaping Vaveforms	
	6.6	M6 Interface (P8279) - Simplified Schematic	6-11
		Action of Buzzer Control Latch	
	6.8	Mode and Output Displays - Functional Block Diagram	6-14
		RAM Access - Write Mode Logic	
	6.10	Read Mode Logic - RAM Access and Segment Switching	6-17
		Display Scan Sequences	
		Display Timing Waveforms	
	6.13	Comma Logic - Timing Waveforms	6-20
	6.14	Serial Data Link - Simplified Functional Block Diagram Serial Data Transfer Organization	6-23
		SSDA Clock Generator Waveforms	
		WATCHDOG Circuitry - Simplified Block Diagram	
	6.18	Precision Divider Out-Guard Circuitry - Simplified Block Diagram	6-30
	6.19	Precision Divider In-Guard Circuitry - Simplified Block Diagram	6-30
	6.20	13-Bit Counter Waveforms	6-32
		BUSY Waveforms	
	6.22	MSB Sync Logic Waveforms	6-34
		MSB Set/Reset Pulse Generation	
		LSB Set/Reset Pulse Generation	
		Action of LSD Switch Action of Main and Guard Switches (MSD)	
		Quasi-Sinewave Generation	
		Power Distribution Simplified Block Diagram	
7		Low Voltage DC Operation - Simplified Functional Diagram	
1	7.1	DC High Voltage Loop - Simplified Block Diagram and Routing	7-2
		UPD(IG) Signal Distribution	
		Typical Clamped Buffer	
		Circuit Diagram 430668DC Clamp Circuit	7-23
	7.6	Limit Status Signal Origins	7-26
8	8.1	Frequency Synthesizer Block Diagram	8-1
	8.2	VCO Block Diagram	8-2
	8.3	Frequency Dividers Block Diagram	8-4
		The Quadrature Sinewave Oscillator and its System Environment	
		Basic Quadrature Sinewave Oscillator	
		Gain and Phase Response of Practical Circuit	
		Fine Frequency Control	8-12
		Summing A ² sin ² wt with A ² cos ² wt	
		Summing A ~ sin ~ with A ~ cos ~ wit External Frequency Lock - Block Diagram	
		1MHz/10MHz detector Waveforms	
0			
9		Output Amplitude Control System	
		Simplified Diagram of Tracking Analog-to-Digital Converter	
		A-D Tracking - R/2R Network	
		Window Comparator Action	
	9.7	Low Voltage Loop - Simplified Block Diagram and Routing	9-7
	9.8		
	9.9	The Sine/Quasi-Sine RMS Comparator and its System Environment	9-19
	9.10	Sine/Quasi-Sine RMS Comparator - Block Diagram	9-20
	9.11	Sine/Quasi-Sine RMS Comparator - Sequence Cycle Sine/Quasi-Sine RMS Comparator - Sequence Timing	ອ-20
		Sine/Quasi-Sine RMS Comparator - Sequence Timing	
	9.13 9.14	Three Stages of Output Build-up from Zero	9-29
10		Basic Voltage-to-Current Converter	
10	10.1	"Basic voltage-to-corrent convener	10-1
	10.3	Current Bange Configurations	10-3
	10.4	Routing of Functions on Current/Ohms Assembly	10-6
	10.5	Typical Clamped Buffer	10-8
		Circuit Diagram 430669Current/Ohms Clamp Circuit	10-9

kargeš sabel s

- sa sa sa sa sa s

PART 1

CALIBRATION AND SERVICING INFORMATION

SECTION 1 C	Calibration.
-------------	--------------

- SECTION 2 Fault Diagnosis
- SECTION 3 Dismantling and Reassembly.
- SECTION 4 Servicing and Internal Adjustments.

SECTION 1 CALIBRATION

(User's are recommended to have first completed the Verification procedures in Section 7 of the User's Handbook.)

1.1 GUIDE TO ROUTINE CALIBRATION

Circumstances Calling For Subsequent Recalibration

SCHEDULED RECALIBRATION

Routine calibration is carried out from the front panel, avoiding thermal disturbance and allowing immediate return to use. The 4708 is fully calibrated before leaving the factory. The specifications for the 4708 are based on standard intervals of up to 24 hours, 90 days or 1 year from calibration. Some users will wish to maintain the highest accuracy by recalibrating at short intervals (e.g. every 24 hours). In these cases, recalibration becomes a routine task. For this reason, Routine Autocalibration procedures are also explained in Section 8 of the User's Handbook.

Users may wish to choose alternative schemes, accounting for:

- The accuracy required when in use,
- The instrument specifications (User's Handbook Section 6)
- The scheduled calibration intervals normally adopted by the user's organization

The Routine Calibration procedures are sufficient for all normal recalibration purposes, except when Pre-cal is called for (*Refer to Table 1.1*).

RESTANDARDIZATION

Occasions may arise when it is necessary to trim the instrument's internal Master Reference. For example, when the 4708 is to be made traceable to a different National Standard, after transportation from one country to another (*Refer to AUTOCAL FACILITIES page 1-3*).

CALIBRATION MEMORY CORRUPTION

Battery Change

Calibration corrections are stored in an internal memory which remains energized by a battery. The Lithium battery which powers the nonvolatile calibration memory should be replaced after 5 years (*Refer to Section 4.3*). After replacement, a full Pre-calibration is required followed by a complete Routine Autocalibration.

Memory Check failure

When cal is pressed the constant is checked to be within prescribed limits before being stored. Values outside prescribed limits flag a *Fail* 6. The same check is performed:

- When the instrument is powered-up
- Each time the output is switched ON
- During each self-test routine

CRITICAL PART CHANGES

Recalibration (or Verification) is necessary after replacement of a critical PCB assembly or a critical component. These are listed in Table 1.1 (*see flap of this page*), indicating the extent of the recalibration necessary.

Ohms Internal Adjustments

- If the Power Supply/Current Heatsink has been changed it may be necessary to adjust the quiescent bias current (IQ) by internal adjustment. Refer to Section 4.7 for further information.
- If a standard resistor value has been changed by subjecting to undue stress, it may be possible to recalibrate by internal adjustment. Refer to Section 4.4 for further information.

Recalibration Procedures in this Section

ROUTINE AUTOCALIBRATION

The Routine Calibration procedures are sufficient for all normal recalibration purposes, except when Pre-cal is called for (*refer to Table 1.1 on flap of this page*).

REMOTE CALIBRATION OVER THE IEEE 488 BUS

The device-dependent commands necessary for routine calibration of the instrument over the IEEE 488 bus are described as a supplement to Section 5 of the User's Handbook. A guide line example is given, but this needs to be adapted for the bus controller in use.

PRE-CALIBRATION PROCEDURES

In an initial internal calibration process at manufacture, certain 'Pre-cal' parameters are established in a special calibration memory.

Under certain conditions (detailed in Table 1.1) these parameters need to be re-established by completing the 'Pre-Cal' procedure <u>before</u> a Full Routine Autocalibration.

Assembly	Components Replaced	Calibration Required
		Pre- & Routine Calibration
Digital	Complete Assembly	Pre- & Routine Calibration
(11.2)	Lithium Battery (Sect. 4.3)	
	Non-volatile RAM (M10/M23)	Pre- & Routine Calibration
	Non-volatile RAM Supply	Pre- & Routine Calibration
	commutator components	
Reference	Complete Assembly	Pre- & Routine Calibration
Divider	Reference Assembly (11.4-7)	Pre- & Routine Calibration
(11.4)	Any set of main, guard or	Pre- & Routine Calibration
	LSD switch FET's	
	Reference Buffer	Pre- & Routine Calibration
		Pre- & Routine Calibration
	Switch Driver Flip Flops or	Fles & Houme Ganoration
	their preselected resistors	Pre- & Routine Calibration
	R79	
DC	Complete Assembly	DC (All Ranges) oniy.
Assembly	1V attenuator R73/R74	DC (1V, 100mV, 10mV,
(11.5)		1mV, 100μV Ranges) only.
(11.3)	100mV attenuator R69/70/71	DC (100mV, 10mV, 1mV,
	72/75/76	100µV Ranges) only.
	100V/1000V attenuator	
	R8/9/25/26/46/47/64/65	DC (100V, 1000V Ranges)
		only.
	88/95/98	
Sine	Complete Assembly	Specification Verification at
Source		User's Discretion
(11.6)		
AC	Complete Assembly	Routine Calibration
(11.7)		
()	Sense Amplifier	Routine Calibration
	Reference Inverter	Routine Calibration
	AC/DC Transfer & Integrators	Routine Calibration
		Ι/Ω
Ι/Ω	Complete Assembly	1/22
Option	(N.B. Internal Adjustment	
(11.8)	required, refer to Section 4.5)	
	10 attacuator (D42/44)	DCI
	+10 attenuator (R43/44)	DCI
	(DCI function)	
	Current shunts	DCI
	R8/9/10/79/80	
	(DCI function)	
	M8 and associated components	ACI
	Current Shunts	
	Feedback resistor R45	
	Standard Resistors, associated	I/Ω Option
	pre-selected/variable trimmer	internal adjustment (Section 1.5)
1	resistors (Ω function)	Ω calibration (replaced values only
	lies Not Listed Above	Specification Verification

AUTOCAL FACILITIES



These keys are activated by two rear panel switches (*refer to flap of page 1-2 'Preparing the 4708'*). When these modes are active, the legend 'cal' is presented on the MODE display.

The following is a general description of the facilities available. For specific information see the introduction proceeding each of the function's calibration routines.

CAL

The 4708 assumes that the selected range is to be calibrated at the exact Full Range value <u>or</u> at Zero. The instrument decides on 'Zero Offset' or 'Full Range Gain' from the OUTPUT display value (defined by the same limits as for 'SET'), and executes the calibration. If the value initially set on the OUTPUT display is below 2% of Full Range value, the instrument assumes that an offset calibration is requested, and if at 2% or above, a gain calibration is assumed.

CAL (with pre-selection)

If the CAL key is pressed after first pressing STD SET or ± 0 . The CAL key executes, then cancels, the preselected AUTOCAL mode.

Caution

The following keys preselect an AUTOCAL mode, modifying the action of the 'CAL' key.

SET

The SET key allows gain or offset calibration to a Calibration Standard value which cannot be adjusted to a nominal Full Range value or to absolute zero.

Before selecting SET, the $\iint \iint$ keys are operated to place the Calibration Standard value on the OUTPUT display and set the 4707 output level.

Pressing SET then informs the 4708 that calibration is to be carried out at this value. The instrument acknowledges by duplicating the value on the MODE display.

Next, the \iint keys are manipulated to null the 4708 output against the Calibration Standard (the OUTPUT display changes during this adjustment).

Pressing the CAL key executes the calibration. The 4708 memorizes the difference between the two display values, and exits from SET mode. This is shown by transfer of the Standard value from the MODE display to the OUTPUT display. The instrument uses the difference to modify stored constants, which in 'RUN' mode correct both positive and negative outputs on the calibrated range only.

±0 / SPOT

On the DCV function, the ± 0 key is used to align the ON+ and ON- zeros of all DC voltage and current ranges, by a two part calibration on the 10V range. It is only necessary when the ON+ and ON- zeros of the 10V range do <u>not</u> coincide at the same null.

On the ACV and ACI function, the function of the key changes to SPOT Frequency calibration. When SPOT is pressed, the 4708 assumes that the spot frequency is to be changed, and so defaults the frequency to 1kHz. When used with SET, SPOT calibration can be carried out within 10% of the full range value, but when SPOT is used without SET, the 4708 assumes that the calibration is to be at Full Range. After SPOT calibration, selecting Spot F at the calibrated value achieves the highest possible accuracy. It is only necessary to perform Spot Frequency calibration if the accuracy achievable is required in use. For recall procedures see the User's Manual page 4-10.

STD

The STD key allows a user to re-standardize by trimming the value of the internal Master Reference voltage effectively changing the gain of all DC voltage and current ranges in the same ratio. The facility can be used to avoid a full recalibration of the 4708 when Laboratory References have been re-standardized (for instance when the instrument has been moved from one country to another).

First check ± 0 Alignment. The STD calibration is carried out on either the 1V or 10V range, using the DC Low Voltage procedure. Select STD after placing the Calibration standard value on the OUTPUT display. Continue the routine from step (1.). Procedurally STD differs from SET only in the use of the STD key instead of the SET key.

Caution

Using the 'STD' key changes the gain of all voltage and current ranges

INTERCONNECTIONS

It is recognised that interconnection instructions may need to be adapted to meet an individual user's requirements. It is assumed that users will possess some knowledge of the operation and use of standards equipment.

SENSE AVAILABILITY AS FOLLOWS

1V 10V 100V 1000V	-	Local/Remote Sense
1mV 10mV 100mV	-	Local Sense only
All current ranges	-	not applicable
(Local: 2-wire sense, Rem	ote: 4-	wire sense)

Output must be OFF to change sense connection (except that Remote changes automatically to Local when switching to Millivolt Ranges).

OUTPUT OFF DEFAULT WHEN UPRANGING

The 4708 cannot enter High-Voltage state with OUTPUT ON. Consequently, when ranging-up, the operating system allows the upranging to occur, but defaults to OUTPUT OFF for two specific cases:

- When upranging to the 1000V Range
- When upranging to the 100V Range; To a voltage of 90V or more on DC To a voltage of 75V or more on AC

Otherwise, OUTPUT remains ON when changing OUTPUT RANGE (refer to User's Handbook Section 4, pages 4-7 to 4-9).

GENERAL PROCEDURE

Prepare the instrument for calibration (refer to 'Preparing the 47.05 procedure on flap of page 1-2). Note that your instrument will not necessarily have all options fitted - Option 10 incorporates the DC Voltage function, Option 20 the AC Voltage function and Option 30 adds the Resistance and Current functions. The message Error 3 appears on the MODE display for any attempt to select an inappropriate mode. Select the equipment and procedures to be used. Set all sources to zero and all measurment devices to low sensitivity and configure using the interconnection diagram provided. If calibrating DC function, start with ± 0 Alignment check routine. When all calibration has been completed use the 'Return to Use' routine on the flap of page 1-2.

Calibration Routine

Set the 4708 to OUTPUT ON and Full Range value. Adjust the 4708 output to equal the calibration standard and press 'cal'. The OUTPUT display changes to nominal.

Calibration Routine (with preselection)

The OUTPUT display is set to the Calibration Standard value, the 4708 output is switched ON, and one of the calibration mode preselector keys (STD, SET or ± 0) is pressed. The 4708 output is adjusted to equal the Calibration Standard value, and the CAL key is pressed to execute the calibration.

1.2 DC CALIBRATION

1.2.1 Zero Calibrations

The following procedures are available;

±0 ALIGNMENT CHECK ±0 CALIBRATION RANGE ZERO CALIBRATION

± 0 ALIGNMENT CHECK

 ± 0 alignment can be checked without affecting the stored constants. If necessary recalibrate before proceeding with DC Range Zero, DC Voltage, DC Current or DC Current Range Zero calibration (*refer to Appendix 2 - Calibration Source Zero Offsets*).

NOTE

For alignment checks only, set the security keyswitch to RUN.

±0 CALIBRATION

The ± 0 key is used to align the ON+ and ON- zeros of all DC voltage and current ranges, by a two part calibration on the 10V range. It is only necessary when the ON+ and ON- zeros of the 10V range do not coincide at the same null. Available in DC function only.

RANGE ZERO CALIBRATION

All the procedures for DC Gain calibration take into account the zero offsets. However a Range Zero calibration will allow the 4708 ON+ zero output to be set as close as possible to absolute zero. The procedure adjusts each range to a null detected across the sense 'Hi' and 'Lo' terminals.

,

.

± 0 ALIGNMENT CHECK



4708 ON+ & ON- ALIGNMENT MEASUREMENT

NULL DETECTOR SELF-ZERO

The following checks the ON+ and ON- zero turnover. The alignment should be checked and if necessary calibrated before proceeding with DC or DCI calibration (refer to Appendix 2 - Calibration Source Zero Offsets). It is not necessary to be in 'CAL' mode to perform the alignment check.

ROUTINE:

- 1. Null Detector Set to Low sensitivity
- 4708
 With OUTPUT OFF, Select DC, OUTPUT Zero. Select 10V RANGE and ON+.

3. Null Detector

- a. Successively increase sensitivity range, using 'self-zero' control to give near-zero readings; until a range is reached which clearly resolves a single increment of the leastsignificant digit on the 4708 OUTPUT display.
- **b.** Disconnect Hi lead from the 4708 Hi terminal, and connect to Lo as illustrated for Null Detector self-zero.
- c. Adjust Null Detector to zero using self-zero control.
- d. Disconnect Hi lead from the 4708 Lo terminal, and reconnect to Hi.
- e. Note Null detector reading.

- 4. 4708 Select 'ON-".
- 5. Null Detector Note Null detector reading.

If the turnover is considered excessive the user can recalibrate as close as possible to absolute zero (*refer on to* ± 0 CALIBRATION)

±0 CALIBRATION



4708 ON+ & ON- ALIGNMENT

NULL DETECTOR SELF-ZERO

EXPLANATORY NOTE: After ' ± 0 ' is selected; the calibration firmware stores the OUTPUT display value every time the CAL key is pressed, until it has received one reading from each polarity (as defined by the ON state). If it receives only one polarity it will continue to update the stored value until it stores the other polarity. It then carries out the necessary calculations to align the two zeros. Thus the ± 0 calibration can be performed in either direction: ON+ first, then ON-; or ON- first, then ON+; and it is possible to correct the nulling for the first polarity, but not for the second (opposite). This procedure will allow, at time of calibration, the turnover error to be reduced to $\leq 5\mu V$ taking polarity into account. Use of the ± 0 key should be followed by a complete Range Zero Calibration.

ROUTINE:

1. Null Detector

Set to low sensitivity.

2. 4708

- a. With OUTPUT OFF, Select DC, OUTPUT Zero.
- **b.** Select 10V RANGE and ON+.

3. Null Detector

- a. Successively increase sensitivity range, using 'self-zero' control to give near-zero readings; until a range is reached which clearly resolves a single increment of the leastsignificant digit on the 4708 OUTPUT display.
- **b.** Disconnect from the 4708 Hi terminal, and connect to Lo as illustrated for Null Detector self-zero.
- c. Adjust to zero using self-zero control.
- d. Disconnect from the 4708 Lo terminal, and reconnect to Hi.

4. 4708

Press ±0 Key: ±0 LED lights, Adjust the OUTPUT ĵ∬ keys to null the detector. Press CAL key: CAL LED lights

5. Null Detector

Reduce Null Detector sensitivity

6. 4708

Select 'ON-'

7. Null Detector

Successively increase sensitivity range, using the 4708 OUTPUT $\iint \bigcup$ keys to give near-zero readings; until the zeroed range is reached.

8. 4708

Press CAL key: CAL LED goes off. ±0 LED goes OFF, OUTPUT display falls to zero.

RANGE ZERO CALIBRATION



4708 ON+ RANGE ZERO

NULL DETECTOR SELF-ZERO

Calibration of DC Voltage Range Zeros.

The routine below includes a sequence for zeroing the Null Detector on the correct sensitivity range. This is necessary, because for most Null Detectors the zero is range-dependent. The self-zero input should include the Hi and Lo leads as shown in the connection illustration. Commencing with the lowest range calibrate the DC Zeros in the sequence of the table using the Zero Calibration Routine for each range selected.

ROUTINE:

- 1. Null Detector Set to Low sensitivity
- 2. 4708

With OUTPUT OFF, Select DC, OUTPUT Zero. Select RANGE from table and ON+.

3. Null Detector

Successively increase sensitivity range, using 'self-zero' control to give near-zero readings; until a range is reached which clearly resolves a single increment of the least-significant digit on the 4708 OUTPUT display.

a. Disconnect from the 4708 Hi terminal, and connect to Lo as illustrated for Null Detector self-zero.

- **b.** Adjust to zero using self-zero control.
- c. Disconnect Hi lead from the 4708 Lo terminal, and reconnect to Hi.
- 4. 4707

Use OUTPUT \iint keys to zero the Null Detector reading. Continue until a single increment of the least-significant digit on the OUTPUT display gives the closest approach to zero. Press CAL key. CAL LED flashes once. OUTPUT display reverts to zero. The Range is now calibrated at zero to the Null Detector zero value.

Nominal Calibration Points for Range Zeros

4708 Range	Calibration Operation	4708 Output Setting		AUTOCAL Key Used
100mV	ON+ zero	(ON+)	0.000mV	OUTPUT ĵ∏ then 'CAL'
1V	ON+ zero	(ON+)	V000000.	OUTPUT ĵ∬ then 'CAL'
10V	ON+ zero	(ON+)	0.00000V	OUTPUT Î∬ then 'CAL'
100V	ON+ zero	(ON+)	0.0000V	OUTPUT ĵ∬ then 'CAL'
1000V	ON+ zero	(ON+)	0.000V	OUTPUT ĵ∬ then 'CAL'

INTRODUCTION

The following routines:

DC Low voltage (100mV to 10V) and DC High Voltage (100V to 1kV)

adjust all DC Voltage Range gains against a Calibration Source, after correcting for the Source's zero offset.

The procedures assume that the 4708 'ON+' and 'ON-' output zero levels are coincident, and that all DC Voltage Range zeros have been adjusted to a null detected across the Sense 'Hi' and 'Lo' terminals (Refer to ' \pm 0 Alignment Routine').

Caution

First read 'Notes on the use of the Null Detector' (Appendix 1), and 'Calibration Source Zero Offsets' (Appendix 2).

1. CONNECTIONS

Ensure that all source outputs are OFF and Null Detector is set to Low Sensitivity. Use short leads and connect the Null Detector between the 4708 and Calibration Source as shown.

2. CALIBRATION ROUTINES

Start with the <u>lowest</u> Nominal Calibration Point from the table. Use the accompanying routine and repeat for each 4708 Range to be calibrated. Ensure that the interconnecting circuit has thermally stabilised before carrying out each 'Autocal' operation.

Notes:

- The Null Detector should be approximately self-zeroed before use to avoid excessive deflections. It is not necessary to do this on the sensitivity range used for final gain calibration, as the reference zero is set in operation (e.).
- The routine assumes calibration at nominal Full Range values. To trim the internal Master Reference Voltage on the 1V or 10V Range, or to calibrate at a non-nominal value, refer to following description of SET and STD keys.

DC AUTOCAL FACILITIES

CAL

If the CAL key is pressed the 4708 assumes that a calibration at either Zero or Full Range is required. It uses the value on the OUTPUT display to distinguish between Zero (Offset calibration) and Full Range (Gain calibration).

Caution

Below 2% of Range, the 4708 corrects for an assumed offset error; at 2% of Range and above the correction is for an assumed gain error.

If SET or STD has been pressed the CAL key executes the preselected AUTOCAL mode.

SET

The SET key allows calibration to any value in the selected Range (e.g. at a standard cell voltage). Press SET after operation $(\mathbf{k}.)$ and before operation $(\mathbf{l}.)$. The SET LED lights green and the OUTPUT display reading also appears on the MODE display. Continue the routine but note that on pressing CAL (step $(\mathbf{n}.)$) the MODE display clears as its value is transferred to the OUTPUT display. The SET LED goes off.

Caution

If the value initially set on the OUTPUT display is below 2% of Full Range value, the instrument assumes that an offset calibration is requested, and if at 2% or above, a gain calibration is assumed.

STD

The STD key allows a user to trim the value of the internal Master Reference voltage. STD calibration in DC mode effectively changes the gain of all voltage and current ranges in the same ratio. It does not affect values of AC or Ohms functions. STD calibration can be carried out on either 1V or 10V Ranges and differs from the SET procedure only in the use of the STD key instead of the SET key.

± 0

DO NOT USE - refer to earlier ± 0 Alignment routine.



WARNING:

Terminals marked with the symbol carry the output of the 4708. These terminals and any other connections to the load under test could carry lethal voltages. Under no circumstances should users touch any of the front (or rear) panel terminals unless they are first satisfied that no dangerous voltage is present.

CAUTION:

Connection or disconnection of measurement circuitry should only be attempted when all voltage sources are OUTPUT OFF.

Before setting OUTPUT ON ensure that the correct polarities have been selected and any measurement device has been set to low sensitivity.

Routine:

a. Null Detector

Set to Low sensitivity.

b. 4708

Ensure OUTPUT OFF. Select OUTPUT Zero DC and required RANGE.

c. Calibration Source

Set to 'ON+' Zero. Select correct Range.

d. 4708

Press the ON+ key.

e. Null Detector

Successively increase sensitivity range, using self-zero to give near-zero readings; until a range is reached which clearly resolves a single increment of the least-significant digit on the 4708 OUTPUT display.

f. 4708

Reselect OUTPUT Zero.

g. Null Detector

Use the 'Self-zero' control to give an accurate zero.

h. 4708

Press the OFF key.

j. Calibration Source

Set to the required voltage for Range gain calibration.

Nominal Calibration Points for Low Voltage

4708 Range	Calibration Operation	Calibration Source & 4708 Output (ON+ Nominal) [1]	Control to be Adjusted to Obtain Null	Press 'CAL' Key to Calibrate
100mV	Zero offset	0.0000mV	Null Det. 'Zero'	Not used
100mV	Range gain	100.0000mV	4708 OUTPUT ሸ∬	[2] 'CAL'
1V	Zero offset	.000000V	Null Det. 'Zero'	Not used
[3] 1V	Range gain	1.000000V	4708 OUTPUT ĵ∬	[2] 'CAL'
10V	Zero offset	0.00000V	Null Det. 'Zero'	Not used
[3] 10V	Range gain	10.00000V	4708 OUTPUT ႐̂∬	[2] 'CAL'

[1] It is expected that many users will wish to calibrate Range gains at values other than the nominals shown. In these cases set the Calibration Source voltage and 4708 OUTPUT display to in-house standard values near nominal.

[2] For non-nominal gain calibration; use 'SET' key after entering value on the OUTPUT display before adjusting for null.

[3] To trim the internal Master Reference voltage on 1V or 10V Range: use 'STD' key after entering value on 4708 OUTPUT Display before adjusting for null (Refer to Calibration Routine and description of 'STD').

k. 4708

Use Full Range or OUTPUT () keys to set the required positive value on the OUTPUT display. Press the ON+ key and select Full Range.

N.B. At this stage do not readjust the Null-Detector self-zero.

1. 4708

Use OUTPUT $\hat{\parallel}$ keys to zero the Null Detector reading. Continue until a single increment of the least-significant digit on the OUTPUT display gives the closest approach to zero.

m. Null Detector

Set to LOW sensitivity.

n. 4708

Press CAL key: CAL LED flashes once.

The 4708 is now gain-calibrated at this voltage.



WARNING:

Terminals marked with the symbol carry the output of the 4708. These terminals and any other connections to the load under test could carry lethal voltages. Under no circumstances should users touch any of the front (or rear) panel terminals unless they are first satisfied that no dangerous voltage is present.

CAUTION

Connection or disconnection of measurement circuitry should only be attempted when all voltage sources are OUTPUT OFF.

Before setting OUTPUT ON ensure that the correct polarities have been selected and any measurement device has been set to low sensitivity. Note: On the diagram, the terminals of the Precision Divider are marked 'PHI', 'PLO', 'SHI' and 'SLO'. These are terms which apply to the Datron 4902 and 4902S, referring to their Power Hi & Lo inputs and Hi & Lo Sense points, for true 4-wire connections (described in their User's Handbook).

For other dividers, it is important that true 4-wire connections are made directly to the elements of the divider, and that the divider has been calibrated at the connection points.

Routine:

a. Null Detector

Set to Low sensitivity.

b. 4708

Ensure OUTPUT OFF. Select OUTPUT Zero DC and required RANGE.

c. Calibration Source Set to 'ON+' Zero.

Select correct Range.

d. 4708

Press the ON+ key.

e. Null Detector

Successively increase sensitivity range, using self-zero to give near-zero readings; until a range is reached which clearly resolves a single increment of the least-significant digit on the 4708 OUTPUT display.

f. 4708

Reselect OUTPUT Zero.

g. Null Detector

Use the 'Self-zero' control to give an accurate zero.

h. 4708

Press the OFF key.

j. Calibration Source

Set to the required voltage for Range gain calibration.

k. 4708

Use Full Range or OUTPUT $\hat{|}\hat{|}$ keys to set the required positive value on the OUTPUT display. Press the ON+ key and select Full Range.

N.B. At this stage do not readjust the Null-Detector self-zero.

1. 4708

Use OUTPUT I keys to zero the Null Detector reading. Continue until a single increment of the least-significant digit on the OUTPUT display gives the closest approach to zero.

m. Null Detector

Set to LOW sensitivity.

n. 4708

Press CAL key: CAL LED flashes once.

The 4708 is now gain-calibrated at this voltage.

Nominal Calibration Points for High Voltage

4708 Range	Calibration Operation	Precision Divider Select	Calibration Source (ON+ Nominal) [1]	4708 Output (ON+ Nominal) [1]	Control to be Adjusted to Obtain Null	Press 'CAL' Key to Calibrate
100V	Zero offset	÷10	0.00000V	0.0000V	Null Det. 'Zero'	Not used
100V	Range gain	÷10	10.00000V	100.0000V	4708 OUTPUT ႐̂Ĵ	[2] 'CAL'
1000V	Zero offset	÷100	.00000V	0.000V	Null Det. 'Zero'	Not used
1000V	Range gain	÷100	10.0000V	1000.000V	4708 OUTPUT ∬Ĵ	[2] 'CAL'

[1] It is expected that many users will wish to calibrate Range gains at values other than the nominals shown. In these cases set the Calibration Source voltage and 4708 OUTPUT display to in-house standard values near nominal.

[2] For non-nominal gain calibration; use 'SET' key after entering value on the OUTPUT display before adjusting for null.

1.2.3 Current

The following routine:

DC Current Calibration (100µA to 1A)

adjusts all DC Current Range Zeros and Range Gains against a Standardized DVM, using a set of calibrated current shunts. The routine sets an independent output zero level using the standard calibration load for the Range. The Range Zero calibration has not been separated from the Range Gain calibration, because of the need to change shunts between ranges.

The procedure assumes the following:

- The 4708 'ON+' and 'ON-' output zero levels are coincident, having been adjusted to a null detected across the Sense 'Hi' and 'Lo' terminals on the 10V Range (*refer 'Zero Alignment Check'*) and
- that the 4708 DC 1V and 100mV Full Range values have already been calibrated or verified.
- the DVM used has been correctly Standardized (sic)

GENERAL PROCEDURE

1. STANDARDIZATION

First read 'Calibration Source Zero Offsets'. Note that any offset in the source's output must be nullified before gain calibration is carried out.

The Zero and Full Range routines assume that the preferred shunt values (*refer to table*) are used and therefore the DVM has been standardized against the 1V and 100mV Ranges of the 4708.

Preferred Shunt Values

4708 Range	Nominal Shunt value	Minimum Wattage	Nominal DVM Reading
100µ A	10kΩ	1mW	1V
1mA	1kΩ	10mW	1V
10mA	100Ω	100mW	1V
100mA	10Ω	1W	1V
1A	0.1Ω	1W	100mV

2. CONNECTIONS

Ensure that the 4708 OUTPUT OFF LED is lit and select DCI function. Connect the calibrated current shunt and DVM across the 4708 Hi and Lo terminals as shown. Use short leads and ensure that the DVM is set to the 1V Range.

3. CALIBRATION ROUTINE

Caution

The combined Zero and Full Range procedure assumes that the DVM used has been standardized on the required voltage ranges.

EXPLANITORY NOTE

The offset voltage developed across the shunt is measured by the DVM. However as the shunt is unlikley to be exactly a nominal value, the voltage measured across the shunt for a Nominal Full Range current must be calculated from the product of the shunts Actual Value and the Nominal Full Range Current The 4708 OUTPUT \hat{I} keys are adjusted to give this reading and the 'CAL' key is pressed.

Use the routine and accompanying table, start with the $100\mu A$ Range and repeat the procedure for each 4708 Range. Ensure that the interconnecting circuit has thermally stabilised before carrying out each 'Autocal' operation.



Zero Calibration:

1. 4708

Ensure OUTPUT **OFF** Select RANGE as detailed in the table below.

2. DVM

Press 'Input Zero' key.

3. 4708

Ensure 'Zero' OUTPUT is selected. Select OUTPUT 'ON+'. Increment the OUTPUT value until the DVM reads zero. Continue until a single increment of the least-significant digit on the OUTPUT display gives the closest approach to zero. Press CAL. CAL LED flashes once. OUTPUT display reverts to zero.

Range Gain Calibration:

4. 4708

Select Full Range.

Increment the OUTPUT value until the DVM reads the product of the Shunt value and the Nominal Full range output.

Press CAL. The Range has now been gain-calibrated at this current.

Select Zero and OUTPUT OFF. Select next range and shunt value. Repeat the routine from Step 1.

4708	Calibration	4708	To correct	4708
Range	Operation	OUTPUT	DVM reading:	Autocal
100µ A	DVM Zero Range Zero Range Gain	OFF ON+ FULL RANGE	DVM 'Input Zero' 4708 OUTPUT	-Not Used- 'CAL' 'CAL'
1mA	DVM Zero Range Zero Range Gain	OFF ON+ FULL RANGE	DVM 'Input Zero' 4708 OUTPUT	-Not Used- 'CAL' 'CAL'
10m A	DVM Zero	OFF	DVM 'Input Zero'	-Not Used-
	Range Zero	ON+	4708 OUTPUT îÛ keys	'CAL'
	Range Gain	FULL RANGE	4708 OUTPUT îĴ keys	'CAL'
100mA	DVM Zero	OFF	DVM 'Input Zero'	-Not Used-
	Range Zero	ON+	4708 OUTPUT îî↓ keys	'CAL'
	Range Gain	FULL RANGE	4708 OUTPUT îî↓ keys	'CAL'
*1A	DVM Zero	OFF	DVM 'Input Zero'	-Not Used-
	Range Zero	ON+	4708 OUTPUT î∬ keys	'CAL'
	Range Gain	FULL RANGE	4708 OUTPUT î∬ keys	'CAL'

*DVM on 100mV Range for 1A.

1.3 AC CALIBRATION

The following routines:

AC Voltage Calibration (1Volt to 1000Volts) 2-Wire HF Compensation (1Volt & 10Volt) Millivolts LF (1mVolt to 100mVolts) Millivolts HF (1mVolt to 100mVolts) AC Current Calibration (1mA to 1A) AC Current Calibration (100µA to 1A)

adjust the Gain of all AC Voltage and Current Ranges.

1.3.1 Introduction

'Wideband' Calibration

When CAL is pressed without preselecting SET, or STD; the instrument makes the assumption that each OUTPUT Range is to be calibrated at the exact Full Range value, at either LF or HF, or both.

This allows two correction values to be stored for each output range. From their difference, the microprocessor calculates a compensation factor, which affects the corrections applied at all subsequentlyselected frequencies on that output range. In this way, the instrument can be calibrated to meet its 'Wideband' specification.

To ensure that the selected Low and High frequencies have sufficient seperation for the compensation to be effective over the full frequency range, calibration is automatically prohibited in an 'excluded' band of frequencies for each output range. Because of the extended frequency range of lower Voltage ranges, and the Voltage/Frequency constraints on higher Voltage ranges, the exclusion band can differ from one output range to another. If an excluded frequency is selected, the calibration is cancelled and *Error 3* is displayed. The following diagram illustrates the mid-frequency exclusions:

Voltage Ranges:



'Spot' Calibration

Spot Calibration is <u>not</u> required for operation of the AC functions - it is merely a method of achieving the highest possible levels of accuracy. For each output range, a user may select five frequencies for SPOT calibration. The 4708 stores frequencies and their amplitude corrections, in memories that are separate to those used for wideband corrections. Enhanced accuracy is obtained at these spots, as any flatness errors in the wideband calibration are eliminated.

AC AUTOCAL FACILITIES

SET

The SET key allows calibration to any value between 20% and 200% of nominal Full Range value (20% to 110% on 1000V range). If, for instance, an adjustable DC voltage standard is not available, the SET key permits the 4708 to be calibrated against a Thermal Transfer standard whose reference is a buffered bank of Standard Cells. SET can also be used as a means of compensating for known errors in the Measurement System.

Press SET after selecting the Full Range OUTPUT value. The SET LED lights green and the OUTPUT display reading also appears on the MODE display. Continue the routine but note that on pressing CAL the MODE display clears as its value is transferred to the OUTPUT display. The SET LED goes off.

STD

CAUTION

This calibration affects all Voltage and Current Ranges and is <u>NOT</u> recommended - Use DC standardization procedure for highest accuracy.

The STD facility is restricted to the 1V and 10V Ranges, on the 100Hz and 1kHz Frequency Ranges only. STD calibration differs from SET procedure only in the use of the STD key instead of the SET key.

±0 / Spot

When SPOT is pressed in either ACV or ACI functions, the 4708 assumes that the spot frequency is to be changed, and so the frequency defaults to 1kHz. The Frequency \hat{f} keys are then used to program the required frequency. When used with SET, spot calibration can be carried out within 10% of the full range output, but when spot calibration is attempted without the use of SET, the 4708 assumes that the calibration is performed at full range.

AC CALIBRATION SEQUENCE

INTRODUCTION

Because most users will calibrate the 4708 AC ranges via thermal transfer standards, the calibration procedures assume that this method will be employed. However, details of setting up a thermal transfer standard are not included, as several different models are in use, each with its own methods of connection and procedures.

Instead it is assumed that users will be able to operate their own equipment correctly, according to the manufacturer's instructions. The procedures which follow therefore concentrate on the operation of the 4708 during calibration, accepting that the required thermal transfer will be set up to a DC source of suitable accuracy.

AC PROCEDURES

AC Voltage Calibration (1Volt to 1000V)

Select AC and the desired frequency, set the 4708 OUTPUT display to the Calibration Standard value, and switch the 4708 OUTPUT ON. If calibrating a non-nominal voltage value, SET needs to be selected. Adjust the 4708 output to obtain a null at the Calibration Standard value, and press the CAL key to execute the calibration.

LF Millivolts Calibration

Because 'Flatness' data is passed on to the millivolt ranges from the 1V Range calibration, the 1V range must be calibrated first. A DVM is then standardized at the required millivolt value and frequency, using the calibrated 1V Range and an Inductive Voltage Divider (IVD). The desired frequency is selected, the OUTPUT display set to Full Range, and incremented or decremented to give the required value on the DVM. If calibrating at a non-nominal value SET must be selected. The CAL key is pressed to execute the calibration.

HF Millivolt Calibration

From the 10V Range a 10% Range correction is calculated. This is applied at 100mV on the 1V Range to standardize a DVM, which is subsequently used to calibrate the 100mV Full Range. The process is extended to calibrate the 10mV Range from 10% of the 100mV Range, and 1mV Range from 10% of the 10mV Range.

Current calibration

(Using Thermal Transfer, Current Shunts and DC Current Standard) The method employs a DC Current Standard, so that the shunt remains connected for both AC and DC nulling of the Thermal Transfer Standard.

Alternative Current Calibration

(Using verified 4708 1V Range, Calibrated Standard AC Shunts and AC DVM)

This method required Standard Current Shunts which have been designed to give a flat frequency response. Each current range requires its own specific value of shunt, calibrated to develop either 1V or 100mV Full Range at LF and HF. An AC DVM is standardized to the appropriate voltage, and the Current range is calibrated when the voltage across its shunt is correct.

High Frequency Calibrations

Several iterations may be required to acheive satisfactory calibration; particularly if the initial errors are large, or if the Transfer System being used imposes a long calibration time.

CAUTION:

Connection or disconnection of measurement circuitry should only be attempted when all voltage sources are OUTPUT OFF. Before setting OUTPUT ON ensure the correct polarities have been selected and that any measurement device has been set to low sensitivity.

SPOT Memory Erasure

To prevent unwanted calibrations at obselete spot frequencies, it is possible to 'uncalibrate' any spot frequency on any range. The procedure is:

- 1 Select SPOT
- 2 Select zero output
- 3 Set Output ON
- 4 Press Cal

Any subsequent selection of SPOT will cause the message 'SFX ---' to be displayed.

1.3.2 Voltage

AC VOLTAGE CALIBRATION (1V to 1000V)



WARNING:

Terminals marked with the symbol carry the output of the 4708. These terminals and any other connections to the load under test could carry lethal voltages. Under no circumstances should users touch any of the front (or rear) panel terminals unless they are first satisfied that no dangerous voltage is present. Note: For the arrangement shown in the diagram, the coaxial Tconnector provides true 4-wire connection to the AC coaxial input of the Thermal Transfer.

> For Thermal Transfers with other AC terminations, it is important that true 4-wire connections are made directly to the AC input terminals, and that the device has been calibrated at the connection points.

Ensure case of Thermal Transfer Standard is adequately grounded.

Commencing with the 1V Range, calibrate the 4708 at the calibration points in the table as part of the following procedure:

 4708 & DC Voltage Standard With OUTPUT OFF, connect to the Thermal Transfer AC and DC inputs, respectively.

2. 4708

- a. On A C FUNCTION, select the required OUTPUT RANGE.
- b. Select the required FREQUENCY RANGE.
- c. Use FREQUENCY []] keys to display the required Calibration Frequency.
- d. Press the Full Range key to display the required Calibration Voltage.
- e. Set 4708 OUTPUT ON.
- 3. DC Voltage Calibration Standard Set to the Calibration Voltage, OUTPUT ON.

4. Thermal Transfer Standard

- a. Configure for DC measurement at the required Calibration Voltage.
- b. Adjust for Null at the Calibration Voltage.
- c. Configure for AC measurement at the Calibration Voltage.

5. 4708

- a. Use the OUTPUT \hat{j} keys to adjust the OUTPUT Display reading to obtain a null on the Thermal Transfer.
- b. Execute the calibration by pressing the CAL key. Repeat
 (a.) to (b.) until satisfactory null is achieved.

Calibration Points for 1V to 1000V Ranges.

DC Standard OUTPUT Voltage	4708 OUTPUT RANGE/ FREQUENCY		4708 Nominal OUTPUT Voltage	Freq. Band set by 4708
1.000000V	1V	1kHz	1.000000V	LF
* 1.000000V	1V	1MHz	1.000000V	HF
10.0000V	10V	1kHz	10.00000V	LF
* 10.0000V	10V	1MHz	10.00000V	HF
100.0000V	100V	1kHz	100.0000V	LF
100.0000V	100V	100kHz	100.0000V	HF
1000.000V	1000V	1kHz	1000.000V	LF
1000.000V	1000V	30kHz	1000.000V	HF1
**700.000V	1000V	100kHz	700.000V	HF2

* Note that at these points a 2-wire calibration is also possible.

** Note that SET must be used for this calibration point.

2-WIRE HF COMPENSATION (1V & 10V) (Using AC DVM)



Fig. 1 AC DVM Standardization



Fig. 2 4708 Calibration

On the 1V and 10V ranges there are two HF calibration memories. One holds the correction value obtained during Remote Sense (4-wire) 'wideband' calibration; the other contains a 2-wire HF compensation value which is added to the wideband correction, when Remote Sense is not selected (local sense).

During a 4-wire HF calibration on the 1V or 10V range, the stored HF 2-wire compensation value is cleared to zero. Any 4-wire HF calibration to be performed must therefore be completed before the 2-wire compensation is executed.

Calibrate the 4708 at the calibration points in the table, commencing with the 1V Range as part of the following procedure:

1. 4708 & AC Voltmeter

With 4708 OUTPUT OFF, connect the AC DVM to the 4708 terminals using the exact 4-wire connections as in Fig. 1.

2. AC Voltmeter

Configure for AC measurement at 1V or 10V.

3. 4708

- a. On AC FUNCTION, select the required OUTPUT RANGE.
- **b.** Select the required FREQUENCY RANGE.
- c. Use FREQUENCY keys to display the required Calibration Frequency.
- d. Press the Full Range key to display the required Calibration Voltage.
- e. Set 4708 OUTPUT ON.

4. HF 2-wire Calibration Sequence

- **a.** Record the DVM reading.
- b. Set 4708 OUTPUT OFF.
- c. On the 4708 deselect Remote Sense.
- d. Connect the DVM to the 4708 Hi and Lo terminals for measurement of the 4708 2-wire output as shown in Fig. 2.
- e. Set 4708 OUTPUT ON.
- f. Use the 4708 OUTPUT keys to display the DVM reading recorded at (a.)
- g. Execute the calibration by pressing the CAL key.

Calibration Points for 2-wire HF Compensation.							
DC Standard OUTPUT Voltage	4707 OUTPUT RANGE/ FREQUENCY		4707 Nominal OUTPUT Voltage	Freq. Band set by 4707			
1.000000V	1 V	1MHz	1.000000V	HF			
10.00000V	10V	1 MHz	10.0000V	HF			

MILLIVOLTS (LF) FULL RANGE CALIBRATION (1mV - 100mV)

(Using calibrated 4708 1V Range, Inductive Voltage Divider (IVD) and AC DVM)

4708



Fig. 2 Calibration of 4708

CALIBRATION PROCEDURE

Standardize and calibrate at the calibration points in the table using the following procedures:

Fig. 1 Standardization of DVM

Stage 1

Connect as Fig. 1, to standardize the DVM.

- 1 4708, IVD and AC DVM With OUTPUT OFF, connect the circuit for Standardization.
- 2 IVD

Set ratio as required for the Millivolt Range to be calibrated.

- 3 AC DVM Configure for measurement at the required Calibration Point.
- 4 4708
- a. On AC FUNCTION, select 1V RANGE.
- b. Select the required Frequency Range.
- c. Use FREQUENCY û↓ keys to display the required Calibration Frequency.
- d. Use OUTPUT û↓ keys to display the required IVD input voltage (if at Nominal Full Range, merely press the Full Range key).
- e. Set OUTPUT ON and note DVM reading as V1.
- f. Set OUTPUT OFF, and reconnect the circuit for Calibration.

Stage 2

Connect as Fig. 2, to calibrate the 4708.

1 4708

Selecting SET as required in the following procedure:

- a. Select the required Millivolt OUTPUT RANGE.
- **b.** Use OUTPUT [] keys to display the Calibration Voltage on the OUTPUT Display (if at Nominal Full Range, merely press the **Full Range** key).
- c. Set 4708 OUTPUT ON (and if NOT at Nominal Full Range, Select SET).
- d. Use the *Q* keys to adjust the OUTPUT Display reading to obtain V1 on the DVM.
- e. Execute the calibration by pressing the CAL key. Repeat (d.) to (e.) as required. Set OUTPUT OFF.

Nominal Cal. Points for Millivolt Ranges.

IVD Ratio (1V Range to mV Range)		708 IPUT NGE/ UENCY	4708 Nominal OUTPUT Voltage	Freq. Band set by 4708
10 : 1	100mV	1kHz	100.0000mV	LF
100 : 1	10mV	1kHz	10.0000mV	LF
1000 : 1	1mV	1kHz	1.0000mV	LF

MILLIVOLTS (HF) CALIBRATION PROCEDURE (1mV to 100mV)

(Using verified 4708 1V and 10V Ranges, 10% Range Correction factor and AC DVM)

SUMMARY

The verified output values of 1V on the 1V Range; and 10V on the 10V Range are used to measure the 4708 linearity error at 1V on the 10V range. From the linearity measurement, a 10% of range Linearity and Scaling Factor 'C' is derived.

This factor is subsequently used to correct the 4708 output setting at 10% of range, to standardize a DVM for calibration of the next range down.

N.B. Calibrate the 4708 at or close to the calibration points in the table, selecting SET as required as part of the following procedure.

Note:

It is assumed that the 1V and 10V ranges have been Wideband calibrated at the required HF calibration points. It is also assumed that the Millivolts (LF) Calibration has been completed.

Nominal Cal. Points for HF Millivolt Ranges.

4708 OUTPUT RANGE/ FREQUENCY		4708 Nominal OUTPUT Voltage	Freq. Band set by 4708
100mV	1MHz	100.0000mV	HF
10mV	1 MHz	10.0000V	HF
1mV	1MHz	1.0000mV	HF





Stage 1

Derive the Linearity and Scaling Factor 'C' as follows (C is a number of value close to 0.1):

a. Ensure that the Millivolts (LF) Calibration has been completed.

Ensure that the 4708 has been calibrated and verified at 10V and 1V HF (1MHz) Full Range. Record the measured values as follows:

4708 10V FR setting - 10.000,00V Actual output voltage - 'V1'

4708 1V FR setting - 1.000,000V Actual output voltage - 'V2'

b. Calculate 1V correction 'V3' = $\frac{1}{V2}$

- c. With OUTPUT OFF connect a DVM to the 4708 terminals using the exact 4-wire connections as in Fig. 1. Set the DVM to measure AC on its 1V range.
- d. On 4708, select the 1V range and Remote Sense. Set FREQUENCY to 1MHz. Set OUTPUT display reading to V3. Set OUTPUT ON, and note the DVM reading as 'Vt'. Set OUTPUT OFF.
- e. On 4708, select the 10V range (Remote Sense).
 Set 4708 OUTPUT display reading to 1V.
 Set OUTPUT ON.
 Adjust the OUTPUT display for a DVM reading of Vt.
- f. Note the 4708 OUTPUT display reading as 'V4'. Set OUTPUT OFF.
- g. From the values V1 and V4 calculate the 10V range linearity correction and scaling factor 'C' as follows:

$$C = \frac{V1 \times V4}{100}$$

Note:

The optimum resolutions quoted above the boxes in this column may not be achievable with the DVM in use. In these cases it is permissible to reduce the resolution by a maximum of 1 digit only.

Record in 6¹/2 digits resolution



Vt is a transfer value

Vt =V

Record in 6¹/2 digits resolution

V4 =V

Calculate in $6^{1/2}$ digits resolution

C =

N.B. The following calibration from the front panel can only be carried out if the IEEE Address switch on the rear panel is set to Address 31 (11111).

Stage 2

To Calibrate the 100mV Range Full Range Output

- a. Insert the Calibration security key into the 'CALIBRATION ENABLE' switch on the rear panel, and turn to 'ENABLE'.
- **b.** Ensure that the DVM is still connected to the 4708 terminals as shown in Fig. 1.
- c. Set the 4708 to the 1V range.
 Calculate the value 'V3 x C'.
 Set OUTPUT display to this value.
- d. Set the DVM to measure 100mV.
- e. Set 4708 OUTPUT ON, allow the output to settle. Note the DVM reading as 'V(100t)'.
- f. Set 4708 OUTPUT OFF and reconnect the DVM to the 4708 terminals in 2-wire as shown in Fig. 2.
- g. Set 4708 to its 100mV range. (Remote Sense is automatically deselected.)
 Set OUTPUT ON and adjust the 4708 Output for a DVM reading of V(100t).
 Press the 'CAL' pushbutton and observe the DVM reading.
- h. Repeat operation (g.) until the post-CAl DVM reading is within $1\mu V$ of V(100t).

Stage 3

To Calibrate the 10mV Range Full Range Output

- a. Ensure that the DVM is still connected to the 4708 terminals as shown in Fig. 2.
- Ensure that the 4708 is set to the 100mV range.
 Calculate the value '100mV x C '.
 Set OUTPUT display to this value.
- c. Set the DVM to measure 10mV.
- Allow the output to settle.Note the DVM reading as 'V(10t)'.
- e. Set 4708 to its 10mV range.
- f. Adjust the 4708 Output for a DVM reading of V(10t).Press the 'Cal' pushbutton and observe the DVM reading.
- g. Repeat operation (f.) until the post-CAL DVM reading is within $1\mu V$ of V(10t).

Calculate in $6^{1/2}$ digits resolution

V3 x C =V

V(100t) is a transfer value

V(100t) =mV

Calculate in $6^{1/2}$ digits resolution

100mV x C =mV

V(10)t is a transfer value

V(10t) =mV

1-24

Stage 4

To calibrate the 1mV Range Full Range Output

- a. Ensure that the DVM is still connected to the 4708 terminals as shown in Fig. 2.
- Ensure that the 4708 is set to the 10mV range.
 Calculate the value '10mV x C'.
 Set OUTPUT display to this value.
- c. Set the DVM to measure 1mV.
- d. Allow the output to settle. Note the DVM reading as 'V(lt)'.
- e. Set 4708 to its 1mV range.
- f. Adjust the 4708 Output to give a settled DVM reading of V(lt).
 Press the 'CAL' pushbutton and observe the DVM reading.
- g. Repeat operation (f.) until the post-CAL DVM reading is within $1\mu V$ of V(lt).

Stage 5

Calibration Disable

a. Turn the Calibration security key, inserted in the 'CALIBRATION ENABLE' switch on the rear panel, to 'RUN'. Remove the key. Calculate in $5^{1}/_{2}$ digits resolution

 $10 \text{mV} \times \text{C} = \dots \text{mV}$

V(lt) is a transfer value

V(lt) =mV

1.3.3 AC Current

AC CURRENT CALIBRATION (1mA - 1A)

(Using Thermal Transfer, Current Shunts and DC Current Standard)



For all connections use low loss co-axial cable and keep leads as short as possible. Some types of shunt can be directly fitted to the Thermal Transfer.

Note

Calibrate 1mA Range only if the Thermal Transfer is adequately calibrated at these levels.

Routine

Commencing with the lowest Range, calibrate the 4708 at the calibration points in the table as part of the following routine:

1. Thermal Transfer Standard

Configure for DC measurement at the required developed voltage and connect with the appropriate shunt to the Transfer Unit.

2. DC Current Standard

- With OUTPUT OFF, connect to the Transfer Unit and set to а. the required calibration current.
- Set OUTPUT ON. b.

3. 4708

- With OUTPUT OFF, set to the required calibration Current а. and Frequency and connect to the Transfer Unit.
- Set OUTPUT ON. b.

4. Transfer Unit Switch for DC output.

5. Thermal Transfer Standard

Adjust for null at the Calibration Current. Configure for AC measurement at reduced sensitivity.

6. Transfer Unit

Switch for AC output.

7. Thermal Transfer & 4708

keys to adjust the OUTPUT Display Use the OUTPUT reading to obtain a null on the Thermal Transfer increasing the Transfer sensitivity as required.

Execute the calibration by pressing the CAL key.

4708 DC 4708 Freq. Standard OUTPUT Nominal Band OUTPUT RANGE/ OUTPUT set by Current FREQUENCY Current 4708 1.00000mA 1mA 300Hz 1.00000mA LF 1.00000mA 1mA 5kHz 1.00000mA HF 10.00000mA 300Hz 10.0000mA LF 10mA 10.0000mA 10mA 5kHz 10.00000mA HF 100.0000mA 100mA 300Hz 100.000mA LF 100.000mA 100mA 100.000mA HF 5kHz 1.000000A LF 300Hz 1.000000A 1A

Nominal Cal. Points for 1mA to 1ARanges.
CURRENT FULL RANGE CALIBRATION (100µA - 1A)

(Alternative Method using verified 4708 1V Range, Calibrated Standard AC Shunts and AC DVM).



100µA to 1A procedure

Commencing with the $100\mu A$ Range, calibrate the 4708 at the calibration points in the table as part of the following procedure:

1. 4708 and AC DVM

With OUTPUT OFF, connect the 4708 and DVM for Standardization. Select the 1V Range on the AC DVM.

Calibration points for 100µA to1A Ranges.

4708		708 4708		
RAN	PUT IGE/ JENCY	Nominal OUTPUT Current	Band set by 4708	
100µA	300Hz	100.0000µA	LF	
100µA	5kHz	Aµ00.000 A	HF	
1mA	300Hz	1.00000mA	LF	
1mA	5kHz	1.000000mA	HF	
10m A	300Hz	10.0000mA	LF	
10mA	5kHz	10.0000mA	HF	
100mA	300Hz	100.0000mA	LF	
100mA	5kHz	100.0000mA	HF	
1A	300Hz	1.00000A	LF	

2. 4708

- a. Set to the 1V Range at the Calibration Frequency and adjust for calibrated 1.000000V output.
- b. Set OUTPUT ON and note the DVM reading as 'V1'.
- c. Set OUTPUT OFF, and reconnect the test circuit for Calibration, using the correct shunt for the range to be calibrated.
- d. On I FUNCTION, select the required OUTPUT RANGE.
- e. Select the required FREQUENCY RANGE.
- **f.** Use FREQUENCY keys to display the required Calibration Frequency.
- g. Press the Full Range key.
- h. Set 4708 OUTPUT ON.
- **j.** Use the OUTPUT keys to adjust the OUTPUT Display reading to obtain a DVM reading of 'V1'.
- k. Execute the calibration by pressing the CAL key. Set OUTPUT OFF.

1.4 RESISTANCE CALIBRATION

(Measurement and Storage of the values of an internal resistor.)

Calibration Memory

In Ω function, each RANGE key selects a nominal-value standard resistor. Adjustment of the resistor value is not routinely necessary unless *Error* 6 occurs during calibration (*refer to Section 4.4*). During calibration the actual value is measured and stored in the calibration memory to be displayed whenever that range is selected. Separate memory stores exist for Remote Sense (4-wire), Local Sense (2-wire) and Local Sense zero. Zero calibration is not available in Remote Sense.

4-wire Calibration Limits

The value measured in 4-wire Remote Sense does not include the resistance of internal or external wiring because of the measurement techniques used.

The instrument accepts any value within ± 200 ppm of nominal as a valid calibration.

2-wire Calibration Limits

The value measured in 2-wire Local Sense is greater than for 4-wire Remote Sense, as it includes the resistance of internal wiring and relay contacts. The instrument will not accept any 2-wire value less than the stored value for 4-wire, so the 4-wire Remote Sense calibration must be carried out before attempting 2-wire Local Sense. The extra internal resistance depends on range, so the instrument accepts the following values x as valid 2-wire calibrations:

Zero calibration.

 10Ω to $1M\Omega$ Ranges: $0 \le x < 0.900\Omega$

Value calibrations.

10 Ω to 1M Ω Ranges: 4-wire value $\leq x < (4$ -wire value +1.999 Ω)

Error 6 appears on the MODE display for any attempt to enter a value outside the 4-wire or 2-wire limits.

Note:

When resistance is calibrated in Remote Sense, the instrument overwrites the Local Sense calibration memory with the new 4-wire value. For this reason 2-wire calibration should always be performed after 4-wire calibration.

General Procedure.

Prepare the 4708 for calibration. Connect as required and use the following calibration routines to calibrate the resistors in sequence, commencing with the $100M\Omega$ Range.

Note

All measurements use 4-wire connections to exclude the effect of external lead resistance from the measured value.



CALIBRATION SEQUENCE

1. 4708

Select OUTPUT OFF and Ω . Select **Remote Sense**.

2. 4708

Press required (RANGE) key; The previously-calibrated value appears on the OUTPUT display.

3. 4708 and resistance-measuring equipment Press OUTPUT ON+ and measure the value of the internal resistor.

4. 4708

Using the OUTPUT []] keys, set the measured value on the OUTPUT display. Press CAL Key to store OUTPUT display value. Set OUTPUT OFF.

5. Repeat operations (2) to (4) for each RANGE.

Nominal Calibration Points and Limits for 4-wire calibration.

Range	Measured Resistance Minimum Maximum			
1 00Μ Ω	99 · 9800 MD	· · · · · · · · · · · · · · · · · · ·		
1 0Μ Ω	9 · 99800 1 MM	10·00 (999 M3		
1Μ Ω		I 000 1999 ₩°		
100k Ω	¹ 1 1182 · 22	" 2021 D· 001		
10k Ω	9 99800 1 5	∞ <u>10 00 1999</u>		
1kΩ	°* 1 008222	1 · 000 1999 🍄		
100 Ω	° 0086· 22	° 2221 O 001		
10 Ω	° 0.998.00	° 2221 00·01		

(Remote Sense OFF. Note: 2-wire calibration should always be performed after 4-wire calibration.)



CALIBRATION SEQUENCE

1. 4708

Select OUTPUT OFF and Ω . Deselect Remote Sense.

2. 4708

Press required resistor (RANGE) key; The previouslycalibrated value appears on the OUTPUT display.

3. 4708 and resistance-measuring equipment Press OUTPUT ON+ and measure the value of the internal resistance.

4. 4708

Using the OUTPUT \hat{I} keys set the measured value on the OUTPUT display. Press CAL Key to store OUTPUT display value

5. 4708

Press Zero Key and repeat operations (3) to (4) for this RANGE selection. Set OUTPUT OFF.

6. Repeat operations (2) to (5) for each RANGE value of the Table.

Nominal Calibration Points and Zero Limits for 2-wire calibration. * The Local Limit Span: Lower Limit = Remote Value; Upper Limit = Remote Value + 'U' (digits).

Range	*Local Limit Span 'U' (digits)	Measured Zero Limit
1 Μ Ω	+19	
100k Ω	+199	
10k Ω	+199	
1kΩ	+1999	
100Ω	+1999	
10Ω	+1999	

1.5 REMOTE CALIBRATION GUIDELINES

The operation of the instrument in systems applications via the IEEE 488 interface, is described in Section 5 of the User's Handbook. In addition to its capability as a programmable calibrator, the 4708 can itself be calibrated under remote control. Full autocalibration of the instrument over the bus implies availability of a suitably programmed controller, programmable standards, programmable Null Detector, and a programmable Thermal Transfer.

Calibration Commands

The table below lists the device-dependant commands used for Routine Calibration. The relevant calibration codes are also listed.

These commands can only be activated when two conditions have been fulfilled:

- the CALIBRATION ENABLE Keyswitch on the instrument Rear Panel must be set to ENABLE, and
- the IEEE Interface command-code W1 must have been received and activated.

Additional commands can be activated when 'PRE-CAL ENABLE' switch is enabled. Refer to 1.6.3 Remote Pre-Calibration Guidlines.

FREQUENCY / RANGE Store 100 ١k 10k 100k 1 M E1 F3 F2 F4 F5 no comparable 78 +lim -iim ppm commands S* C3 CØ G* C2 C1 Guard Sense Error est -Ren STD SET ±C CAL MODE

Transfer of calibration facilities

When the 4708 is under remote control over the bus, the command-code WØ overrides the settings of the CALIBRATION ENABLE and internal PRE-CALIBRATION ENABLE switches, disabling the 'C' codes.

General Procedure

The Main Register is set to the Calibration Standard value ($M^{***...}$), the 4708 Output is switched ON (01), and one or a specified sequence of the calibration mode command codes (C1, C2, C3, I) may be transmitted.

The 'M' Code is adjusted to obtain a null at the Calibration Standard value, and CØ is transmitted to execute the calibration.

Command	Description	Functions and Facilities						
Codes (Key caps)		DC Voltage	DC Current	AC Voltage	AC Current	2-Wire Ω	4-Wire Ω	
cø	Range Zero	100mV-1000V Ranges	All Ranges			$10\Omega - 1M\Omega$ Ranges		
	Gain calibration to Nominal Full Range	100mV-1000V Ranges	All Ranges	All Ranges	All Ranges	$10\Omega-1M\Omega$ Ranges	All Ranges	
* C1 (SET)	Zero offset for range at User's selected value	All Ranges	All Ranges					
	Gain for range at User's selected value	All Ranges	All Ranges	All Ranges	All Ranges			
*C2 (STD)	Internal Reference gain at user's Standard value	1V &10V Ranges		1V &10V Ranges				
* C3 (±0)	Alignment of internal ON+ and ON- zeros	10V Range						
	User's Message	Refer to User's Handbook Section 5 'Programming of Bus Transmissions'						

Availability of Command Codes

*Preselector - must be activated later by command code CØ (CAL)

Command Code Facilities (Routine Calibration)

For a General description see 'Autocal Facilities' page 1-3.

C1 (SET)

C1 gives calibration at any point in the selected range by allowing the user to input the value of the calibration standard used (initial M code used). Before executing the calibration $C\emptyset$ uses the final 'M' Code value to distinguish between Zero (Offset calibration) and Full Range (gain calibration). The limits of Offset or Full Range depend on function selected (*refer Sect 1.2 DC Calibration and Sect 1.3 AC Calibration*).

C2 (STD)

C2 allows a user to compensate for changes of the internal Master Reference voltage. For best accuracy it is recommended this procedure is carried out in DC function. Note that the gain of all voltage and current ranges change in the same ratio. Execute with $C\emptyset$

CØ (execute pre-selection)

 $C \ensuremath{\ensuremath{\mathcal{O}}}$ executes one of the above preselected AUTO-CAL modes.

CØ (CAL ONLY)

If Command CØ is sent without pre-selection code C1/C2 the instrument assumes that the selected range is to be calibrated at either Zero or Full Range. It uses the value input by the 'M' Code to distinguish between Zero (Offset calibration) and Full Range (gain calibration) according to the function selected (*refer Sect 1.2 DC Calibration and Sect 1.3 AC Calibration*).

Guidelines - An Example

The following sequence suggests a method of calibrating the instrument 1V Range Gain against a buffered standard cell value of +1.018057V. It is assumed that the instrument is correctly addressed with its Calibration Keyswitch set to ENABLE and the instrument Output is OFF. Connect the Null Detector, set to low sensitivity, between the Standard Cell buffer and the 4708. The nulling operation is seperated into its own string, as it is likely to be iterative.

SET Calibration of 1V DC Gain FØR5GØSØW1M+1.018057C101=M(for null)CØ

The example suggests only the broad outline of one of many sequences which could be used to perform instrument calibrations.

Calibration Command Strings

The following AC command strings are given for the sole purpose of illustrating the methodology designed into the 4708 for remote calibration modes. Some reference to external operations is inferred. The nulling operation is seperated into its own string, as it is likely to be iterative.

It is assumed that the 4708 has previously been programmed in function and range (not autorange $R\emptyset$) and that the external circuit is set up correctly. The 4708 is already programmed into its calibration mode by W1, with the calibration keyswitch set to ENABLE, and output OFF.

- a. Nominal Full Range LF Gain Calibration: H(LF)A101=M (for null)=CØ=OØ=
- b. Nominal Full Range HF Gain Calibration: H(HF)A1O1=M(for null)=CØ=OØ=
- c. Combined Nominal LF and HF Gain Cal: H(LF)A1O1=M(for null)=CO= H(HF)=M(for null)=CO=O0=
- d. Non-nominal LF Gain Calibration: H(LF) M(20%-200%FR)C1= O1=M(for null)=CØ=OØ=
- e. Non-nominal HF Gain Calibration: H(HF) M(20%-200%FR)C1= O1=M(for null)=CO=O0=
- f. Combined Non-nominal LF and HF Gain Cal: H(LF)M(20%-200%FR)C1= O1=M(for null)=CØ= H(HF)M(20%-200%FR)C1=M(for null)=CØ=OØ=
- g. Standardization at Nominal Full Range 1V or 10V Range only): H(LF)A1C2O1=M(for null)=CØ=OØ=
- h. Standardization at a Non-nominal value (1V or 10V range only): H(LF)M(20%-200%FR)C2= O1=M(for null)=CØ=OØ=

1.6 PRE-CALIBRATION

1.6.1 Introduction

In an initial calibration process at manufacture, certain 'PRE-CAL' parameters are established in a special calibration memory to define the overall linearity of the instrument, and to allow maximum routine calibration memory span for adjustments. For normal purposes, these factory defined pre-calibration parameters are valid for the life of the instrument, and subsequent Routine Calibration procedures are sufficient to maintain calibration.

Preparation for the pre-calibration operation includes removal of the Top Cover, to facilitate selection of pre-calibration mode and operation of the calibration memory clear push-button. DC and AC pre-calibration must then be completed followed by a Full Routine Recalibration. Thereafter all routine calibrations may be performed from the front panel or over the IEEE Interface without removing the covers.

Circumstances Calling for Pre-Calibration

The stored parameters are invalidated by replacement of certain critical parts of the instrument.

- The Lithium battery which powers the whole calibration memory when the instrument supply is switched off. This should be replaced at five-year intervals (*Refer to Section 4.3*).
- The Digital Assembly
- The Reference Divider Assembly
- Critical components in the Digital or Reference Divider, AC and Sine Source assemblies

A full list appears on flap of page 1-1. After replacement of any of these parts, new parameters must be stored in the pre-calibration memory, by procedures (in manual or remote control) detailed in this section.

EQUIPMENT REQUIREMENTS

DC

- A precision divider capable of dividing 20.000,000V to 10.000,000V to a ratio error of better than 0.1ppm between tappings. For example a Datron 4902/S precision divider or alternatively a Datron 4903 DC Calibration Unit.
- A DC 10V reference with an accuracy of better than 2ppm. Example: Datron Instruments 4000A or a bank of standard cells.

AC

- A precision voltmeter capable of 1V AC measurement with a stability between readings of better than ±5ppm.
 Example: Datron Instruments 1281
- An inductive voltage divider with ratios of x1.0 and x0.1 capable of dividing 10.000,00V to 1.000,000V to an accuracy better than 2ppm.
- An AC/DC Thermal Transfer Standard. Example: Holt Model 6B

PREPARING THE 4708

Before clearing the pre-calibration store, prepare the 4708 as described on flap of page 1-2. The adjustments detailed in the following sequences include intentionally clearing the instrument's pre-calibration memory, which loses **all** previous calibration information. Therefore before proceeding make certain that the reasons for carrying out a complete recalibration are valid. (If in any doubt, consult your Datron Service Centre)

Identification of Access Holes

These give access to the 'PRE-CAL ENABLE' switch and the 'CLEAR CALIBRATION MEMORY' switch.

- a. Release 6 screws retaining the top cover.
- **b.** Lift the top cover at the front of the instrument and locate the two holes which give access to the two-position 'PRE-CAL ENABLE' switch and the press-button 'CLEAR



c. Locate the hole which gives access to the PRE-CAL ENABLE switch. Insert an insulated tool in the hole and move the precal switch to the right (Enable). The legend 'cal', as presented on the MODE display, also appears on the OUTPUT display.

Caution

The following operation (**d**.) clears all the calibration memory stores as part of pre-calibration. Proceed only if this is required.

- **d.** Locate the hole which gives access to the Calibration Memory CLEAR push-button. Insert an insulated tool in the hole and press the button to clear the calibration memory.
- c. Refit the top cover but do not secure.

Complete the following pre-calibration procedure.

1.6.2 Procedure



First complete the ± 0 calibration procedure on page 1-7, but with precalibration mode selected.

Ensure the 4708 OUTPUT OFF LED is lit, cancel any MODE keys, select Remote Sense and deselect Remote Guard. Select DCV FUNC-TION and 10V RANGE. Connect the Precision Divider to the instrument terminals as shown. Use short leads.

a. 4708

Ensure OUTPUT OFF and select the 10V RANGE.

b. Precision Divider/Null Detector

Set the Null Dectector to Low sensitivity and connect to the Precision Divider at 10V tapping.

c. 4708

Connect to the precision divider as shown. Select +ON with zero OUTPUT

d. Reference/Null Detector

If the reference is a buffered bank of standard cells, switch the Buffer output to zero. However if an electronic reference is used connect Null Detector -ve lead to Reference Low. Set Null Detector to high sensitivity. Zero Null Detector. Reduce Null Detector sensitivity. Switch on or reconnect the 10V reference Hi to Null detector.

e. 4708

Select SET, its LED lights. Adjust the OUTPUT keys for Full Scale OUTPUT (+19.999999V). Use instrument OUTPUT keys to adjust the Null Detector reading to zero.

Press CAL: the SET LED goes out.

f. Precision Divider/Null Detector

Increase Null Detector sensitivity. Reconfigure Null Detector Hi to divider 20V tapping.

g. Reference/Null Detector

If the reference is a buffered bank of standard cells, switch the Buffer output to zero. However if an electronic reference is used connect Null Detector -ve lead to Reference Low. Set Null Detector to high sensitivity. Zero Null Detector. Reduce Null Detector sensitivity. Switch on or reconnect the 10V reference Hi to Null detector.

h. 4708

Select STD, its LED lights. Press +ON and Full Range OUTPUT (10.000000V).

j. Null Detector

Increase Null Detector sensitivity and use 4708 OUTPUT keys to adjust the reading to zero.

k. 4708

Press the CAL key: the STD LED goes OFF. Pre-cal is now completed. Select OUTPUT OFF and disconnect.



Ensure the 4708 OUTPUT OFF LED is lit, cancel any MODE keys, select Remote Sense and deselect Remote Guard. Select ACV FUNC-TION and connect the IVD to the instrument terminals as shown. Use short leads. Select the 1kHz Frequency Range.

a. IVD

Select x1.0 ratio.

b. 4708

Select 10V range, at 1kHz on the 1kHz Frequency range. Select 1.000,00V. Press the ± 0 key, its LED lights. Use instrument OUTPUT keys to adjust the DVM reading to 1V. Press CAL: the ± 0 LED remains lit and 1.000,00V (nominal 10% Full Range) appears on the OUTPUT display.

c. IVD

Select the x0.1 ratio to divide the 4708 output by 10.

d. 4708

Select Full Range. Use instrument OUTPUT keys to adjust the DVM reading to 1V. Press the CAL key: the ± 0 LED goes OFF. Recheck, without pre-selection, at 1V and 10V. If required repeat the procedure. Select OUTPUT OFF and disconnect. Pre-cal is now completed. Disable pre-cal and complete a Full Routine Calibration.



- a. 4708 & DC Voltage Standard With OUTPUT OFF, connect to the Thermal Transfer AC and DC inputs, respectively.
- b. 4708

On AC function, select the 10V range, select the 1MHz frequency range and use the FREQUENCY keys to display 1MHz. Use the OUTPUT keys to output 1V and set OUTPUT ON. Press the SPOT $/\pm$ key.

- c. DC Voltage Standard Set to 1V output and set OUTPUT ON.
- d. Thermal Transfer Standard Configure for DCV measurement at the 1V level and adjust for Null. Configure for ACV measurement at the 1V level.

e. 4708

Use the OUTPUT keys to adjust the OUTPUT display reading to obtain a null on the Thermal Transfer Standard. Press the CAL key.

f. DC Voltage Standard

Set to 10V Output, select Ourtput on.

g. Thermal Transfer Standard

Configure for DCV measurement at the 10V level and adjust for Null. Configure for ACV measurement at the 10V level.

h. 4708

Press Full range key to display 10V and use the OUTPUT keys to obtain a null on the Thermal Transfer. Press the CAL key.

PRE-CAL DISABLE

When pre-calibration is complete the pre-cal enable switch must be set to RUN.

Caution

DO NOT press the internal push-button which clears the calibration memory. If this is done, any parameters stored in the calibration memory are cleared; so pre-calibration is cancelled, and must be repeated.

- a. Lift the top cover at the front.
- **b.** Locate the hole which gives access to the PRE-CAL ENABLE switch.
- c. Insert an insulated tool in the hole Pre-cal and move the switch to the left (RUN). The legend 'cal' remains on the MODE display, but disappears from the OUTPUT display.
- d. Refit and secure the top cover.

A Full Routine Calibration is necessary before completion of the Return to Use procedure on flap of page 1-2.



1.6.3 REMOTE PRE-CALIBRATION GUIDELINES



Transfer of DC precalibration facilities



Transfer of AC precalibration facilities

General Procedure

The transfer of Pre-calibration facilities to remote control is illustrated above. The general procedure follows that for remote Routine Calibration; the external circuit is connected as for manual pre-calibration.

These commands can only be activated when the following conditions have been fulfilled:

- The CALIBRATION ENABLE Keyswitch on the instrument Rear Panel must be set to ENABLE
- Ensure that the IEEE address switch is set correctly
- The IEEE Interface command-code W1 must have been received and activated.
- The internal 'PRE-CAL ENABLE' switch is set to ENABLE.

When the 4708 is under remote control over the bus, the command code WØ overrides the setting of the CALIBRATION ENABLE and internal PRE-CAL ENABLE switches, disabling the 'C' codes.

Pre-Calibration Command Strings

The following command strings are given for the sole purpose of illustrating the methodology for the remote pre-calibration mode. Some reference to external operations is inferred. The nulling operation is separated into its own string, as it is likely to be iterative. It is assumed that the external circuit is set up correctly.

The 4708 has already been programmed into its calibration mode by W1, with the calibration keyswitch and the internal PRE-CAL EN-ABLE switch set to ENABLE.

The calibration memory stores have been cleared, and the 4708 Output is OFF.

The string sequence for DC pre-calibration is as follows:

1) ±Zero

FØR6M+ØO1C3=	(Set-up and ± 0 preselection)
M***=	(Iterative nulling operation)
CØ=M-Ø=	('CAL' and -ON)
M***=	(Iterative nulling operation)
CØ=OØ=	('CAL' then OUTPUT OFF)

2) Coarse Gain and Linearity

FØR6C4M+19.99999901=	(Set-up and linearity preselection)
M***=	(Iterative nulling operation)
CØ=OØ=	('CAL' then OUTPUT OFF)
C5=M+10.0000001=	(Set-up and linearity preselection)
M***=	(Iterative nulling operation)
CØ=OØ=	('CAL' then OUTPUT OFF)

The string sequence for AC pre-calibration is as follows:

Full Range and 1/10th Range Linearity for first LF, and then for HF

F1R6H***C3O1=M***=	(Program to frequency and voltage)
M***=	(Iterative nulling operation)
CØ=M***=	(First 'CAL' of two-part process)
M***=	(Iterative nulling operation)
CØ=OØ	(Second 'CAL' cancels preselected
	mode)

1.7 Ω Option internal adjustment

The Autocal procedure for routine calibration of the 4708 resistance Function is described in Section 1.4.

The method of calibration is to measure the value of each standard resistor, and store the measured value in non-volatile calibration memory. Subsequently, each time a resistance RANGE is selected, the previously calibrated value is displayed.

If a standard resistor has been subjected to undue stress, its value may have moved outside its tolerance (signalled by an *Error 6* message during Routine Autocalibration). If the value is less than approx. 50ppm outside tolerance, it can be adjusted internally using a variable trimmer. For values out of tolerance in excess of 50ppm it is likely that the resistor has been over-stressed - consult your Datron Service Centre.

Manual Trimming Procedure

The following procedure is a supplement to Routine Autocalibration. It is necessary only when the 4-wire calibration of Section 1.4 has resulted in an '*Error* 6' message.

It can also be used when, for operational reasons, it is necessary to adjust a resistor to its nominal value. For this purpose a continuouslyreading method of measurement is convenient.

- a. Release eight screws retaining the top cover.
- **b.** Lift the top cover at the front of the instrument and locate the 8 holes giving access for ' Ω OPTION ADJUSTMENT'.
- c. Insert an insulated screw driver tool in the hole for the range selected, and adjust the preset resistor (rotating clockwise increases the resistance value).
- d. Re-measure the 4-wire value and repeat operation (c.) until the desired value is obtained.
- e. Re-calibrate the range for 4-wire and 2-wire connections as detailed in Section 1.4.
- **f**. Repeat the manual trimming procedure above for all ranges as required.
- g. Finally refit and secure the top cover using the eight screws removed in (a.), above.

Appendix 1 - Notes on the Use of the Null Detector

The Null Detector is normally connected in series with the 4708 Hi lead. A high-impedance-input device should be chosen to reduce off-null currents due to differences in the outputs of the DC voltage source and the 4708. A battery-operated instrument is preferred to ensure adequate isolation. Some Null Detectors possess high input impedance only when their readings are on-scale, so care should be taken to ensure that drain currents from the DC voltage source do not become excessive. This applies particularly if the DC source is a standard cell or a bank of cells. Six points are important:

1. The null detector should be connected to the 4708 (or 4708 load resistor) only when the 4708 OUTPUT OFF LED is lit. (with output OFF, the I+, I-, Hi and Lo terminals are at high impedance).

2. Always set the null detector to its lowest sensitivity before connecting up, and increase sensitivity only when the voltages output by the DC Voltage source and the 4708 are close in value.

3. Do not change polarity of the 4708 or DC Voltage source without first switching the 4708 OUTPUT OFF. Care must be taken to ensure that the correct polarity ON key is pressed, to avoid excessive voltages being connected across the null detector, particularly when checking the 4708 directly against a standard cell.

4. Most Null Detectors are equipped with a 'Self-zero' or 'Zero-check' facility. For maximum accuracy, the Null Detector range zero should be checked before each calibration nulling operation is performed. However, when gain-calibrating the 4708 Voltage and Current Ranges, the zero offset of the calibration voltage source is nullified by adjustment of the Null Detector zero control. This setting should not be altered until the corresponding Range gain has been calibrated.

5. WARNING

During performance checks and calibration a common mode voltage equal to the full range voltage is present at the Null Detector input terminals. On 1000V checks this voltage is potentially lethal, so EXTREME CAUTION must be observed when making adjustments to the null detector sensitivity.

6. CAUTION

The Null Detector used must be able to withstand voltages up to 1200V between its input terminals. Such voltages will be present during the time that the 4708 is ramping from zero to 1000V Full range after setting OUTPUT ON. Inadvertent disconnection of the Precision Divider terminals can transfer full output across the Null detector.

Appendix 2 - Calibration Source Zero Offsets

It is common practice to accept a small offset in the output of a voltage calibration standard, providing that the same offset is present at all output values, including zero.

A more difficult situation arises if there is a 'DC turnover offset' between the source's positive and negative output values. In this case, a difference in DC value will be observed when switching the source between its positive and negative outputs with zero volts selected. This type of error is normally adjusted out on the 4708 by a preliminary ' \pm 0' calibration on the 10V Range, to a null detected across its output terminals. This sets both ON+ and ON- zeros to the same DC level; and as the same linear analog circuitry is used to generate both output polarities, range calibration of zero and gain in positive polarity is then all that is required.

The 4708 analog circuitry is fully floating, so its output may be referred to any common mode voltage within the range specified on page 6.1 of the User's Handbook. In particular, each Range zero may be aligned to absolute zero in Local Sense by calibration to a null across its Hi and Lo (Sense) terminals. But if it is then gain-calibrated against an offset source without re-zeroing to that source's offset zero, normal mode gain errors will result. It is therefore essential that any offset in the source's output be nullified before gain calibration is carried out. This can be done at Range zero, simply by trimming the Null Detector null.

Thus the notional sequence of calibration for the 4708 should be as follows:

a. ±0

Check that the 10V Range 'ON+' and 'ON-' zeros coincide at absolute zero (Adjust if necessary).

b. Range Zeros

Carry out 'ON+' zero calibration on all Ranges against the same absolute zero.

c. Range Gain

Each Range Gain in turn, (Null Detector connections as shown for Voltage or Current)
i. At 'ON+' zero output from both source and 4708, trim the Null Detector for null.
ii. At the required positive DC level, calibrate the 4708 Range gain.

This sequence ensures that the 4708 'ON+' and 'ON-' zeros are both set to absolute zero, and that both positive and negative polarities are accurately gain-calibrated to a unipolar source. If it is required to check the 4708 'ON-' gain calibrations against a bipolar source, the source's 'ON-' zero offset must first be nullified, as described in c. i. above.

WARNING HAZARDOUS ELECTRICAL POTENTIALS ARE EXPOSED WHEN THE INSTRUMENT COVERS ARE REMOVED. ELECTRIC SHOCK CAN KILL

2.1 INTRODUCTION

2.1.1 Use of Diagnostic Guides

The diagnostic guides given in Section 2.2 are intended to aid the user in locating a failed printed circuit board or other assembly. The selfdiagnostic capabilities of the instrument provide the first step in fault analysis by displaying a FAIL message on the mode display. Initial actions to be taken after the occurence of a FAIL message are given, where applicable, in the diagnostic guides of Section 2.2. The FAIL message localizes the failure into a distinct functional area and the "Fault Condition" summary in each guide relates the function failure to a probable hardware boundary.

The identities of the assemblies involved in the failure are given beneath the fault condition summary, but it is unlikley that all assemblies listed will prove to be faulty. For successful failure analysis, it is advisable to be familiar with the electronic functioning of the instrument and with the physical location of the assemblies. To assist in these aspects, the diagnostic guides include references to relevant parts of this publication.

2.1.2 Effects of Protective Measures on Diagnosis

2.1.2.1 Protective Suppression of Fault Conditions

The 4708 incorporates built-in protection in hardware and software. To minimize damage, protective circuitry acts immediately, backed up by a pre-programed CPU response to detected failure symptoms. If possible the CPU informs the user by presenting a failure message on the MODE display.

When investigating a failure, it should therefore be anticipated that protective measures will have suppressed the original fault conditions. A useful starting-point is to identify the origin of the failure message to localize the area of search.

2.1.2.2 FAIL 5 as Default State

Faults which result in display messages FAIL 2, 3 or 4 can pose a safety hazard to the operator, and apply excessive voltage to external circuitry. To protect against this, the instrument is programmed to default to FAIL 5 state as rapidly as possible after its initial response to the failure symptoms. The CPU switches Output OFF and trips the safety monitor (Watchdog). If the conditions of the original failure message have been removed the display changes to FAIL 5.

CAUTION

The instrument warranty can be invalidated if damage is caused by unauthorised repairs or modifications. Check the warranty detailed in the "Terms and Conditions of Sale". It appears on the invoice for your instrument.

In normal use, an operator will probably notice only FAIL 5, and miss the original failure message. In FAIL 5 state, front panel control is inhibited until Safety Reset is pressed. This returns the instrument to the state for which the original fault conditions and failure message were produced, but with Output OFF.

2.1.2.3 To Observe the Original Failure Message

Two procedures can be used:

- a. Carry out the self-test routine of Section 2.3. The failure message may recur during this test.
- b. Reset the instrument to reproduce the fault, carefully watching the MODE display.
 The original failure message could reappear momentarily, prior to defaulting into FAIL 5.

Then select the appropriate diagnostic guide in Section 2.2.

2.1.3 FAIL 6

FAIL 6 reports two types of NV RAM failure.

- a. Overall sumcheck failure. The values are calculated at Power on, Self-Test and recovery from FAIL). If the instruments stored calibration constants are outside maximum or minimum permissible values a Fail 6 message is displayed.
- Limits check of the calibration constants.
 Values are checked when read from the NV RAM at every OUTPUT change. When a Fail 6 occurs the output remains on and the stored gain or zero correction value is defaulted to x1 or x0 respectively.

2.2 DIAGNOSTIC GUIDES

2.2.1 FAIL 1 (Excessive Internal Temperature)

INITIAL ACTION

- 1. Wait approximately 1 minute until the CPU has defaulted the instrument to OUTPUT OFF. The CPU clears the FAIL 1 message and enables the keyboard.
- 2. Switch OUTPUT ON.
- 3. No failure display no further action. FAIL 1 recurs fault persists.

FAULT CONDITION

High temperature sensed in:

- Positive Heatsink Assembly, or
- Negative Heatsink Assembly.

Fault indication signal OVERTEMP active.

POSSIBLE FAULT LOCATIONS

- Positive Heatsink Assembly (page 11.13-1).
- Negative Heatsink Assembly (page 11.13-2).
- Power Amplifier Assembly (page 11.9-1).

FURTHER INFORMATION IN THIS HANDBOOK

Technical Descriptions: Section 7.12.9.

2.2.2 FAIL 2 (Over-Voltage)

INITIAL ACTION

- 1. Ensure that OUTPUT is OFF (4708 should have tripped to FAIL 5).
- 2. Power OFF any external voltage source.

N.B.

This failure can be caused by injection of an <u>external</u> voltage across the terminals OR the output of high voltage when not requested by the user.

DC - voltages in excess of 130V.

- AC voltages between the limits of 75V to 110V RMS.
- 2. Disconnect external leads from the terminals.
- 3. Press Safety Reset.
- 4. Carry out self-test sequence.
- 5. FAIL 2 recurs fault persists.
- 6. No failure display Reproduce original conditions in Local Sense with no external connections.
- 7. No failure display check external circuit and proceed with careful use.
- 8. FAIL 2 recurs fault persists.

FAULT CONDITION

- 1. Over voltage circuit on the DC Assembly has detected the excess voltage between PHi and PLo lines and has activated HV ST signal to the CPU, and
- 2. The CPU has recognized that the instrument is not in High Voltage State, so has generated FAIL 2 display, then
- 3. The CPU has switched Output OFF, tripped the watchdog and generated FAIL 5 display.

POSSIBLE FAULT LOCATIONS

- Injection of external voltage.
- D.C Assembly (page 11.5-1).
- Power Amplifier Assembly (page 11.9-1).

FURTHER INFORMATION IN THIS HANDBOOK

Self-test procedure: Section 2.3. Technical descriptions: Section 7.3.7.

INITIAL ACTION

No immediate action required.

FAULT CONDITION

- 1. Control data corrupted.
- 2. CPU has detected errors in serial transfer of data between outguard and in-guard circuits, and generated FAIL 3 display, then
- 3. The CPU has switched Output OFF, tripped the watchdog and generated FAIL 5 display.

POSSIBLE FAULT LOCATIONS

- Reference Divider Assembly (page 11.4-1).
- Analog Interface Assembly (page 11.3-1).

FURTHER INFORMATION IN THIS HANDBOOK

Technical descriptions: Section 6.4.

2.2.4 FAIL 4 (Precision Divider Fault)

INITIAL ACTION

No immediate action required.

FAULT CONDITION

- 1. Precision divider fault.
- 2. CPU has detected errors in the most-significant data bits set in the precision divider input data latches, and generated FAIL 4 display, then
- 3. The CPU has switched Output OFF, tripped the watchdog and generated FAIL 5 display.

POSSIBLE FAULT LOCATION

• Analog Interface Assembly (page 11.3-1).

FURTHER INFORMATION IN THIS HANDBOOK

Technical description: Section 6.5.2.3.

2.2.5 **FAIL 5** (Safety Circuits 'Watchdog' Tripped)

INITIAL ACTION

Use the checking sequence below, watching the MODE display carefully at each stage to detect any FAIL number appearing immediately before FAIL 5. If no failure message occurs, carry on to the next stage.

Stage 1: Press Safety Reset.

- Stage 2: Carry out self-test sequence (Section 2.3).
- Stage 3: Set Output ON.

Stage 4: Proceed with careful use.

If FAIL 2 occurs at stage 3, ensure that it is not due to injection of an exessive external voltage by disconnecting the instrument terminals and repeating the checks. If FAIL 5 alone occurs, proceed to "Fault Condition" below. For any FAIL other than FAIL 5, transfer to the diagnostic guide for that message.

FAULT CONDITION

18mS monostable (M10 in reference divider) has been deprived of at least two trigger pulses and has timed out, activating "BARK" and "BARK DELAYED" (BARK +47mS) signals from M13 in the reference divider assembly.

Summary of "BARK" effects:

- 1. Removes the drive from the High Voltage (1kV) transformer.
- 2. Disables the 400V Power Supply.
- 3. BARK status message sent to CPU signalling a failure.
- 4. CPU starts controlled shut-down.

Summary of "BARK DELAYED" effects:

- 1. Disconnects the voltage Power and Sense circuits from the instrument output terminals.
- 2. BARK DELAYED disables the registers of the serial/parallel data converters.
- Outputs from control latches in the reference divider pcb are disabled by setting into "Tristate". Each output line has a pullup or pull-down resistor which sets the analog circuitry into a safe condition.

POSSIBLE FAULT LOCATIONS

- Digital Assembly (No gated WRT STRB pulses at J2/J3-29) (page 11.2-1).
- Analog Interface Assembly (No SSDA strobe pulses; or Watchdog disabled) (page 11.3-1).
- Reference Divider Assembly (Incorrect functioning of Watchdog setup circuitry) (page 11.4-1).

NB.

The Watchdog is designed primarily to ensure that CPU malfunctions do not set up dangerous conditions in the analog circuitry.

FURTHER INFORMATION IN THIS HANDBOOK

Technical description: Section 6.4.

2.2.6 FAIL 6 (Calibration Memory Fault)

2.2.7 **FAIL 7** (P.A. 400V Power Failure)

INITIAL ACTION

- 1. Select Output OFF, Spec OFF, Error OFF.
- 2. Perform self-test sequence (Section 2.3) or select Output ON at the requested value.
- 3. No failure display no further action.
- 4. FAIL 6 recurs recalibration required.
- 5. Select Cal (refer to Section 1).
- 6. Recalibrate (refer to Section 1).
- 7. Calibration failure fault persists.

FAULT CONDITION

Calibration memory fault on Digital pcb assembly.

POSSIBLE FAULT LOCATION

• Digital Assembly (page 11.2-1)

FURTHER INFORMATION IN THIS HANDBOOK

Self-test procedures: Section 2.3. Calibration procedures: Section 1. Technical descriptions: Section 6.1.

INITIAL ACTION

- 1. Switch power OFF.
- 2. Check line supply is correct for input voltage setting.
- 3. Switch power ON no failure display no further action.
- 4. FAIL 7 recurs fault persists.

FAULT CONDITION

- Positive or Negative 400V power supply failure
- Fault indication signal 400V(2) FAIL active
- Check line input voltage

POSSIBLE FAULT LOCATIONS

- Power Amplifier Assembly (page 11.9-1).
- Reference Divider Assembly (page 11.4-1).
- Positive Heatsink Assembly (page 11.13-1).
- Negative Heatsink Assembly (page 11.13-2).
- Power Supply/I Heatsink Assembly (page 11.13-3).
- Mother Board (page 11.16-1).

FURTHER INFORMATION IN THIS HANDBOOK

Technical descriptions: Sections 6.7.

2.2.8 FAIL 8 (P.A.38V Power Failure)

INITIAL ACTION

- 1. Switch power OFF.
- 2. Check line supply is correct for input voltage setting.
- 3. Switch power on no failure display no further action.
- 4. FAIL 8 recurs fault persists.

FAULT CONDITION

- Positive or Negative 38V power supply failure.
- Fault indication signal 38V(2) FAIL active.
- Check line input voltage.
- It is possible for a misleading FAIL 8 message to occur, caused by a logic supply failure, in particular -15 Volts. The FAIL 9 message will have been displayed momentarily. Refer for fault location and further information to FAIL 9.

POSSIBLE FAULT LOCATIONS

- Power Amplifier Assembly (page 11.9-1).
- Reference Divider Assembly (page 11.4-1).
- Power Supplies (page 11.12-1).
- Mother Board (page 11.16-1).

FURTHER INFORMATION IN THIS HANDBOOK

Technical descriptions: Section 6.7.

2.2.9 FAIL 9 (P.A. 15V Power Failure)

INITIAL ACTION

- 1. Switch power OFF.
- 2. Check line supply is correct for input voltage setting.
- 3. Switch power on no failure display no further action.
- 4. FAIL 9 recurs fault persists.

FAULT CONDITION

- Positive or Negative 15V power supply failure. This is indicated by a transitory Fail 9 followed by Fail 8.
- Fault indication signal 15V(2) FAIL active.
- Also 400V power supply is disabled.
- Check line input voltage.

POSSIBLE FAULT LOCATIONS

- Power Amplifier Assembly (page 11.9-1).
- Reference Divider Assembly (page 11.4-1).
- Power Supplies (page 11.11-1).

FURTHER INFORMATION IN THIS HANDBOOK

Technical descriptions: Section 6.7.

2.2.10 Error EF

(External Frequency selected but not detected)

INITIAL ACTION

- If External Frequency Lock is not required: Ensure external frequency selection switch (S53) is set to OFF.
- If External Frequency Lock reference is required:
- 1. Ensure reference frequency is available at Rear Panel connector J53.
- 2. Ensure Rear Panel switch S53 is set to ON.

FAULT CONDITION

 The external reference signal detector has set 'EXT REF ST' to Logic Ø.

POSSIBLE FAULT LOCATIONS

- External circuit.
- Interconnection Assembly (page 11.17-2).
- Mother Assembly (page 11.16-4).
- Analog Interface Assembly (page 11.3-4).

FURTHER INFORMATION IN THIS HANDBOOK

Technical descriptions: External Frequency Lock: Section 8.3.

2.2.11 **Error OL** (Voltage: Output current limit exceeded) (Current: Output compliance voltage limit exceeded)

INITIAL ACTION

- If Voltage range selected:
- 1. Set Output OFF (Automatic if 100 or 1000V range selected).
- 2. Disconnect external circuit.
- 3. Set Output ON:

If no Error OL or FAIL message, check external circuit for low resistance, drawing output current in excess of specification (refer to User's Handbook Section 6). Ensure Capacitive Load constraints are not exceeded, page 6.7.
If Error OL recurs, internal fault persists.

- If I range selected:
- 1. Set Output OFF.
- 2. Short Output terminals I+ to I-.
- 3. Set Output ON:

- If no Error OL or FAIL message, check external circuit for high resistance, developing output voltage in excess of compliance limit.

- If Error OL recurs, internal fault persists.

FAULT CONDITION (IN DC RANGES)

- If Low DC Voltage range (100µV -10V): DC Overcurrent Detector circuit (Vol 2 page 11.5-2) has detected a current in the PLO(DCV) line of approx 28mA or more, and has activated LIM ST signal to the CPU.
- If High Voltage range (100V or 1000V): Either
- a. DC Overcurrent Detector circuit (Vol 2 page 115-2) has detected excessive current in the PLO(DCV) line and has activated LIM DET signal to the CPU, or
- **b.** DC 1000V Over-Voltage detector (*Vol 2 page 11.14-2*) has detected an output voltage in excess of 1440V and has activated LIM DET signal to the CPU.

In either condition **a**. or **b**., M10 in the power amplifier removes the 16kHz drive from the input to the PA, and generates HI I ST signal to the CPU; which responds by setting Output OFF, and DC Reference voltage to zero.

• If I range selected:

Overvoltage detector circuit (M15 in I/ohms Assembly) has detected a terminal voltage of 4.4V or more and has activated LIM ST signal to the CPU. If 100mA or 1A range selected, the CPU switched Output OFF and reduces DC Reference voltage to zero.

FAULT CONDITION IN AC RANGES

 If 1mV, 10mV, 100mV or 1V Range: Sine Source Assembly overcurrent sense circuit (M49a/M49b) has detected a current in the AC 1V line of approximatly 25mA RMS or more, and has activated LIM ST signal to the CPU.

• If 10V range: 10V overload detector in the Power Amplifier Assembly has

detected a current in the I+ line of approximately 60mA RMS or more. In this condition a hardware limit comes into effect.

- If High Voltage ranges (100V or 1kV): Either
- a. 100V Overload detector in the Power Amplifier Assembly has detected a load in excess of 120mA RMS on the 400V power supply,
- **b.** 1kV Current Overload detector (M8) in the Output Control assembly has detected an excessive output current, or
- c. 1k Overvoltage Detector in the Output Control Assembly has detected a voltage on the PHI(V) line in excess of 1440V RMS.

In these ranges the output is switched off automatically by the CPU.

• If I range selected:

Overvoltage detector circuit has detected a terminal voltage of 3V RMS or more and has activated LIM ST signal to the CPU. If 100mA or 1A range selected, the CPU switched Output OFF.

POSSIBLE FAULT LOCATIONS

- External circuit.
- Sine Source Assembly (page 11.6-1).
- AC Assembly (page 11.7-1).
- DC Assembly (page 11.5-1).
- Power Amplifier Assembly (page 11.9-1).
- I/Ohms Assembly (page 11.8-1).

FURTHER INFORMATION IN THIS HANDBOOK

Technical descriptions: Low DC Voltage ranges: Section 7.3 and 7.6. Low AC Voltage ranges: Section 9.4. 100 or 1000V ranges: Section 9.5. I ranges: Section 10.

2.3 SELF-TEST SEQUENCE

2.3.1 General

The self-test sequence is performed in two stages:

Stage 1 is a fully automated test of safety monitoring and high-voltage safety interlocks;

Stage 2 is a semi-automatic test of keyboard and display functions, which also responds to operator's key selections.

2.3.2 Stage 1 (Fig. 2.1)

Entry into Stage 1 is selected automatically whenever the TEST key is pressed for the first time (the test is not allowed if OUTPUT ON, ERROR or SPEC are selected or when in remote control). Indication of test mode is given by the LED in the TEST key being lit. The full sequence of Stage 1 must be completed before exit from the test mode can be made. The tests performed in Stage 1 are as follows:

- Safety Monitor Watchdog Test. In this, the safety monitor is tripped causing the word SAFEtY to appear in the Mode display, the Safety Reset LED flashes and the buzzer sounds continuously. It is necessary for the operator to reset the safety monitor by pressing the Safety Reset key, after which the SAFEtY display is replaced by the 'running' message, and the test sequence continues.
- 2. Calibration Memory Test. The contents of the non-volatile calibration RAM are checked for validity. Failure results in the message FAIL 6 appearing on the Mode display.
- 3. High-voltage Protection. This test ensures that a voltage demand made to the power amplifier does not trip the software voltage detector when immediately below the detector threshold level, but when raised to a level above the detector threshold the detector is tripped.
- Incorrect detect action is shown by the message FAIL 2 on the Mode display. No voltages appear at the output terminals during this test.

Fail messages are updated as the test sequence progresses through the calibration memory and high-voltage tests. After completion of the high-voltage test, the test mode ends and the Test LED is cancelled. If faults were encountered the last FAIL message will remain on the display replacing the running message. Fault diagnosis can now be performed. If no faults are encountered during Stage 1, the message PASS is displayed. The calibrator can now be returned to normal operation, or Stage 2 of the self-test sequence can be selected.



Entry into Stage 2 of the self-test sequence is made when the Test key is pressed AFTER the completion of Stage 1. and BEFORE any other key.

The test proceeds by sequentially displaying all segments and legends.

The test continues, showing segment-by-segment, all seven-segment digits, legends and commas.

After all digits have been displayed, the keyboard LED indicators are lit in a sequence which proceeds from left to right. (Test LED remains lit).

The next test in the sequence requires operator participation in order to check key functions. Two half-digit symbols are shown on the mode display to indicate that the keys are ready to be checked.

Operation of Up, Down and Output Selection keys are shown by a symbol on the display immediately above the key; operation of Frequency Range, Mode, Range, Function and Output keys are shown by the key's LED. In these tests the display or LED remains lit until another key is pressed.

At any part of Stage 2, pressing Test or Zero key will end the test and cancel the Test LED.



2.4 FUSE PROTECTION

In addition to the electronic protection devices used in the instrument, fuses are provided to protect against catastrophic component failure.

2.4.1 Fuse Replacement

A blown fuse is merely a symptom of failure, in the large majority of cases the cause lies elsewhere.

CAUTION

Every occurrence of a blown fuse should be investigated to find the cause. Only when satisfied that the cause is known, and has been removed, should a user replace a fused link by a serviceable item.

2.4.2 Reasons For Fusing

The fuses in the calibrator fall into two groups:

- a. Clip-in anti-surge fuses in the Power Supplies and Mother Board protect the power source from damage.
- **b**. Soldered-in fuses are used in some locations to ensure that the printed circuit tracks are protected in the unlikely event of extreme failure conditions.

2.4.3 Locating a Blown Fuse

The ultimate causes of blown fuses are so extensive that it is impractical to list them. In many cases the underlying cause, or the blown fuse itself, will activate an electronic protective process which can conceal some of the symptoms.

Fault location in the Calibrator should proceed from the primary indications of fault condition (e.g. failure messages described in Section 2.2). These will lead to particular areas of investigation, and at this point the relevant circuit fuses should be checked first. Whether fuses are blown or not, the checks will add to the information available for further diagnosis. Table 2.1 is indexed in Circuit Diagram page order, giving fuse values. The types of fuses to be used can be found in the component lists of Section 12.

Table 2.1 (overleaf) lists their locations.

LOCATION AND DESIGNATOR	VALUE/FITTING	PROTECTED CIRCUITS	Page
DC Assembly			
F1	1 A/Solder-in	DC 10V, 100V & 1kV Error	11.5-1
F2	250mA/Solder-in	SHI(DCV)	11.5-2
F3	1A/Solder-in	Power Lo/Guard	11.5-2
F4	1A/Solder-in	Power Lo	11.5-2
F5	1 A/Solder-in	DC 1kv	11.5-1
F6	1A/Solder-in	PHI(V)	11.5-2
AC Assembly			
F1	1A/Solder-in	1V range only & Current ranges up to 10mA	11.7-1
F2	1A/Solder-in	All AC Voltage ranges (PHI(ACV))	11.7-1
I/Ω Assembly			
F1 Not used			
F2	375mA/Solder-in	PLO(Ohms)	11.8-3
F3	1 A/Solder-in	SLO(Ohms)	11.8-3 11.8-3
F4	375mA/Solder-in	PHI(Ohms)	
F5	2.5A/Solder-in	All Current/Ohms Outputs	11.8-1
Power Supply (OG)			11 10 1
F1	4A/Clip-in	Digital and Display supplies	11.10-1
Power Supply (IG)			
F1	4A/Clip-in	Supplies -22V(2)	11.11-1 11.11-1
F2	4A/Clip-in	Supplies +22V(2)	11.11-1
F3	3.15A/Clip-in	Supplies +15V(2)	11.11-1
F4	3.15A/Clip-in	Supplies -10V(2), -15V(2)	11.11-2
F5	1A/Clip-in	Supplies -8V(2)	11.11-2
F6	1A/Clip-in	Supplies +8V(2)	11.11-2
Power Supply (38V)			
F1	1A/Solder-in	-38V Supply Line	11.12-1
F2	1A/Solder-in	+38V Supply Line	11.12-1
Mother Board			4
F1	1A/Clip-in	Transformer secondary to 400V PSU	11.16-5
F2	1A/Clip-in	Transformer secondary to 400V PSU	11.16-5
F3	2.5A/Solder-in	Transformer secondary to 38V PSU	11.16-5
F4	2.5A/Solder-in	Transformer secondary to 38V PSU	11.16-5
Power Input Module			11 10 0
220/240V	3A/Clip-in	All circuits	11.18-6
100/120V	6.25A/Clip-in	All circuits	11.18-6
	TABLE 2.1 FUSE L	OCATION AND PURPOSE	

SECTION 3 DISMANTLING AND REASSEMBLY

3.1. GENERAL PRECAUTIONS

3.1.1 WARNINGS

- 1. ISOLATE THE INSTRUMENT FROM LINE SUPPLY BEFORE ANY DISMANTLING OR REASSEMBLING.
- COMBINED REMOVAL OF TOP AND THE 2. GROUND/GUARD COVERS, BOTTOM REAR PANEL ASSEMBLY AND ASSEMBLIES LEAVES THE MOULDED INTERNAL CHASSIS THIS CAN CONSTITUTE A UNSUPPORTED. SAFETY HAZARD TO BOTH PERSONNEL AND EOUIPMENT.

3.1.2 CAUTIONS

- 1. REMOVAL OF THE TOP GROUND/GUARD ASSEMBLY INVALIDATES MANUFACTURER'S CALIBRATION CERTIFICATION.
- 2. HANDLE THE INSTRUMENT CAREFULLY WHEN INVERTED, TO AVOID SHAKING PRINTED CIRCUIT BOARDS LOOSE.
- 3. DO NOT TOUCH THE PCB EDGE CONNECTORS.
- 4. ENSURE THAT NO WIRES ARE TRAPPED WHEN FITTING GROUND/GUARD ASSEMBLIES.
- 5. DO NOT ALLOW WASHERS, NUTS ETC. TO FALL INTO THE INSTRUMENT.

3.2 General Mechanical Layout (Volume 2, pages 11.0-1 and 11.18-1 to 11.18-7).

All circuits are housed within a single unit on printed circuit board assemblies, the eight major PCBs being plugged into a "Mother" PCB assembly. The 4708 MULTIFUNCTION CALIBRATOR can be used as a bench-top instrument, or it may be rack mounted in a standard 19" rack.

3.2.1 Front Panel

Six output terminals with captive, insulated caps are provided. Alternatively, the terminals can be fitted to the rear panel (Option 42) at manufacture (page 11.19-2).

A printed overlay on the front panel labels all the controls, and retains polarizing filters for the displays.

3.2.2 Rear Panel

The recessed Power Input plug, Power Fuses and Line Voltage Selector are contained in an integral filter module at the centre of the rear panel.

The Calibration Enable switch (with removable key), and the External Frequency Input BNC socket (J53) are mounted directly on the panel between the Power Input module and the cooling-air intake filter.

The intake filter is retained by a grille but is removable for cleaning. At the extreme left of the panel, an extractor fan draws cooling air through the filter and internal heat exchangers, discharging to atmosphere.

The IEEE 488 standard connector socket (J27) with instrument address switch, the Calibration Interval Switch and the external frequency switch (S53) are all mounted on the Interconnection PCB assembly. This is fitted on spacers to the inside face of the panel with external components protruding to the rear. Socket J54 is provided to facilitate future expansion.

3.3.1 External Construction

Rigid side extrusions, together with the front and rear panel assemblies, form the basic chassis of the instrument. The side extrusions have handles and rear spacers fitted for bench-top use, or are fitted with 'ears' and slides for rack mounting (see User's Handbook, *Section 2*).

The top cover locates into the side extrusions and is secured by screws. The bottom cover is attached in the same way, and includes six domed feet. An operator's instruction card pulls forward from below.

3.3.2 Internal Construction

The chassis is enclosed top and bottom by ground and guard screens. The upper ground and guard screens allow most internal adjustments to be performed without removal. Locations of adjustable components, instructions and warnings are printed on its upper surface.

The interior of the chassis is divided into two compartments. A thermally-enclosed compartment occupies the forward half of the chassis, and is used to house the low power, precision printed circuit board assemblies.

The rear compartment contains high power components, is air-cooled and further subdivided. One section is positioned across the intake airflow, housing the In-guard and Out-guard Power Supply assemblies and providing anchorage for the Mains (Line) Transformer assembly. The other section houses three Heatsink assemblies, provides anchorage for the LF Transformer assembly, High Voltage assembly and 38V Power Supply assembly.

Filtered air passes over the power supplies, mixes with air in the rear compartment, is drawn through the heatsink assemblies, and is finally expelled from the instrument by the extractor fan.

Guard screens are provided against the outer walls of the power supply sub-compartment and the heatsink compartment.

Interconnections between the Power Amplifier assembly, all forwardcompartment assemblies, and the Front assembly are made via a Mother PCB. The latter fits across the bottom of the forward compartment, extending at the front to the Front assembly and at the rear to the 38V Power Supply. Four moulded stiffeners keep the mother pcb rigid, also providing lateral locating slots for printed circuit boards and guard screens.

The main printed circuit boards in the forward compartment fit across the full width of the instrument chassis. They slide into vertical slots cut into the moulded chassis, their PCB edge-connection fingers making electrical contacts with sockets mounted on the Mother Assembly. Interleaved between the assemblies are screening shields. These are also guided by slots, and make similar electrical contact.

The Power Amplifier assembly PCB slots in behind the forward compartment across the full width. It connects to the Mother PCB in the same way, but has additional discrete electrical connections for the high power lines.

Each PCB is identified by the color of its ejector lever. The color name is coded at its correct location on the top of the internal moulded chassis (refer to *Table 3.1*). Also, each assembly's edge connector is uniquely configured to prevent incorrect fitting.

The Front PCB assembly, carrying the display components, connects into the front end of the mother PCB outside the thermally-insulated compartment.

3.4 GENERAL ACCESS

- ENSURE THAT POWER IS OFF.
- Heed the General Precautions 3.1.1 & 3.1.2.

If, during a procedure, sufficient access has been obtained then no further dismantling is required.

3.4.1 TOP COVER (11.18-2 Detail 10)

- Removal
- **a.** Remove the eight M4 x 12mm socket head countersunk screws from cover.
- b. Remove cover by lifting at the front.

3.4.2 BOTTOM COVER (11.18-2 Detail 10)

- Removal
- a. Invert the instrument.
- **b.** Remove the eight M4 x 12mm socket head countersunk screws from cover.
- c. Remove cover by lifting at the front.

Locate cover at rear first, then reverse removal procedure.

Fitting

Fitting

.

Locate cover at rear first, then reverse removal procedure.

- 3.4.3 FRONT PANEL (11.18-4 Detail 6)
- Remove covers 3.4.1 & 3.4.2
- Removal
- a. Remove the four M4 x 8mm taptite screws from the front panel.
- b. Remove Earth Connector.
- c. Remove the Front Panel.

Fitting

.

Reverse the removal procedure, referring to Page 11.18-4.

3.4.4 TOP GROUND/GUARD SHEET (11.18-2 Detail 9)

- · Removal of the Top ground/guard shield involves breaking Datron's calibration seal and renders manufacturer's calibration invalid.
- Instrument cooling air-flow adversly affected. Internal temperature rise triggers Fail 1. Power OFF and allow to cool as required. Remove the top cover (para. 3.4.1).
- Removal
- a. Refer to Page 11.18-2 Detail 9 and remove:
 - i. ten M4 x 8mm pozi-countersunk screws
 - ii. six M3 x 6mm pozi-pan screws and M3 shakeproof washers
 - iii. one M3 x 12mm pozi-pan screw and M3 shakeproof washer
- b. Remove the top ground/guard assembly.

Fitting

Refer to Page 11.18-2 Detail 9 and reverse the removal procedure.

- 3.4.5 BOTTOM GROUND SHEET (Page 11.18-1 Detail 8)
- Invert the instrument
- Remove the bottom cover (para. 3.4.2).
- Removal
- a. Refer to Page 11.18-1 Detail 8 and remove:
 - i. ten M4 x 8mm pozi-countersunk screws
 - ii. six M3 x 6mm pozi-pan screws and M3 shakeproof washers
- b. Remove the bottom ground sheet assembly.

Fitting

Reverse the removal procedure.

- 3.4.6 BOTTOM GUARD PLATE (Page 11.18-1 Detail 7)
- Invert the instrument. Remove the bottom cover (para. 3.4.2). Remove the bottom ground sheet assembly (para. 3.4.5).
- Removal

- Fitting
- a. Refer to Fig. 11.18-1 Detail 7 and remove ten M3 x 6mm pozicountersunk screws.
- b. Remove the bottom guard plate.

Reverse the removal procedure, ensuring that no wiring is strained or trapped.

Note:

Do not remove the Top Ground/Guard sheet (*para 3.4.4*) if only selecting pre-cal, erasing cal memory, removing Instruction Card or Rear Panel.

In addition to the following Location instructions, refer to Volume 2 page 11.0-1.

Assembly	Access Required (Heed Caution 3.1)	Location (Page Detail in bracket)	Ejector Color	Section	Page (Vol 2)
Instruction Card	-	11.18-2 (11)	-	3.5.1	-
Front Assembly	3.4.5	11.18-3 (4)	-	3.5.2	11.1-1
Digital Analog Interface Reference Divider Output Control Sine Source AC Current (OR Current Link pcb)	3.4.4	Chassis Identifier Code BLK BRN RED ORG YEL GRN BLU BLU	BLACK BROWN RED ORANGE YELLOW GREEN BLUE BLUE	3.5.4	11.2-1 11.3-1 11.4-1 11.5-1 11.6-1 11.7-1 11.8-1
Common Guard and Ground Screens	3.4.4	11.18-5 (13)	-	3.5.6	-
Power Amplifier	3.4.4	11.18-1 (4) VLT	VIOLET	3.5.8	11.9-1
Power Supplies Out-Guard In-Guard ±38V	3.4.4	11.18-1 (1) 11.18-1 (2) 11.18-1 (5)	- - -	3.5.10 3.5.12 3.5.14	11.10-1 11.11-1 11.12-1
Heatsinks	3.4.4	11.18-1 (4)	-	3.5.16	11.13-1
High Voltage	3.4.4	11.18-1 (5)	-	3.5.18	11.14-1
Transformers Mains HF LF	3.4.4	11.18-5 (9) 11.18-4 (6) 11.18-5 (10)		3.5.20 3.5.22 3.5.24	11.15-1 11.15-2 11.15-2
Mother Board	-	11.18-3 (3)	-	-	11.16-1
Interconnections	3.5.28	11.18-6 (15)	-	-	11.17-1
Terminal Board	3.4.3	11.18-4 (8)	-	3.5.26	11.17-3
Rear Panel	-	11.18-4 (6)	-	3.5.28	11.18-6
Instrument Assembly	-	•	-	-	11.20-1

TABLE 3.1 INTERNAL LOCATION AND ACCESS

3.5.1 INSTRUCTION CARD

- a. Pull the instruction card forward to its fullest extent.
- c. Refit in reverse procedure.
- b. Bow the card and release the rear lugs from the slots.

3.5.2 FRONT ASSEMBLY (Page 11.18-3 Detail 4)

- Remove Front Panel (para. 3.4.3)
- Removal
- a. Remove two screws retaining the power switch, together with their two shakeproof washers and four plain washers.
- b. Fold the power switch and its cable clear of the pcb.
- c. Remove the M3 x 6mm pozi-pan screws and wavey washers from 11 positions on the circuit board.
- d. Ease the lower edge of the PCB away from the Mother PCB, to disengage the mating connectors.
- e. Remove the assembly.

Fitting

Reverse the removal procedure. Ensure all mating connectors are full engaged and that the surfaces of displays are clean.

3.5.3 MAJOR PCB ASSEMBLIES

- ENSURE THAT THE INSTRUMENT POWER IS OFF.
- Removal
- a. Identify the PCB assembly to be removed (see Table 3.1)

Note (operations c to e):

The I/ Ω 's Link PCB has only one ejector. To remove, grip the top edge and pull gently while levering the ejector upwards and outwards.

- **b.** Place the thumb of each hand under the lip of the two ejectors on the PCB assembly to be removed.
- c. Gently lever the ejectors upwards and outwards to release the edge connectors.
- d. Remove the assembly.

Fitting

a. Identify the chassis location of the PCB assembly to be fitted (See *Table 3.1 and page 11.0-1*).

Note:

The single ejector of the I/Ω 's Link PCB locates to the 'BLU' identifier of the chassis.

- b. Ensure the ejectors are in the 'down' position.
- **c.** Insert the PCB edges into the identified slots in the side walls of the chassis.
- **d.** Allow the PCB to slide down to the Mother PCB, then press home by gently pushing down on the ejectors.

3.5.4 COMMON, GUARD AND GROUND SCREENS (Page 11.18-5 Detail 12)

- The first screen (counting from front to back) is the Ground Screen and has two securing screws. Of the six remaining screens the first five are aluminium, single screw and interchangable. The rearmost screen is steel and not interchangable Each plate mates with a miniature connector on the mother PCB adjacent to the side wall of the chassis.
- Removal
- a. Remove any adjacent assemblies to obtain access.
- b. Undo securing screw/s.
- c. Grip the plate and lift out from the chassis.

- Fitting
- **a.** Insert the plate into the correct slots in the side walls of the chassis (ensure correct orientation).
- **b.** Allow the plate to slide down to the Mother PCB, then gently press home.
- c. Secure with a 3 x 6mm Pozi-screw and shakeproof washer (two for the ground screen).
- d. Replace assemblies removed for access.

3.5.5 POWER AMPLIFIER ASSEMBLY (Page 11.18-1 Detail 4)

- · Do not pull on the connector wires. Some resistance to movement will be felt from the locking clips of the connector bases.
- Removal
- a. Disconnect the five connectors from the assembly as shown on *Page 11.18-1* Detail 4.
- b. Fold back the connectors and wires clear of the assembly.
- c. Place the thumb of each hand under the lip of the two ejectors.
- d. Gently lever the ejectors upwards and outwards to release the edge connectors.
- e. Remove the assembly.

Fitting

- a. Ensure that all wires and connectors are clear of the PCB area.
- **b.** Insert the PCB edges into their respective slots in the side walls of the chassis; component side facing the rear of the instrument.
- c. Allow the assembly to slide down to the Mother PCB taking care not to trap any wires.
- **d.** Ensure the ejectors are in the 'down' position then press the assembly home by gently pushing down on the ejectors.
- e. Identify and fit the five connectors J1 to J5, as shown on Page 11.18-1 Detail 4.

3.5.6 OUT-GUARD POWER SUPPLY (Page 11.18-1 Detail 1)

· Do not pull on the connector wires. Some resistance to movement will be felt from the locking clips of the connector bases.

•	Removal	•	Fitting	
a.	 Disconnect J1, J2, and J3 from the In-Guard Power Supply Assembly. 		Ensure that all wires and connectors are clear of the PCB area.	
			Insert the PCB edges into their respective slots in the chassis	
b.	Disconnect the connector J3 from the PCB.	c.	sub-compartment.	
c.	Fold back the connectors and wires clear of the assembly.		Allow the assembly to slide down to the miniature connectors on the chassis, taking care not to trap any wires.	
d.	Grip the top edge of the PCB and lift gently from the chassis.	d.	Fit the J3 connector to the assembly.	
e.	Remove the assembly.		Press the assembly home by gently pushing down on the top edge of the PCB.	
		f.	Fit J1, J2 and J3 to the In-Guard Power Supply Assembly.	

3.5.7 IN-GUARD POWER SUPPLY (Page 11.18-1 Detail 2)

- · Do not pull on the connector wires. Some resistance to movement will be felt from the locking clips of the connector bases.
- The Out-Guard Power Supplies components can obstruct the removal of the In-Guard Power Supply. Remove Out-Guard Power Supply Assembly (para 3.5.6)
- Removal
- a. Disconnect the three connectors J1, J2 and J3 from the PCB.
- b. Fold back the connectors and wires clear of the assembly.
- c. Grip the top edge of the PCB and lift gently from the chassis.
- d. Remove the assembly.

Fitting

- a. Ensure all wires and connectors are clear of the PCB area.
- **b.** Insert the PCB edges into the respective slots in the chassis subcompartment.
- c. Allow the assembly to slide down to the miniature connectors on the chassis, taking care not to trap any wires.
- **d.** Press the assembly home by gently pushing the top edge of the PCB.
- e. Fit the Out-Guard Power Supply (para. 3.5.6)
- f. Identify and fit the three connectors J1, J2 and J3 as shown on *Page 11.18-1* Detail 2.

3.5.8 38V POWER SUPPLY (Page 11.18-1 Detail 5)

- Heed the General Precautions 3.1.
- Removal
- **a.** Grip the edges of the pcb and pull the assembly vertically upwards. Some resistance will be felt from the edge connector.
- Fitting
- a. Locate the assembly into the guides
- **b.** Apply downward pressure until the connector is felt to have engaged.
3.5.9 HEATSINK ASSEMBLIES (Page 11.18-1 Detail 3)

- Heed the Warnings and Cautions 3.1.1 & 3.1.2. Allow heatsinks to cool before handling. Do not pull on the connector wires. When disconnecting connectors, some resistance to movement will be felt from the locking clips of the connector bases.
- Although the heatsink assemblies are discrete items, removal is simplified when performed in the following order:
 1. Negative Heatsink assembly
 2. Positive Heatsink assembly
 3. Power Supply/Current Heatsink assembly.

Removal

a.	Remove the six M3 x 12mm pozi-countersunk screws from the heatsink retaining plate.	g.	Disconnect at the following points:		
b.	Remove the heatsink retaining plate.		J1Power Amplifier AssemblyJ31, J19Mother AssemblyJ1In-Guard PSU Assembly		
c.	Disconnect connectors:				
	J1 at the Negative Heatsink Assembly J2 at the Power Amplifier Assembly	h.	Remove the Power Supply/Current Heatsink assembly.		
d.	Remove Negative Heatsink assembly.	•	Fitting		
e.	Disconnect J3 at the Power Amplifier assembly		everse the removal procedure. To ensure correct location, orient the		

f. Remove the Positive Heatsink assembly

3.5.10 HIGH VOLTAGE ASSEMBLY (Page 11.18-1 Detail 5)

- Removal
- a. Lift the assembly upwards as shown on Page 11.18-1 Detail 5.
- b. Remove the connections J2, J3, and J4 as shown in the diagram.
- c. Lift the assembly clear of the instrument.

3.5.11 MAINS TRANSFORMER ASSEMBLY (Page 11.18-5 Detail 9)

- Remove the Out-Guard and In-Guard Power Supply Assemblies (see paras 3.5.10 and 3.5.12).
- Removal
- a. Disconnect the connectors from the transformer at the following assemblies:
 - J32 Mother Assembly (Page 11.18-1 Detail 3)
 - J6 Interconnection Assembly
 - (fixed on the rear panel see page 11.184 Detail 8)
 - J4 H.V Assembly (Page 11.18-1 Detail 5)
 - J33 Mother Assembly (Page 11.18-1 Detail 3)
- b. Turn the instrument to stand on its left side (on Left Hand extrusion)

Fitting

Reverse the removal procedure, referring to Page 11.18-1 Detail 5.

PCB side of each heatsink to face inwards

- c. Release the four M8 x 110mm bolts, washers and nylock nuts.
- d. Remove the M3 x 8mm pozi-countersunk screw, M3 steel nut and shakeproof washer which secures the solder tag terminals of four ground wires. Fold back the wire which is fitted to the rear panel assembly.
- e. Remove the Mains (Line) Transformer assembly.

Fitting

Reverse the removal procedure, referring to Page 11.18-5 Detail 9.

Removal

Fitting

Reverse removal procedure, referring to Fig. 3.1.

٠

a. Remove four M3 x 8mm pozi-pan screws (see Fig. 3.1).

b. Disconnect connectors at the following points:

J2 - High Voltage Assembly; J5 - Power Amplifier Assembly.

c. Remove the HF transformer assembly.



3.5.13 LF TRANSFORMER ASSEMBLY (Page 11.15-2 Detail 1 to 4)

- Remove High Voltage Assembly (3.5.18) and the Heatsinks (3.5.16.)
- Removal
- a. Disconnect connector J4 from the Power Amplifier and J3 from the High Voltage Assembly (see Fig. 3.2).
- b. Turn the instrument to stand on its right hand side (on R.H. extrusion).
- c. Desolder J34 from the mother board and connections A, B, M, H, K, & L. Unscrew supporting clips.
- d. From the LF Transformer; remove the four M5 nylock nuts and flat steel washers, Remove the pair of transformer assembly M5 x 65mm screws closest to the rear panel and the transformer bolt plate.

Fitting

Reverse the removal procedure, referring to Fig. 3.2 and Page 11.15-2 Detail 1 to 4.



3.5.14 TERMINAL PCB ASSEMBLY (Page 11.17-3)

- Remove Front panel (para 3.4.3).
- Removal
- a. Remove the four M3 x 6mm pozi-pan screws (11.184 Detail 8)
- b. The terminal board can be tipped down to facilitate component access. If leads are short remove Bottom Guard Plate (*para. 3.4.6*) and desolder as required.
- Fitting

Reverse the removal procedure.

3.5.15 REAR PANEL ASSEMBLY (Page 11.18-6)

- Do not remove the rear panel assembly when Top and Bottom covers and Ground/Guard assemblies are removed. Perform the following operations with Top and Bottom Covers and Ground/Guard assemblies fitted, or with AT LEAST the Top OR Bottom Ground Sheet assembly fitted.
- This procedure provides access to rear panel-mounted components by releasing the Rear Panel assembly and moving it away from the chassis
 to the extent allowed by internal wiring connections.

Removal

- a. Remove the six screws of the two rear spacers 11.18-4 Detail 7.
- b. Remove the two rear spacers.
- c. Remove the four screws of the filter grill.
- d. Remove the filter grille and filter.
- e. Remove the Pozi-pan screw revealed by the removal of the filter and grill.
- f. Remove the four rear panel screws (Page 11.18-4 Detail 6)
- g. Looking at the rear, locate the upper right hand screw securing the extractor fan. Above this screw, locate an M3 x 6mm Pozipan screw (screw fixing hole only shown on cut-away sketch above Rear Panel in Detail 6 of *page 11.18-4*). Removal of the screw allows the rear panel to be detached.

- **h.** Gently pull the Rear Panel assembly away from the chassis to the extent allowed by the wiring. Do not stress the wires.
- Fitting
- a. Press the Rear Panel assembly to the chassis while ensuring that:
 - i. The wires lay in the cut-out in the moulded internal chassis
 - ii. The ribbon cables fit in the recess in the moulded internal chassis
 - iii. All other wires are free and not trapped by the rear panel assembly.
- **b.** Fit screws, filter, filter grille and rear spacers, reversing the removal procedure.

SECTION 4 SERVICING & INTERNAL ADJUSTMENTS

4.1 INTRODUCTION

This section provides procedures for any maintenance or calibration operations which require removal of covers or partial dismantling. The operations fall into three Categories:

- A: Routine Servicing (TABLE 4.1a),
- B: Internal Calibration Adjustments (*TABLE 4.1b*)
- C: Adjustment Following Replacement of PCBs (TABLE 4.1c overleaf).

Category A Routine Servicing							
Servicing Required	Time Interval	Procedure (Section 4)	Calibration Required	Calibration Procedure			
lean the Air Intake Filter	1 year (or less in adverse conditions)	4.2	-	-			
Change Lithium Battery non-volatile calibration memory)	5 years	4.3	(a)Full pre-cal then (b)Full routine recalibration	Sect. 1.4 Sect. 1.2			
TABLE 4.1a.							
	TABLE 4.1a.						
	TABLE 4.18 .						
	TABLE 4.1a.						
Category B	TABLE 4.1a. Internal Cali	bration Ad	justments				
Category B Indication		bration Ad Procedure (Section 4)	justments Calibration Required	Calibration Procedure			
	Internal Cali	Procedure	Calibration				

4.1.1 General Procedure Notes

- a. Set Power OFF before attempting to dismantle the instrument (for dismantling and reassembly instructions consult *Section 3*).
- b. If Top ground/guard assembly is removed subsequent testing with Power On should be completed in less than 5 minutes to avoid overheating.
- c. After servicing ensure that all connections have been made (Section 3, Fig. 3.6) and that Top and Bottom shields and covers have been replaced. Leave assembled instrument powered-up for at least 1 hour before carrying out any adjustment.
- d. Although replacement assemblies are set up by the manufacturer, the internal adjustments recommended in *Table 4.1* must be carried out to ensure correct operation. These adjustments need to be carried out when the assembly is in the user's instrument, in order to account for interaction between assemblies.

WARNING

HAZARDOUS ELECTRICAL POTENTIALS ARE EXPOSED WHEN THE INSTRUMENT COVERS ARE REMOVED.

ELECTRIC SHOCK CAN KILL!

CAUTION

AFTER ANY MAINTENANCE OPERATIONS WHICH INCLUDE REMOVAL OF TOP OR BOTTOM GROUND ASSEMBLY, CARRY OUT THE FULL SELF-TEST SEQUENCE (*Section 2.3*) BEFORE RETURNING TO NORMAL USE.

DAMAGE CAUSED BY UNAUTHORISED REPAIRS OR MODIFICATIONS CAN INVALIDATE INSTRUMENT WARRANTY. CHECK THE WARRANTY DETAILED IN THE "TERMS AND CONDITIONS OF SALE". IT APPEARS ON THE INVOICE FOR YOUR INSTRUMENT.

	Procedure (Section 4)	Pre-cal (Sect. 1.4)	Routine cal (Sect. 1.2)
st	4.6	-	Full
	-	Full	Full
	-	Full	Full
st	4.6	-	Full
	-	-	Full
st	4.6 4.10	-	Full
	4.7 4.8 4.4	-	All I range All I range Ohms
	4.5	-	-
1	4.9	Full	Full
1	4.9	-	Fuli
	4.5	-	-
	4.7	-	All I range
	-	-	1kV Rang
1	4.9	-	-

4.2 CLEANING THE AIR INTAKE FILTER

(Datron Part No. 450277-1) (Refer to Section 3.14, Fig. 3.8)

4.2.1 Servicing Frequency

The filter should be cleaned at intervals no greater than one year. In dusty conditions the frequency should be increased.

4.2.2 Removal (Fig. 3.8)

- a. Remove the four M3 x 10mm pozi-countersunk screws (11) which retain the filter grille (12).
- b. Remove the filter grille and reticulated foam filter.

4.2.3 Cleaning

- a. Wash the foam filter in a dilute solution of household detergent (hand hot). Rinse thoroughly in clean hand-hot water and dry completely, without using excessive heat.
- b. Clean the grille, and the grille holes in the rear panel (use a vacuum cleaner and soft brush on the rear panel).

4.2.4 Inspection

Examine the foam filter for wear, replacing if links are broken.

4.2.5 Reassembly

Place the filter in the grille housing and secure the grille to the rear panel using the screws removed in 4.2.2 above.

4.3 LITHIUM BATTERY - REPLACEMENT (Datron Part No. 920101)

FIRST READ THESE NOTES!

- This procedure is to be performed at intervals of 5 years from new.
- Procedure 4.3.1 allows calibration memory to be retained during battery replacement. This requires the use of an Extender Card (Datron Part No. 400625) to give access to the battery and during its removal provide a supply to the non-volatile RAMs. To ensure memory integrity the soldering iron used must be isolated from mains earth by at least 50kΩ.
- Procedure 4.3.3 resets the calibration memory to its nominal state (but does not require the use of an extender card) during replacement of the battery. If this method is used a Precalibration and full Routine Recalibration (Section 1.4 and 1.2) must follow before the instrument specification can be realized, as calibration data will be corrupted. In this case it is therefore recommended that the battery be replaced immediately prior to a scheduled full recalibration.

4.3.1 **Procedure (Calibration Maintained)**

- a. Ensure that power OFF is selected.
- **b.** Remove the top cover and top ground/guard assembly (Section 3 paras. 3.2.1 and 3.4.1).
- c. Remove the Digital Assembly from the chassis (*Section 3 para. 3.6.4*). Do not place the assembly on any conducting surface or touch the gold edge connector.
- d. Place extender card in digital assembly slot. Push Digital Assembly onto extender card

Caution

- If the calibrator has been in use; allow to cool for 2 hours. From power ON (step f.) the internal temperature of the instrument will begin to rise. Ensure the procedure is completed within approximately 15 minutes; any Fail 1 message which occurs during this time period can be safely ignored.
- Precautions must be taken to prevent solder or other material falling into the calibrator.
- Ensure continuity of mains supply while battery is disconnected.
 - e. Select power ON. To reduce power dissipation ensure output remains OFF.
 - f. Remove battery (refer to Fig. 4.1).



- g. Fit and solder in a new battery, reversing the procedure of step (f.) Select power OFF (calibration matained).
- h. Refit the Digital Assembly into the chassis (Section 3 para. 3.5.5).

4.3.2 Return to Use

Refit the top ground/guard assembly into the chassis (Section 3 para. 3.4.8). Refit the top cover (Section 3 para. 3.4.2).

• Users having followed procedure 4.3.3 must now carry out Pre-calibration and full Routine Calibration in accordance with *Section 1.4* and *1.2* respectively.

4.3.3 Procedure (Calibration lost)

Follow the procedure 4.3.1 (ignore steps (d.) and (e.)) and 4.3.2.

4.4 OHMS FUNCTION-STANDARD RESISTOR ADJUSTMENT

4.4.1 Introduction

Routine adjustment of the standard resistors used in Ω function is not required. A resistor is calibrated by the user entering its measured value into a non-voltaile calibration memory. This value is subsequently recalled and displayed to the user each time the resistor is selected.

4.4.2 'Error 6' Message

'Error 6' is dispalyed if the value entered by the user during calibration is outside the resistor's tolerance (Section 1.2) i.e outside the calibration memory span. Under normal use the resistor drift is well within the tolerance, so 'Error 6' appears only if the user enters an erroneous value.

4.4.3 Undue Resistor Stress

If the resistor has been subjected to undue stress, it is possible that its value may have changed slightly, and be outside its tolerance. If it is less than approximately 50ppm outside tolerance an internal trimmer can be adjusted, and the value can be calibrated.

4.4.4 Possible Damage

A stressed resistor may have been damaged if its value is greater than 50ppm outside its tolerance. It is advisable to have such a resistor tested or replaced by Datron Service Center.

4.4.5 To Reset Internal Trimmers

Follow the procedure detailed in Section 1.7 to adjust the resistor value. If this is unsuccessful contact your Datron Service Center.

4.5 Bias Current Adjustment - 100V PA

(Refer to Layout Drawing 480618 and 480637)

Adjustment of the 100V/1kV amplifier bias voltages must be carried out after fitting a replacement Power amplifier assembly or Heatsink assembly. The following procedure ensures the drain voltages of Q4 and Q2 are +120V and -120V respectivly.

USE EXTREME CARE THROUGHOUT THE FOLLOWING PROCEDURES.

4.5.1 Test Equipment Required

Digital voltmeter (any Datron Autocal voltmeter)

4.5.2 Initial Conditions

Remove Top cover. Remove Top ground/Guard assembly. Ensure 38V/400V selector is set to 400V.

4.5.3 Procedure

- a. Set 4708 Power OFF to connect DVM as follows;
- b. Power Amplifier Assembly Connect DVM in DC function, Lo to $\Rightarrow 2C$ (near Q20) and Hi to Tab of Q4.
- WARNING. At Power ON (even with Output OFF) the heatsinks are maintained at LETHAL VOLTAGES! Use insulated adjustment tool.
 - c. Select Power ON .
 - d. Positive Heatsink Assembly Adjust R10 for a reading of +120V (5V).
 - e. Power OFF, disconnect DVM.

4.5.4 Return to Use

Refit Top ground/guard shield and Top cover.

4.6 CAPACITIVE LOAD TEST

(Refer to Layout Drawing 480536)

The AC 1kv current overload detector, on the DC Assembly monitors output current. ERROR OL is displayed when output current limit is exceeded.

After replacing the DC Assembly, the Terminal assembly, AC assembly, PA assembly, Positive or Negative Heatsinks, or the HF transformers it is necessary to ensure the limit level is re-set to account for any capacitance changes. The value of R84 will lie between $2k43\Omega$ and $3k65\Omega$. R84 will be selected from the E96 (1%) series.

4.6.1 Test Equipment Required

- a. Test Load ($1k\Omega$ non-inductive resistor, capable of dissipating 20 Watts).
- b. Digital Voltmeter fitted with AC Volts Ranges (any Datron Autocal multimeter)

4.6.2 Initial Conditions

Top cover removed. Remove Top ground/guard assembly. Ensure 38V/400V power supply selector set to 400V.

4.6.3 Procedure

WARNING THE PROCEDURES INVOLVE THE MEASUREMENT OF LETHAL VOLTAGES. USE EXTREME CARE TO AVOID ELECTRIC SHOCK.

- a. Ensure 4708 Power OFF.
- b. On DC board remove Link J, and make Link L. DC assembly must be fitted in chassis (not on extender card)
- c. Monitor Link L with respect to 2B with scope set to 5V per division.
- d. Connect Load resistor across the 4708 output terminals.
- e. Connect the DVM across the Load resistor and select AC 1kV range on DVM.
- f. Set 4708 Power ON.
- g. On 4708 select AC 1kV Range and adjust OUTPUT ^{↑↓} keys for 90V on the OUTPUT display. Select 10kHz range and set frequency to 4kHz. Set OUTPUT ON.
- **h.** Increment demanded voltage and check that 'Scope goes to zero volts when the DVM indicated between 108V and 112V. Select output OFF.

WARNING Calibrator Power must be OFF when changing R84. Lethal voltages are present!

- j. If outside limits set in (h.) reselect R84 and repeat from step (f.).
- k. When correct operation occurs solder in R84 break Link L and replace Link J.

4.6.4 Return to Use

Refit Top ground/guard shield and Top cover.

4.7 QUIESCENT CURRENT ADJUSTMENT - CURRENT/OHMS ASSEMBLY

(Refer to Layout Drawing No. 480614 and Page 11.8)

To allow a measurement of quiescent current in the power amplifier stage, its power supply lines are broken and a 0.1Ω resistor inserted in series with each 22V supply line. The voltage developed across either of these resistors gives a current measurement. The quiescent current is set by adjustment of R23 on the Current/Ohms Assembly.

4.7.1 Test Equipment Required

- a. Digital Voltmeter (any Datron Autocal voltmeter)
- **b.** Two 2.5-watt resistors, 0.1Ω , 10%, wire wound (Welwyn W21 or equivalent)

4.7.2 Initial Conditions

Top cover removed.

Top ground/guard assembly removed.

4.7.3 Procedure

- a. Switch the 4708 Power OFF.
- **b.** Break the 22V supply connections to the Voltage-to-Current converter power stage by removing connector J1 from the Inguard power supply pcb.
- c. Re-make each 22V supply connection from its female pin on the freed J1 connector to its corresponding male pin on the In-guard P.S pcb, using one 0.1Ω resistor in series with each supply line (Red and Brown wires).
- d. Connect the digital voltmeter across one of the 0.1Ω resistors fitted in step (c.).
- e. Switch 4708 Power ON. Select AC Current, 1Amp Range, ensure OUTPUT OFF.

CAUTION In the following (step f.), use a thin insulated screwdriver.

- f. Carefully adjust R23 on I/ Ω assembly for a digital voltmeter reading of 10mV ±1mV (equivalent to 100mA through a 0.1 Ω resistor).
- g. Switch 4708 Power OFF.
- **h.** Disconnect and remove both 0.1Ω resistors and the digital voltmeter from J1. Reconnect J1 to the In-guard Power Supply pcb pins.

4.7.4 Return to Use

Refit top ground/guard assembly and Top cover.

4.8 COMPLIANCE ADJUSTMENT

(Refer to Layout Drawing 480614 Page 11.8)

Ensure that the Quiescent Current Adjustment Procedure has been completed (Section 4.7).

In the following procedure a DVM is used to measure output current as a voltage developed across a load resistor. Series resistance is then added to one of the power leads to establish a compliance voltage. The change in current output due to compliance is measured and an adjustment made to bring the instrument within manufacturer's specification.

4.8.1 Test Equipment Required

- a. Digital Multimeter fitted with AC Volts Ranges. (Datron Instruments model 1081).
- **b.** Test leads, (each containing a 22.1Ω resistor).
- c. One 2.5-watt load resistor of 0.10Ω , 10%, Wire Wound. (Welwyn W21 or equivalent).
- d. A 1.4Ω resistor to introduce compliance voltage.

4.8.2 Initial Conditions

Remove Top cover. Remove Top ground/guard assembly.

4.8.3 Procedure

- a. Connect the 0.1Ω load resistor between the 4708 current output terminals (I+/I-).
- b. HF adjustment. Select ACI, 1A full range output at 5kHz. Select OUTPUT ON.
- c. With the DVM, measure the AC voltage across the load and note the reading. Set OUTPUT OFF.
- d. Introduce the 1.4Ω compliance resistor in series with the I+ lead. Set OUTPUT ON (Test should be done in less than 5 minutes to avoid overheating). Use the DVM to measure the AC voltage across the 0.1Ω load and note the reading.
- e. Remove compliance resistor. If there is a change of reading >10 μ V between (c.) and (d.) adjust R10 to reduce the change of reading to <10 μ V. After each adjustment of R10 repeat (c.) to (e.).
- f. <u>LF Adjustment</u>. Complete above procedure, leaving the 4708 as selected (ACI, 1A Full Range), but change frequency to 500Hz and limit to 5μV.
- g. If change of reading in (d.) is $>5\mu V$ adjust R31.
- h. If an adjustment was made to R31 repeat complete procedure from (b.) until no further adjustments are required.
- j. Output OFF, disconnect load resistor.

4.8.4 Return to Use

Replace Top ground/guard assembly and Top cover.

4.9 COMMON MODE NULL ADJUSTMENTS

(Refer to Diagram 480561 Page 11.10-1 & Diagram 480604 Page 11.18-4)

The procedure ensures that after replacement of Outguard Power Supply, Mains transformer or Mother Assembly, any power supply noise breakthrough on the Lo or Guard terminals is adjusted to a minimum. Resistor R12 on the Outguard Power Supply Assembly (accessible through a hole in the Top earth shield) is adjusted to minimize the voltage between Lo and Ground. On the Mother Assembly (accessible through a hole in the Bottom ground shield) R25 is adjusted to minimize noise between Guard and Ground.

4.9.1 Test Equipment Required

Oscilloscope (with AC input and sensitivity to 100mV/div).

4.9.2 Initial Conditions

Remove Top and Bottom covers. Ensure all guard/earth screws are correctly tightened.

4.9.3 Procedure

- a. Set 4708 to AC 10V range with Output OFF.
- b. Ensure that the OUTPUT display is 0.000,00 V with local guard selected.
- c. Connect the oscilloscope AC input to the 4708 Guard terminal and the oscilloscope Ground to the 4708 Ground terminal.
- d. Locate R12 on the Outguard Power Supply assembly (accessible through the hole in the Top ground/guard assembly)
- e. Select OUTPUT ON and adjust the oscilloscope controls to obtain the line related noise waveform.
- f. Without touching the Top ground/guard assembly, adjust R12 for minimum waveform amplitude.
- g. Select Remote Guard and obtain a noise waveform.
- h. Locate R25 on the Mother pcb assembly through the hole in the Bottom ground/guard assembly
- j. Without touching the Bottom Ground Assembly, adjust R25 for minimum waveform amplitude.
- k. Repeat procedure from step (b.) to step (j.) until minimum waveform amplitude is obtained.
- I. Select OUTPUT OFF. Disconnect the oscilloscope.

4.9.4 Return to Use

- a. Refit Top cover.
- b. Refit Bottom cover.

4.10 SENSE AMPLIFIER ZEROS

(Refer to Layout Drawing 480844)

The sense amplifier, situated on the AC Assembly, is provided with access holes located in the Top ground/guard shield. In the following procedure the reading and adjustment steps are always taken with the 4708 OUTPUT ON and at one-tenth of the selected Full Range value.

4.10.1 Test Equipment Required

Digital voltmeter (Datron Instruments model 1081 or 1071).

4.10.2 Initial Conditions

Remove Top cover only.

4.10.3 Procedure

- a. Connect the DVM Hi to TP5 on the AC Assembly (accessible via the hole in the upper guard shield). Connect its Lo to the 4708 Lo terminal. On the DVM select the DC 10V range with filter in.
- b. On the 4708 select the AC 100V range, set 10V and 1kHz output. Select OUTPUT ON and adjust R122 for a DVM reading of less than 200µV.
- c. On the 4708 select the AC 10V range, 1V output. Select OUTPUT ON.
- d. Note the DVM reading.
- e. On the 4708 select the 1V range, 100mV output. Select OUTPUT ON.
- f. Note the DVM reading.
- g. Adjust R107 on the AC assembly to set both (d.) and (f.) readings to less than 200µV.
- **h.** Repeat procedure from (b.) to (g.) until readings are correct and the difference between all ranges is less than $400\mu V$ taking polarity into account.
- j. Disconnect the DVM.

4.10.4 Return to Use

Refit Top cover.

PART 2

TECHNICAL DESCRIPTIONS

SECTION 5	Principles of Operation.
SECTION 6	Digital, Control and References; Power Supplies
SECTION 7	DC Voltage Outputs - Amplitude Control System.
SECTION 8	AC Outputs - Frequency Control System.
SECTION 9	AC Voltage Outputs - Amplitude Control System
SECTION 10	Current Outputs; Resistance.

PART 2 TECHNICAL DESCRIPTIONS

SECTION 5 PRINCIPLES OF OPERATION



5.1 BLOCK DIAGRAMS

5.1.1 SIMPLIFIED BLOCK DIAGRAM

Figure 5.1 illustrates the general functions and signal flow within the 4708.

5.1.2 GENERAL DESCRIPTION

The Datron 4708 Autocal Multifunction Standard mainframe comtains just a microprocessor system and IEEE-488 interface. To provide any useful function, one or both of Options 10 and 20 must be installed.

Option 10 provides the 4708 with the capability of sourcing DC Voltages in decade ranges from $100\mu V$ to 1000V, with accuracies and capabilities published in Section 6 of the User's Handbook.

Option 20 provides the 4708 with the capability of sourcing AC Voltages in decade ranges from 1mV to 1000V, at variable frequencies between 10Hz and 1MHz, with accuracies and capabilities as described in Section 6 of the User's Handbook.

Option 30 adds the functions of DC and AC current ranges, and eight accurately defined resistor values, in decades.

For DC and AC amplitude control, an adjustable precision reference is derived from a pre-conditioned zener diode.

For AC outputs, the calibrator frequency is synthesized using a crystal-controlled oscillator as a frequency reference.

5.1.3 FUNCTIONAL BLOCK DIAGRAMS

Figures 5.2 (Digital, Control and References), 5.3 (DC/ Ω) and 5.4 (AC) break the main functional divisions into smaller blocks.

They can be thrown clear of the handbook to provide a functional overview; they also form an index to other sections of Part 2.

5.2 INPUTS

The microprocessor accepts inputs from two main sources:

- The front panel keyboard provides local control inputs.
- · The IEEE 488 bus system provides remote control inputs.

5.3 DIGITAL OUTPUTS

The microprocessor system outputs digital information to five main areas:

- The front panel displays provide local outputs for monitoring and control.
- The IEEE 488 bus system provides remote outputs.
- The precision reference generator produces an accurate DC reference for output-amplitude control. Sensed DC outputs are scaled and compared against the DC reference directly. Sensed AC outputs are scaled and compared against a 'quasi-sinewave' reference, whose peak value is set by the DC reference.
- The frequency synthesizer and sinewave oscillator together determine the frequency and purity of the AC output sinewave signal.
- Various decoders control function and range selection, internal processes and status monitoring.

5.4 PRECISION REFERENCE

(Fig. 5.2)

5.4.1 AMPLITUDE REFERENCE

The circuits produce a DC reference voltage which can be set between 0V and $\pm 20V$ for DC outputs, and between $\pm 0.126V$ and $\pm 2.794V$ for AC outputs. The value of the reference is set by the value on the OUTPUT display, modified in software by range scaling and calibration corrections.

For DC, the range-scaled sense voltage is compared directly with the reference - the resulting error controls the DC output value directly. For AC outputs it determines the amplitude of the 'quasi-sinewave', a stepped waveform which is used as the AC amplitude reference. This operates in the error sensing loop, having a shape whose crest factor closely approaches that of a true sinewave.

The circuitry is divided into four main areas:

a. The period division comparator, outside guard, consists of a binary counter and comparator, both effectively of 25 bits. The counter is driven by a crystal-controlled clock; the comparator being set by latched data from the microprocessor system.

When the binary count matches the data set in the latches, the comparator produces a switching pulse (reset). The counter fills to overflow point, at which the comparator produces a second pulse (set). Thus accurate mark-period timing is generated.

- **b.** The switching integrator receives the pulses across guard. They are used to drive solid-state divider switches, chopping the output from a very stable 20V DC Master Reference. The resulting square wave is very accurately defined, both in mark-period ratio and amplitude. Integration of the square wave, by an active low-pass filter with high rejection at the chopping frequency, generates the DC Reference voltage.
- **c.** For DC outputs, the selected output polarity controls a switch which inverts the DC Reference for negative outputs.
- d. For AC outputs, a negative version of the DC reference is generated by inversion. Both positive and negative versions are passed to the quasi-sinewave generator, which sets the positive and negative inputs to a potential divider, whose centre-tap is tied to reference common.

The outputs from the divider are selected in ten equal time-steps by digital logic, the ratios being selected so as to produce a periodic signal of quasi-sinusoidal form. The Crest Factor of this signal (Peak value divided by RMS value) is 1.397, close to that for a pure sinewave. The RMS ratio of sinewave to quasi-sinewave is stored during calibration, and reapplied as correction during normal use.

Because the amplitude of the quasi-sinewave depends on the value of the DC Reference voltage, its settling time to a stable value is determined by the 7-pole DC reference filter.

For accurate sine/quasi-sine RMS comparison, it is important that both the quasi-sinewave steps and the comparator sequence are synchronized to zero-crossing points in the sensed output sinewave. This is ensured by first:

including the divide-by-ten logic of the quasi-sinewave generator as part of the range-divider chain for the frequency synthesizer,

and then:

feeding the quasi-sinewave frequency to the comparator to synchronize the ten-step sequence which controls the RMS comparison process.

5.4.2 FREQUENCY REFERENCE

When the 4708 is operating in AC function, its internal frequency reference is derived from the 13-bit counter in the Precision Reference out-guard circuitry. The counter is tapped at 16kHz, which is fed directly to the synthesizer to establish the frequency of the VCO oscillation.

For users who wish to lock the output frequency of the 4708 to an external frequency source, a phase-locked loop ensures that the 16kHz reference frequency phase is tied to that of the external Reference Frequency. With correct frequency selection on the front panel, this ensures that the 4708 output frequency locks to the external reference frequency.

This function is performed in the External Reference Frequency Buffer.

5.5 ANALOG CONTROL

(Fig. 5.2)

The analog circuitry is controlled by data held in a 48-bit in-guard latch. The microprocessor regularly updates the latch contents, using the serial link to pass the data (through opto-isolators) across the isolation barrier. Certain analog status signals are returned to the microprocessor, also using the serial link.

5.6 DC VOLTAGE OUTPUTS

(Fig. 5.3)

5.6.1 LOW VOLTAGE -100μV TO 10V RANGES

5.6.1.1 Power Delivery

The basic DC range of the 4708 is 10V (19.999,999V FS). The 10V range output is derived from a buffered 'Error' amplifier, which compares the sensed output directly with the DC Reference.

For the 1V range, the DC reference is attenuated by 10:1 before being applied to the error amplifier. The error amplifier output is buffered before being applied to the I+ and I- terminals.

For the 100mV range, the 1V DC buffer output signal is reduced by a passive 10:1 attenuator before passing to the Hi and Lo terminals. The I+ and I- terminals are not used.

The 100mV attenuator also serves the 100μ V, 1mV and 10mV ranges. Output values on these ranges are set purely by scaling the DC reference in software, and the consequent reduction in output resolution available is matched by the resolution of the OUTPUT display.

5.6.1.2 Sensing

On the 1V and 10V ranges, the input from the Hi and Lo (sense) terminals is applied to the error amplifier.

For the millivolt ranges and the $100\mu V$ range, there is no remote sensing. To complete the sense feedback, the 1V DC buffer output is applied directly to the error amplifier, which is a configured as for the 1V range.

5.6.2 HIGH VOLTAGE - 100V RANGE

The 10V range signal is applied to the 100V power amplifier, which drives the output terminals directly from the VMOS output stage. The sensed signal is attenuated before being applied to the error amplifier.

5.7 AC VOLTAGE OUTPUTS (Fig. 5.4)

5.7.1 SINEWAVE SYNTHESIS AND SHAPING

To control AC outputs, the frequency synthesizer and quadrature oscillator together generate a reference sinewave of stable amplitude and high purity.

5.7.1.1 Frequency Synthesis

The user-demanded frequency is related to frequency range selection, and is expressed as a binary number 'n' by the microprocessor. It is passed into guard together with binary-coded frequency-range data, to control the frequency of the synthesizer.

The binary counter in the reference divider is synchronized to the 4.096MHz master crystal-controlled clock. This counter outputs a 16kHz frequency reference signal to the synthesizer, where it is divided by two to 8kHz.

In the synthesizer, binary subdivisions of 'n' switch the capacitors of a voltage-controlled oscillator, adjusting its relaxation time-constant so as to cover five possible frequency bands within each frequency range. The VCO output frequency is divided by 'n', then phasecompared with the 8kHz reference. The integrated output from the phase comparator controls the charge and discharge current of the capacitors in the VCO.

Thus the VCO frequency is adjusted to: n x 8kHz.

The frequency range data is decoded and used to define division ratios in a series of frequency dividers, which act on the output from the VCO. The result is the user-selected frequency, to an accuracy of 100ppm.

5.7.1.2 Sinewave Shaping

The quadrature oscillator is approximately tuned to the user-selected frequency by the binary word 'n', together with the decoded frequency range data, which combine to switch its circuit constants. The oscillator output is applied to a second phase comparator, and referred to the synthesizer frequency. The comparator output adjusts the oscillator frequency to that of the synthesizer.

The quadrature oscillator feedback is conditioned to ensure that its unity loop gain and its 360° loop phaseshift occur together; only at a specific amplitude, and at the synthesized frequency.

The oscillator output passes as reference sinewave to the VCA.

5.7.2 VOLTAGE-CONTROLLED AMPLIFIERS

The output from the quadrature oscillator is applied to two cascaded voltage-controlled amplifiers. The gain of the second of these (the 1V buffer) is adjusted in coarse steps; the gain of the first being adjusted in response to the error between the scaled output amplitude, and that of the quasi-sinewave reference.

The settling curve of the 7-pole filter in the precision reference divider is imposed on the 1V buffer slew rate, by using the filter's DC reference output to control the coarse gain. This signal is changed into a 10-bit word by an analog-to-digital converter, whose digital output adjusts the input resistance of the 1V buffer in steps of 1000ppm of Full Scale. As the 1V buffer is part of the error loop, this adjustment injects an undesirable scaling into the loop. Therefore, to correct the loop gain, the same 10-bit word is used to apply inverse scaling to the error signal from the comparator, before it reaches the first VCA.

5.7.3 LOW VOLTAGE -1mV TO 10V RANGES

5.7.3.1 Power Delivery

On the 1V range, the output from the 1V buffer is passed to the I+ and I- terminals directly.

For the 10V range, the 10V amplifier (a X10 amplifier on the Power Amplifier assembly) is inserted between the 1V buffer and the I+ and I- terminals.

For the millivolt ranges, the 1V buffer output signal is reduced by switched, passive attenuators before being output via the Hi and Lo terminals.

5.7.3.2 Sensing

On the 1V range, the input from the Hi and Lo (sense) terminals is applied to the non-inverting input to the 1V/10V sense amplifier, which acts as a voltage follower.

For the 10V range, the sense amplifier is configured as a divide-byten inverter.

For the millivolt ranges, there is no remote sensing. To complete the sense feedback, the 1V buffer output is input directly into the sense amplifier, which is a configured as for the 1V range.

5.7.3.3 Sine/Quasi-Sine RMS Comparator

The output sinewave is sensed and scaled to 1V levels before being applied to the comparator, which compares it with the reference quasisinewave to generate a DC signal whose value represents the output RMS error.

In a strict sense, this circuit does not compare RMS values directly. Instead, it compares the magnitudes of the mean-squares of its two inputs, but if these are equal, then the RMS values are equal. The error loop gain is virtually linear, due to the scaling applied to the error amplifier.

A cycling sequence is continuously imposed, each cycle having a duration of ten quasi-sinewave periods. During the first cycle:

- a. the reference quasi-sinewave is first squared and integrated as an analog DC signal (REF), which is memorized in a sample-and-hold circuit;
- **b.** the sensed sinewave input is squared, the (REF) value is subtracted, and the result is integrated and memorized as the DC (SIG) signal in a second sample-and-hold circuit;
- c. the DC (SIG) value is output as the mean-square AC error signal.

On subsequent cycles, the (REF) value is also subtracted from the squared quasi-sinewave, so that both (REF) and (SIG) signals converge to steady states as the 4708 output reaches the demanded voltage.

The mean-square AC error signal is passed through the scaled error amplifier to control the VCA.

5.7.4 HIGH VOLTAGE - 100V RANGE

The high voltage loop uses much of the low voltage circuitry; the only differences being in the power amplification to the range voltages, and the attenuation of the sensed output down to 1V range levels.

5.7.4.1 Power Delivery

On the 100V range, the 100V amplifier (on the Power Amplifier assembly) is included in the output path from the 1V buffer to the I+ and I- terminals.

5.7.4.2 Sensing

The 1V/10V sense amplifier is not used on the 100V range. Instead, a separate inverting sense amplifier reduces the sensed sinewave by a ratio of 100:1.

5.8 1000V RANGES

5.8.1 DC 1000V RANGE (*Fig. 5.3*)

5.8.1.1 Power Delivery

An AC voltage-amplifier/rectifier system is employed to transform the DC Reference levels up to the high voltages required for the DC 1000V range.

The error voltage, which results from comparison between the scaled sense voltage and the DC Reference, controls the amplitude of a 16kHz AC signal output from a DC modulator. The modulated signal drives the HF step-up transformer via the 100V AC Power Amplifier. A high voltage rectifier and elliptical filter convert the AC transformer output into the DC voltage output. Output polarity is determined by a changeover switch, inserted between the rectifier and the filter.

5.8.1.2 Sensing

The sensed signal is reduced to DC Reference levels by an extensively-guarded precision attenuator, before being applied to the error amplifier.

5.8.2 AC 1000V RANGE (Fig. 5.4)

5.8.2.1 Power Delivery

The output from the AC 1V Buffer is pre-amplified by the 1kV error amplifier, before being applied to the 100V power amplifier. The 100V amplifier output is transformed up by 1:6, then passed to the I+ and I- terminals. The error amplifier receives feedback from the transformer secondary.

To cover the full frequency range, two transformers with a frequency overlap are employed. The HF transformer is selected as frequency is increased above 3kHz, but the LF transformer is used as frequency is reduced below 3.3kHz. A second feedback loop from the LF transformer primary only, eliminates any saturation of its magnetic circuit.

5.8.2.2 Sensing

The amplifier used to sense the 100V range is also employed for the 1000V range. Although the basic amplifier is common to both, each range has its own input attenuator and feedback ratio. On the 1000V range this ratio is 550:1, and software scales the reference divider digital input to set the quasi-sinewave to values which at full scale are equivalent to 1100V RMS. The amplifier output is compared with the quasi-sinewave in the RMS comparator, the resulting error signal being used to control the output from the VCA.

5.9 OPTION 30: DC/AC CURRENT Outputs; RESISTANCE Outputs

Option 30 adds a separate PCB assembly which introduces both DC and AC Current functions, together with the Resistance function.

5.9.1 DC CURRENT (*Fig. 5.3*)

The DC Reference is switched to drive a voltage-to-current converter (this converter is the current amplifier used for the AC Current function).

The various ranges are selected by digital control signals from the microprocessor system. The converter shunts are switched into the output circuit to scale the current.

5.9.2 AC CURRENT (Fig. 5.4)

The ACI Reference signal is obtained by activating either the AC 10V range (used for the 1mA, 10mA and 100mA ranges), or the AC 1V range (for the 100 μ A and 1A ranges). This is switched to drive a voltage-to-current converter, followed by a current amplifier.

Range selection is the same as for DC current output.

5.9.3 10A CURRENT RANGE (Fig 5.3, 5.4)

If the 4708 is fitted with Option 30 (the resistance and current option), then it has the capability of slave mode control over the model 4600 Autocal Transconductance Amplifier, extending the AC and DC Current functions to effectively include a 10A range, controlled from the front panel or IEEE-488 interface of the 4708. An analog bus to the model 4600 carries the reference voltages (either DC or AC) which the 4600 will 'convert' to an output current, while a digital bus carries status and control signals between the 4600 and the 4708.

5.9.3 RESISTANCE (*Fig. 5.3*)

Eight fixed precision resistors, in a decade range (from 10Ω to $100M\Omega$) are switched to the output terminals. The resistors are fully floating, being selected by relays under the control of digital signals from the microprocessor system.

5.10 DATRON 'AUTOCAL'

Precision components are used in all critical locations. Individual analog corrections for frequency-response, gain and offset errors are not applied. Instead, the accumulated errors are measured during calibration, and stored digitally in non-volatile memories.

In subsequent use, characteristic equations are applied to the stored errors to generate software corrections, which are then used to modify the reference divider ratios and so compensate for the accumulated analog errors.







SECTION 6 DIGITAL CIRCUITS; REFERENCE CIRCUITS; POWER SUPPLIES

6.1 DIGITAL

The circuits described in this sub-section perform the following functions:

- Central processing, with supporting memory, for management of instrument operation.
- Storage of calibration constants in non-volatile memory.
- · Generation of Master clocks, with clock-waveform shaping.
- Address decoding to generate control signals.
- Controlled power-up and power-down of digital circuits.
- Servicing IRQs from asynchronous sources.
- Interfacing the instrument to the IEEE 488 bus.

The functions are performed by circuits located mainly on the Digital Assembly (400796). Master Clock generation, synchronization and division is carried out by circuits on the Analog Interface Assembly (400648).

Fig. 6.1 shows the arrangement and main interconnections of the central digital circuits.

6.1.1 GENERAL

The instrument is managed by a 6802-series micro-processor system, under the control of an operating program held in 26k bytes of EPROM. All front and rear panel controls provide direct inputs to the system, except for the Power ON/OFF switch and Safety Reset Key. The system ensures that the processor reverts to a safe state on power-up and power down.

Work space and stack is provided by 2k bytes of random-access memory (RAM). A further 2k bytes of CMOS RAM act as a nonvolatile memory to hold calibration constants, powered by a back-up Lithium battery when the instrument is turned off.

6.1.1.1 Synchronous Operation

The operating program manipulates the internal circuitry by activating control signals. These result from providing peripheral decoders with specific address combinations. The program is run at 680kHz cycling frequency, originally derived from a 4.096MHz master crystal oscillator.

6.1.1.2 Asynchronous Operation

Any Key operation (other than Safety Reset), or one of two internal conditions, will initiate an asynchronous interrupt (IRQ) which suspends the CPU's current task. The CPU absorbs the new instructions, rearranges its schedule to conform to the demanded new configuration, then continues with the interrupted task until it is completed. Finally it returns to the initial operation of the amended schedule and proceeds synchronously.

Three main sources of interrupt are used:

- Remote Command via the Digital Interface
- Keyboard Command
- Real-time Clock Pulses (8ms intervals)

The CPU identifies the source by polling the data bus each time it receives an IRQ interrupt.

6.1.1.3 Output Generation

From user inputs of output value, frequency, error and calibration constants, the CPU computes a binary value to a resolution of 25 bits. This is used to adjust the mark/period ratio of the Reference Divider switch which ultimately controls the Working Reference Voltage for the output analogue circuitry.

6.1.1.4 Display Refresh

The gas discharge display is continuously refreshed by cycling through character data stored in a separate display-image RAM. To alter the display the processor merely alters the contents of the RAM.



6.1.2 CENTRAL PROCESSOR and PROCESSOR MEMORY

(Circuit Diagram 430796 Pages 11.2-2 and 11.2-3)

A 6802 microprocessor (M34), together with its memory, controls communication throughout the whole instrument.

6.1.2.1 Memory

The memory can be split into four main areas, the microprocessor RAM not being used:

- Program Memory (M18, M19, M20 and M21) defines and controls the operational functions of the whole instrument system.
- Constant Data Memory (held in EPROM with the Program Memory) stores fixed factors used in processing; such as the key mapping tables, and the instrument specification tables that are used in Spec' Mode.
- Non-Volatile Calibration Memory (M23) stores all the calibration constants used to correct each output value, which are determined during the 'Auto-cal' cycle.
- Volatile Operating Memory (M22) used for volatile data storage such as display images, computation results and present output value. This memory is also used for scratch pad operations.

Separate memory is used for special purposes, such as the Display Image RAM M16 (which is synchronously loaded but asynchronously read); the storage areas in the IEEE 488 GPIA (M29) and the Keyboard Interface (M6 on Front Assembly); and the Memory Address decoder PROM (M3). These are described in later sub-sections.

6.1.2.2 Central Processing Unit (Circuit Diagram 430796 Page 11.2-2)

The MC6802 (M34) is a monolithic 8-bit micro-processor, with interrupt and clock-stretching facilities. It is driven by a single phase 4.096MHz square wave generated by the Master Clock X1 in the Analogue Interface Assembly. (This clock synchronizes the reference divider switch with the processor cycle).

6.1.2.3 Address and Data Lines

Address lines A_{15-11} are decoded as chip-select signals for the RAM/ROM circuit, lines $A_{13-\emptyset}$ are connected to the instrument address bus. Data lines $D_{7-\emptyset}$ are linked via programming plug JL1 to the instrument data bus.

6.1.2.4 E, MR and MEMCLK

The 4.096MHz clock input at M34-39 (EXTAL) is divided by four and used as output at M34-37 (E). Although the natural frequency of E is 1.024MHz, the action of the waveform shaping input to MR reduces it to approx. 680kHz as MEMCLK for the IEEE 488 interface; and for the Analogue-Interface and Front assemblies.

6.1.2.5 NMI

The internal switch S1 provides a non-maskable hardware interrupt which has two functions.

- With the external CALIBRATION switch set to RUN, MI initializes the processor system.
- With the CALIBRATION switch set to ENABLE, <u>NMI</u> clears the non-volatile calibration memory (M23) before initializing the processor system.

6.1.2.6 **IRQ**

Any one of three asynchronous Interrupt Request signals are able to activate the maskable IRQ input at M34-4:

- RTC IRQ is a real-time clock occuring every 8ms to provide timing information for the processor's monitoring facility.
- **KYBD IRQ** occurs each time a front panel key is pressed. (Not Safety Reset).
- **IRQ IO** occurs when the IEEE 488 Interface has a transaction to communicate to the processor.

D1, D2 and Q1 constitute a DTL OR-gate to isolate the IRQ inputs. On receipt of Logic-Ø on pin 4, M34 stores its register contents in stack RAM, and vectors to IRQ service addresses FFF8 and FFF9, saving the current processor environment.

The IRQ Service Routine addresses M51 and M52, setting Logic- \emptyset at M52-9 which enables the tristate buffers M36 and M37 (at M36-1 and 15, M37-15). This sets IRQ data bits D₅, D₆ and D₇ on the data bus so that the processor can identify the source of the IRQ and select the appropriate sub-routine to service the interrupt request.

The IRQ inputs are released as part of the service sub-routine, and after its completion, the processor recovers its environment from stack RAM and proceeds with the interrupted operation.

6.1.2.7 Software Interrupt

The 6802 will also recognise Opcode 3F on the data bus as an interrupt request ('Implied' addressing mode). This code is hard-wired via R9, R10 and AN3 onto the data bus so that if the CPU tries to access a non-available address, the floating bus will be pulled to 3F, initiating the software interrupt. The CPU vectors to FFFA and FFFB, whose contents cause the 6802 to re-initialize the system.

6.1.2.8 Read-Write Line R/\overline{W}

The processor sets the R/\overline{W} line to Logic-1 when it is in Read state, and Logic-Ø when it has data to write into the addressed device. The R/\overline{W} signal is passed only to the SSDA on the Analogue Interface assembly, and to the IEEE 488 GPIA (M29). All other devices which require read-write control, operate from the \overline{RD} STRB and \overline{WRT} STRB signals generated from R/\overline{W} by M49/50.


The software management organization is shown in *Figure 6.2*. The machine cycle progresses through the task schedule as illustrated, being interrupted by the demands of activities dependent on real time, and those dedicated to local and remote commands. Real time and

6.1.4 DIGITAL SUPPLY: FAIL/RESTART CIRCUITRY

Power-up, restart and shut-down of the digital circuitry are performed in a controlled sequence to safeguard against both hardware and software failures. The Safety Monitor ('Watchdog' - Section 6.4.6) maintains a continuous surveillance of the software management, and shuts down the instrument in the event of a failure either in the digital control circuits or in software management.

6.1.4.1 Power-up Sequence (Circuit Diagram 430796 Page 11.2-2)

Power-on is first sensed by the Supply Fail Detector circuit. This draws its supplies from the +8V DC unregulated supply, which is the first of the power supplies to rise to a working level. The comparator circuit of M28 has a nominal threshold of +7.1V, above which a good working level of the +5V DC supply is assured.

As the +8V supply rises, but still below +7V, M28-2 follows until the Zener D6 avalanches, when it is held at +2.45V. At this level M28-3 voltage is less than 1V, so M28-1 remains at 0V holding the 'D' input of M8-5 at Logic-Ø and M7-3 at Logic-1. Thus M8 and M9 are held in reset, initiating and maintaining the following states:

- a. M8-2 (Q) at Logic-1, PWR ON RST active. This signal is fed to the Front Panel assembly, holding the keyboard encoder M6 in reset, and disabling the LED cathode driver decoder M4.
- b. M6-4 at Logic-Ø, PWR ON RST active. This signal holds the microprocessor M34 in reset state. The VMA output at M34-5 is held at Logic-Ø, disabling address decoder M3, setting all M3 address outputs to Logic-1. This combination sets M5-13 to Logic-1, but the Logic-Ø at M6-2 sets Logic-1 at M5-11, ultimately setting Logic-1 at M7-2.

The Logic- \emptyset of PWR ON RST also holds the IEEE 488 GPIA M29 (page 11.2-4) in reset. It is also fed to the Analog Interface assembly where it holds the SSDA M44 in reset.

When the +8V supply rises above about +7.1V, M28-3 voltage rises above the +2.45V on M28-2, so M28-1 rises to place a Logic-1 both on M8-5 (D input) and M7-1. M7-3 thus falls to Logic- \emptyset , removing the resets from 14-bit counter M9 and restart flip-flop M8. So M8 is enabled to receive its clock from M9, which itself starts to count its own 2.048MHz clocks.

At full count, 8ms after M9 is enabled, M9-3 clocks M8. As M8 'D' input is already at Logic-1, this is clocked to M8-1 (Q), with Logic- \emptyset to M8-2 (\overline{Q}). The PWR ON RST and \overline{PWR} ON RST signals revert to their inactive states, and start-up proceeds: command interrupts suspend the current activity of the processor so that the immediate task can be serviced. The processor then resumes the suspended task and continues with the programmed routine, accounting for any alterations introduced by the interrupt.

a. PWR ON RST at Logic-Ø:

On the Front assembly, enables keyboard encoder M6 and LED cathode driver decoder M4.

b. **PWR ON RST** at Logic-1:

- i. Removes reset from CPU M34, allowing the software to initialize; and also removes the reset from the IEEE bus controller M29 (page 11.2.4).
- ii. Removes the reset from the SSDA M44 on the Analog Interface assembly.

c. M8-1 to Logic-1:

- i. Provides an enabling input to M10-1 (See Non-Volatile RAM Supplies - Section 6.1.5).
- Triggers monostable M53-4. This monostable has a relaxation period of 470ms, during which time it holds the FP RST output at Logic-Ø. On the Reference Divider assembly this allows the Watchdog circuits to reset. (See Section 6.4.6)
- iii. Enables the 'Real-Time Clock' IRQ via M7-13 and flip-flop M8-10. The actions of M9, M8 and M51 interrupt the software routine every 8ms. 'RTC IRQ' sets five external states onto lines D_{4-0} of the Data bus (M36 and M37), and forces the CPU to observe them.

Address decoder M51-5 is normally held at Logic-1, so the Logic-1 at M7-11 and M8-10 allows M9-3 clock to affect the RTC IRQ output at M8-13. For so long as the +8V supply holds above +7.1V, M9 continues cycling through its full count, clocking M8-11 to initiate the RTC IRQ at 8ms intervals.

The CPU terminates each RTC IRQ service sub-routine by addressing M51, pulsing M51-5 (M7-12) to Logic-Ø (Realtime clock reset 'RTC RST). M7-11 and M8-10 are pulsed to Logic-1, resetting M8-13 (RTC IRQ) to Logic-Ø. At the next full count of M9; M8-13 is once again clocked to Logic-1, initiating another RTC IRQ.

Pulses from M9-3 regularly clock the binary state of M8-5 through to M8-1, monitoring the supply status. When running normally, M8-5 and M8-1 are both at Logic-1. If the supply fails, M8-5 reverts to Logic-Ø, but M7-1 at Logic-Ø provides a fast reset setting M8-4 to Logic-1 without waiting for the next clock pulse. M7-3 also resets the 8ms counter to zero count at M9-11.

6.1.4.2 CPU Re-start

(Circuit Diagram 430796 page 11.2-2)

Memory addressing by the CPU is monitored by the NAND logic of M4, M5 (four elements) and M7-3. In the correct addressing sequence there are two basic conditions:

- Invalid memory address: CPU VMA = Logic-Ø, and M3 outputs (D_{Ø-7}) = Logic-1.
- Valid memory address: CPU VMA = Logic-1 CPU E = Logic-1 M3 outputs (D_{Ø-7}) = One address line set to Logic-Ø

Both these conditions disable M5-11, setting a Logic- \emptyset at M7-3 which allows the clock M9 and flip-flop M8 to function normally. The possibility of a glitch occurring at the change-over between the two conditions is gated from the control line by switching at M5-5.

Incorrect addressing sequence in the CPU would be shown by:

- CPU VMA = Logic-1, and E = Logic-1, the CPU indicating that it has selected a valid external address;
- All M3 outputs = Logic-1, no address is selected.

This situation is most likely with a software failure. The logic control path via M4 and M5 now gives a Logic- \emptyset at M7-2 and thus a Logic-1 at M7-3 which:

- Resets counter M9 to zero;
- Forces M8-1 to Logic-Ø. This forces RTC RST at M7-11 and removes an enable from M10-1. (See Non-Volatile RAM Supplies Section 6.1.5)
- Forces M8-2 to Logic-1. This change:

Resets the CPU by M34-40 to Logic-Ø. VMA is forced to Logic-Ø which in its turn removes the reset from M9-11 and M8-4 via M6-2 (Logic-Ø), and the M4/M5/M7 control path.

Makes PWR ON RST and PWR ON RST signals active, thus resetting the other software-controlled areas.

After 8ms from CPU reset, flip-flop M8-3 is triggered from clock M9. M8-1 and M8-2 change state and the start-up sequence proceeds again.

6.1.5 NON-VOLATILE RAM

6.1.5.1 'NV INHIBIT' Signals

(Circuit Diagram 430796 pages 11.2-2 and 11.2-3)

Chip-select to the non-volatile memory M23 is inhibited during power-up, re-start and power-down operations, by the logic signal 'NV INHIBIT' being set to Logic-1. During normal running this signal reverts to Logic-Ø. With the <u>NV INHIBIT</u> signal at Logic-1 (M10-4) during normal running; write access to the NV RAM is available, but only enabled if the calibration security keyswitch on the rear panel is set to ENABLE. The NAND logic gates M10, used to control the inhibit, remain powered from the RAM standby supply after power-down.

Conditions for normal running are as follows:

- Supply fail detector circuit provides a Logic-1 (supplies valid) output to opto-coupler M11. This action causes its optically-coupled transistor to conduct and hold M10-2 at Logic-1.
- M10-8 is held at Logic-1 (to +5V via R6).
- M10-1 is held at Logic-1 by flip flop M8-1.

The above conditions ensure a Logic-1 output from M10-10 (by holding NV INHIBIT inactive).

During power-up, NV INHIBIT is held active until the power supplies have settled and the CPU has gained control of memory:

The input to M10-8 is delayed on the +5V supply by the timeconstant C8, R6. Also, the input to M10-1 is held at Logic- \emptyset by flip-flop M8-1 until the CPU reset is removed.

At power-down, or in the event of a supply failure, $\overline{NV INHIBIT}$ becomes active before +5V supply fails:

The first indication of supply failure is made by supply fail detector M28 output going to Logic-Ø. This cuts off the optocoupler M11 which takes M10-2 to Logic-Ø. M10-8/12/13 are held at Logic-1 by the +5V supply, thus M10-9 is taken to Logic-1 and M10-10 to Logic-Ø (NV INHIBIT active).

In the event of a CPU reset, the $\overline{\text{NV INHIBIT}}$ is made active for the period of reset by the switching action of M8-1 and M10-9.

6.1.5.2 Supply Commutator (Circuit Diagram 430796 page 11.2-3)

This circuit provides the non-volatile RAM M23 with a batterydriven standby supply when the instrument is in the power-down condition. It also ensures continuity of supply during the changeover period between normal (line) operation and standby, minimizing battery current leakage.

In the power-down condition, the battery powers M10 and M23, returning from battery common (TP13) via D7 and R60. The battery common is isolated from the general common 5A by transistor Q2, which is cut-off.

During power-up, M28 is powered from the +8V supply before the +5V supply voltage becomes established. As long as the +5V supply voltage is less than the battery voltage, Q3-4 is biased negatively, and Q3 is unbalanced in favour of heavy conduction through Q3-6. M28-5 is held low, and M28-6 high as the +5V supply voltage increases, so M28-7 remains at Common-5A potential, and opto-coupler M39 is not energized. Q2 stays off, maintaining isolation of the battery supply from Common-5B. M10 and M23 remain powered from the battery.

As the +5V supply voltage increases, D7 cathode potential rises, reducing Q3-4 bias, reaching zero when the supply voltage is equal to the battery voltage (less than 10mV is developed across R60).

When the +5V supply voltage exceeds the battery voltage, Q3 becomes biased in favour of heavy conduction through Q3-2, pulling M28-6 low and reversing the differential input to M28. M28-7 rises to the +8V rail and energizes the opto-coupler M39, which switches Q2 on, connecting common-5A to the battery common. M10 and M23 are now powered from the +5V supply and the standby battery is isolated by reverse-biased diode D7.

During power down, Q3 compares the +5V supply against the battery, switching Q2 off via M28 and M39 when the +5V supply voltage falls below the battery voltage, and the non-volatile RAM supply commutates to standby battery. Alternatively, Q2 is switched off by failure of the +8V supply to M28 if this occurs before the +5V supply voltage falls below the battery voltage.

Eventually the +5V and +8V supplies both fall to zero, the battery provides the supply to the non-volatile RAM, and battery common is isolated from Common-5A by Q2.

6.1.6

MASTER CLOCK GENERATION (Circuit Diagram 430648 page 11.3-3) (Refer to Fig. 6.3 for waveforms)



The master clock generator is based on crystal oscillator X1 which provides a precision 4.096MHz squarewave reference frequency output.

The primary frequency of 4.096MHz is divided by JK flip flop stages M41, both of which are connected to toggle when clocked. The first division stage is synchronized at its reset input, M41-3, to the memory clock via flip-flop M42. This ensures correct phasing of the 2.048MHz squarewave output from M41-14.

M41-11 and M41-10 outputs provide complementary 1.024MHz and $\overline{1.024MHz}$ squarewaves respectively. Monostable M40, which is triggered at 2.048MHz from M41-15, provides the positive-going 2.048MHz synchronizing pulses, SYNC1.

6.1.7 CLOCK WAVEFORM GENERATION (Circuit Diagrams 430796 page 11.2-2 and 430648 page 11.3-3)

- **NB** As the circuit locations in *Fig 6.4* are clearly marked, and as there are no duplicate designators in the circuits, this description does not refer to a component's location except where necessary.
- NOTE To avoid confusion, the terms 'high' and 'low' are used to replace 'Logic-1' and 'Logic-Ø' respectively in the following description.

The crystal oscillator on the Analog Interface Assembly provides a 4.096MHz Master Clock signal (X1-8) for the whole instrument. This drives the 6802 CPU at M34-39 (EXTAL) so M34-38 is not connected. M41 divides 4.096MHz to generate a 2.048MHz clock for the Memory Clock Stretching Circuit (M35/M49).

The CPU (M34) divides the EXTAL input internally by 4 and outputs the result as E (Enable) at M34-37, to act as a 'Phase 2' Memory Clock for the SSDA on the Analog Interface and the keyboard controller on the Front assembly.

If M34-3 (MR-Memory Ready) were permanently held at +5V, the E signal would be 1.024MHz. But in the 4708, a 'stretching' circuit (M35/M49) doubles the Logic High (+5V) time of E by switching MR to Logic Low (0V) for part of the cycle. This is shown on Fig.6.4.

The frequency of E is thus reduced to approximately 680kHz, with 1µs available for data access to the SSDA, Keyboard Controller, IEEE GPIA and memory.

6.1.7.1 Memory Clock Stretching Circuit (*Fig. 6.4*)

The action of M35 and M49 is dependent upon the finite propagation time between clocks at M35-1/M35-6 and Q output at M35-15. When M34-3 (MR) is +5V; M34-37 (E) is toggled by alternate positive-going edges of the 4.096MHz clock, with a propagation delay of approximately 80ns. Also, the 4.096MHz signal is divided by 2 in M41, resulting in 2.048MHz signal whose negative-going edges clock M35. M35 cascade action is controlled by the condition of the Memory Clock (E) and affected by its own propagation times.

6.1.7.2 Shaping Action (Figs. 6.4 and 6.5)

At T1 and T2: The 4.096MHz clock edge at T1 causes E to rise from low to high at T2. As M35-10 is also high, MR changes from high to low at T2, holding E high. M35 pin state is 4 and 10 high, 9, 12 and 16 low.

At T3: The 2.048MHz falling edge clocks M35, and M35-9 rises to high awaiting the next clock edge (not until T5). M35-10 also remains high, so MR is held low and E stays high.

At T4: MR is still low, so the 4.096MHz clock has no effect on E, and E is stretched.

At T5: MR returns to high when the Logic-1 on M35-9 is clocked as a Logic-Ø to M49-4. This allows the 6802 to toggle E at the next effective clock edge.

At T6: The rising edge of the 4.096MHz clock causes E to fall to low, setting up M35-4 to low, M35-12 and 16 to high. (M35-9 is already high.)

At T7: M35-10 is toggled to high, but as M49-5 is now low, MR remains high to allow E to be toggled at the next effective processor clock edge (not until the next T1). Also at T7, M35-15 is clocked to low to set M35-9 ready for the next (T3) clock edge. The circuit is now set up to its initial (pre-T1) condition so the action repeats. Note:

A remote possibility exists, that a severe disturbance could upset the synchronization of the 'E' signal with the 2.048MHz clock. To guard against this, M42 acts as a monostable to provide negative reset pulses into M41-3. Under all normal conditions, these will occur when M41 is already toggled in its reset state.





6.1.8 IEEE 488 DIGITAL INTERFACE

(Circuit Diagram 430796 Page 11.2-4)

The IEEE Interface circuitry is located on the bottom right-hand corner of the Digital PCB (viewed from the front of the instrument). M29, M40, M47 and M48 execute and decode interface functions, and transfer data (input/output).

The General Purpose Interface Adaptor (GPIA) M29, is softwaredriven by the 6802 CPU, as part of its normal function. M29 is addressed at CS by $\overline{\text{XIOBBD}}$ from M51, and its internal registers are accessed by A_Ø, A₁ and A₂ from the address bus.

The GPIA is clocked by Memory Clock E, with read or write control direct from the processor R/W signal at M29-5; and at instrument power-on, the signal \overline{PWR} ON RST from the Restart Generator circuit (M6-4) initializes M29 at M29-19.

Information is passed between M29 and the CPU (M34), via the data bus D_{0} - D_{7} . The address switch data is linked to D_{0} - D_{6} by tristate buffers M47. During initialization and at subsequent intervals, the state of M29-4 (ASE) changes from +5V to 0V, enabling M47. The status of the address switches on the 4708 rear panel is transferred into M29 via M47 and the data bus for comparison with the received address.

M40 and M48 are bidirectional bus-driver arrays. The drivers for bus management lines: IFC, ATN and REN are permanently held in Receive state, and the SRQ driver in Transmit state. The EOI line driver is switched from Receive to Transmit by M29-28 $(T/\overline{R}1)$ changing from 0V to +5V as required by M29. M29-27 $(T/\overline{R}2)$ is normally held at 0V for reception of system data via DIO₁₋₈ bus lines, and set to +5V for instrument data to be sent over the bus.

Some system controllers output excessive noise along the REN line. To avoid spurious switching of M29 between Local and Remote control states, the noise is filtered by R58 and C31.

Difficulty has been experienced with certain controllers in that NDAC can transfer data on to the bus too early. Resistor R62 and capacitor C7 slow down the transitions of NDAC to overcome this problem.

M29-40 (\overline{IRQ}) is used to inform the CPU when certain states occur. In particular, the $\overline{IRQ IO}$ signal is generated at each byte-transfer over the bus, whether the byte is sent or received. Additionally, $\overline{IRQ IO}$ is activated whenever certain specific commands are received, e.g: 'DAC', 'SPA', and changes between Remote and Local Status.

When the CPU receives IRQ IO, it addresses M29's 'Interrupt' Status Register, then M29 identifies the reason via the instrument data bus.

For further information refer to 'Getting Aboard the 488 Bus' published by Motorola, or the appropriate device data sheets.

6.1.9 MODEL 4600 DIGITAL INTERFACE (Circuit Diagram 430796 Page 11.2-3)

The processor communicates with the 4600 using 9 signals in the digital bus. Eight signals are controlled by the processor using the PIA M26, which drives the digital bus via the IEEE bus buffer M25. The signal IDIGBUSON is driven from +5V (circuit diagram 430604-2.0 page 11.16-4) so that the model 4600 may detect that the 4708 is turned on.

The data on the digital bus IAD0 to IAD4 is bi-directional so model 4600 control data can be written from the model 4708, and status information read back. Writing occurs when signal \overline{IWR} pulses low and reading occurs when the signal \overline{IRD} pulses low. When $IA\overline{D}$ is low, they are in data mode as described, when high, they are in

address mode. The address mode is used during a write or read to determine which address is to be written or read. The 4600 latches the address on lines IAD0 to IAD4 when IA/\overline{D} is high and IWR pulses low. All subsequent writes and reads are to this address untill another address is latched. The 4600 uses only addresses 0,1,2 and 3. The remaining addresses 4 to 31 are reserved for future expansion.

The processor reads the 4600 status registers each 40ms to check for malfunctions, that the analog bus is connected, and the status of the on/off keys. The digital bus is reset by driving both \overline{IWR} and \overline{IRD} low, either by the processor or M24 (ie BARK DEL (OG) is set).

6.2 KEYBOARD

(Circuit Diagram 430558 Page 11.1-1)

The circuitry described in this section performs the following functions:

- Provides front-panel operator control of instrument Output, Function, Range and Mode circuitry, by push-button keys. Key operation is detected internally and transferred to the CPU via the instrument data bus.
- Indicates the present instrument state by means of LEDs fitted in the keys.
- Generates audible warning of errors, failures, and high voltage at the Output Terminals. (Also see Circuit Diagram 430648 Page 11.3-3)

In addition a rocker switch sets instrument Power ON and OFF (*refer to Section 6.7*) and a 'Reset' key provides a hardware reset for the safety monitor (Watchdog) circuits (*refer to Section 6.4*). The circuitry is located on the Front PCB Assembly (400558), linked to the CPU by control signals and the data bus.

6.2.1 KEY and LED MATRICES

The keys are electrically arranged in an 8 x 7 matrix as shown in the circuit diagram. The seven columns are scanned by M5; any key contact is detected on one of the eight return lines $RL_{0.7}$, memorized by M6, and signal KYBD IRQ is passed to the CPU. The CPU responds by interrogating M6 Keyboard memory and acting on the specific key command.

The LEDs in the keys are electrically arranged in an 8 x 4 matrix. The four rows are scanned by M4, and the eight columns receive the appropriate bit patterns from M6 display memory. This memory is up-dated as required from the CPU data bus D_0 - D_7 .

6.2.2 PROGRAMMABLE INTERFACE M6 (Fig. 6.6)

M6 interfaces the keyboard and LEDs to the instrument data bus. It is addressed by \overline{KYBD} CS from the Digital assembly, to chipselect \overline{CS} which enables commands or data to flow via the data bus at DB₀₋₇. The CPU sets address A₀ to Logic-Ø for data flow; but for programming the interface for mode change or during initialization, A₀ is set to Logic-1.

6.2.2.1 Read/Write Control

The \overline{WRT} STRB signal from the Digital assembly is applied to M6 \overline{WR} . Data or Command is input to M6 from the CPU data bus during \overline{WR} low and \overline{CS} low, and is latched on the \overline{WR} positive-going edge.

The \overline{RD} STRB signal from the Digital assembly is applied to M6 \overline{RD} . Data is output from M6 on to the data bus during \overline{RD} low and \overline{CS} low.

6.2.2.2 M6 Initialization

Switching power on to the instrument causes M6 to be cleared by the PWR ON RESET pulse from the Digital assembly. The interface is then programmed during initialization as follows:

- a. Clock divider set to 'divide by eight': The memory clock (E) at approximately 680kHz is divided by 8 to give an internal clock frequency of 85kHz.
- b. An inherent division by 16 reduces the scan clock to 5kHz giving a scan cycling frequency of 333Hz.
- c. Encoded Keyboard Scan: The scan output from SL₃₋₀ is a 4-bit count. SL₃ is not used; SL₂₋₁ scans M4, SL₂₋₀ scans M5.
- d. Keyboard Mode:

The internal keyboard RAM is programmed as FIFO, input being routed via RL_{7-0} return lines. Two-key lockout is employed with debounce.

- e. Display Mode:
 - · Eight character left entry for the LED display.
 - Inter-digit blanking:
 - all 1's on B_{0-3} and A_{0-3} between digits.

6.2.2.3 M6 Reprogramming

The Frequency Store key and the 13 dual **14** keys have a reprogrammable function. When one of these keys is pressed, the P8279 is reprogrammed into Scanned Sensor Mode. When released, the P8279 reverts to Encoded Keyboard Scan Mode.



6.2.3 SCAN DECODING

The encoded scan output from M6 (approximately 333Hz cycle frequency at SL_{2-0}) is decoded by M5 to energize each key-matrix column line once every scan cycle. SL_{2-1} scan outputs are also decoded by M4A to energize each LED-matrix cathode driver once in every scan cycle for a period of two digits.

6.2.4 KEY SELECTION

The keys are electrically grouped within a matrix of 8 rows of 7 (one position vacant - the Reset key is not part of the matrix). This does not conform to their physical grouping on the front panel. Each of the eight return lines $RL_{0.7}$ defines a matrix row, whose seven elements are scanned by M5 (Low active).

The keyboard memory RAM in the P8279 (M6) is an image of the key matrix, internally synchronized to the SL_{2-0} column scan, and receiving row inputs from $RL_{0.7}$. It thus stores the state of each of the 55 keys. The use of 2-key lockout rejects two or more simultaneous contacts. Any single key depression is debounced, initiating the interrupt KYBD IRQ to the CPU which then interrogates the keyboard image RAM in the P8279.

The next action depends upon the key's function:

a. **1** key pressed:

- i. M6 is reprogrammed into Scanned Sensor mode for as long as the key is pressed, the CPU acting on the key information.
- ii. If a single ↑ or ↓ key is held down for longer than half a second, the display enters 'auto ↑↓ ' mode, running at about 3 digits per second.
- iii. When the key is released, M6 is returned to Encoded Keyboard Scan mode.

- b. 'Store' key pressed:
 - i. M6 is reprogrammed into Scanned Sensor mode for as long as the key is pressed, the CPU acting on the key information.
 - ii. If an F1 to F5 key is pressed while 'Store' is held down, the appropriate frequency memory location is accessed, and the output frequency is reset to the value in the memory.
 - iii. When the 'Store' key is released, M6 is returned to Encoded Keyboard Scan mode.

c. Any other key pressed (not 'Reset'):

- i. M6 remains in Encoded Scan mode; the scan continues as the CPU is acting on the key information.
- **ii.** KYBD IRQ interrupts are generated only by the low-going edges of the key contact pulses, so M6 remains sensitive to subsequent key depressions.

6.2.5 KEY LED OPERATION

After performing the change requested by the key depression, the CPU changes the bit-patterns stored in M6 internal display RAM. As this is scanned internally in synchronism with the decoded outputs of M4A, each output byte of B_{0-3} / A_{0-3} drives the row of LEDs accessed by M4A output lines.

The bit-pattern of the byte selects the LEDs to be lit in that matrix row:

 B_{0-3} / A_{0-3} bits at: Logic-1 = LEDs unlit; Logic- \emptyset = LEDs lit.

During changes of output between successive bytes, all the lines from $B_{0\mbox{-}3}$ / $A_{0\mbox{-}3}$ are set to Logic-1 to avoid spurious LED flashes.

Transistors Q25-Q32 drive the LED anodes, from a +5V supply regulated by M2. Darlington amplifiers Q21-Q24 drive the LED cathodes.

6.2.6 AUDIBLE WARNING BUZZER

There are two reasons for an audible warning from the calibrator:

- When the instrument enters High Voltage State (>110VDC or >75VRMS). A 4kHz tone is used, pulsed as described in the User's Handbook.
- When an inappropriate selection is attempted, or if any FAIL or Error message is displayed. For this purpose a single 500Hz 'Beeper' pulse is generated.

6.2.6.1 High Voltage State Alarm Control (Circuit Diagram 430558 page 11.1-1)

M4B and M1 act as a control latch for the quartz warning buzzer. With \overline{ALARM} at Logic-1 (+5V) M1 remains unchanged; but with \overline{ALARM} at Logic- \emptyset (0V) the state of M1 depends on the condition of the A₀ line:

> A_0 at Logic-1: the buzzer sounds a tone. A_0 at Logic-Ø: the buzzer is silent.



The latch is operated at CPU speed. Two \overline{ALARM} pulses are used for each burst of sound. The first, with A₀ at Logic-1, starts the burst; the second, with A₀ at Logic- \emptyset , ends it.

The waveforms and truth table in Fig.6.7 illustrate the action of the latch, with M1-13 at Logic- \emptyset .

During POWER ON initialization, the combination of $\overline{\text{ALARM}}$ at Logic-Ø and A₀ at Logic-Ø; is applied to M4B to force power-up in the disabled condition.

The 4kHz HF TONE signal at M1-9 originates in the Precision Divider counter which is situated on the Analog Interface Assembly. (*Refer to Circuit Diagram 430648 page 11.3-2*).

The 500Hz LF TONE signal at M1-13 remains at Logic- \emptyset unless the 'Beeper' in the Analog Interface assembly is switched. (See section 6.2.6.2).

Note that A_0 may be used for other purposes when \overline{ALARM} is at Logic-1, but this will not affect the buzzer state.

6.2.6.2 'Beeper' Control

(Circuit Diagrams: 430558 page 11.1-1, 430648 page 11.3-3)

The Alarm Control circuitry on the Front assembly is overridden for Beeper control. During a 'Beep', the HF TONE signal is inhibited, and the LF TONE signal at M1-13 is enabled to control the buzzer output.

On the Analog Interface assembly (page 11.3-3) the Beeper consists of a monostable timer and NAND logic. Unless a requirement arises for a 500Hz warning, the BEEP signal is at Logic-1. Thus M55-3 is at Logic- \emptyset , so M54-5 at Logic-1 inhibits the LF TONE signal, M54-4 remaining at Logic- \emptyset . M54-8 is at Logic- \emptyset enabling the 4kHz HF TONE, which is passed to the Front assembly at M1-9 (page 11.1-1).

When required, a single Beep' is originated by the CPU pulsing M34-3 (page 11.3-1) to Logic-Ø. This is the BEEP signal applied to the monostable M55-2. M55-3 rises to Logic-1 for approx. 150ms until the monostable times out, then reverts to Logic-Ø. M54-8 is at Logic-1 during this period, inhibiting the HF tone and setting M54-11 to Logic-1. This is passed to M1-9 on the Front assembly, where it ensures that M1-12 is at Logic-Ø to override any High Voltage alarm. M54-5 at Logic-Ø enables the 500Hz LF TONE signal to pass via M54-4 to M1-13 on the Front assembly (see page 11.1-1). As M1-12 is held at Logic-Ø during the beep, the buzzer produces 150ms of audible 500Hz output.



FIG. 6.8 MODE AND OUTPUT DISPLAYS - FUNCTIONAL BLOCK DIAGRAM

6.3 DIGITAL DISPLAYS

The circuits described in this section perform the following functions:

• Storage of display data in a Display Image RAM, updated under CPU control.

• Generation of multiplex count which selects segment data from the RAM, and energizes the appropriate digital blocks in synchronism.

• Distribution of high voltage supplies to energize the plasma displays.

Part of the Digital assembly (400796) houses the display multiplexer, which includes the display image RAM, the interdigit and multiplex counters, and control circuitry.

The two plasma displays, the block multiplex decoder, segment drivers and high voltage circuits are located on the Front assembly (400558). The block diagram of Fig.6.8 shows the arrangement and main interconnections of the display circuitry.

6.3.1 GENERAL (Fig.6.8)

The purpose of the Display Image RAM is to accept and store current display data, which is read out to drive the display segments. The Display Block Counter generates a 4-bit count at 2kHz which scans the 11 digit-blocks of both displays in parallel. The same count scans the RAM, selecting segment information for each block in turn. As there are two displays, and therefore two RAM bytes to read for each block, the 'MODE' display data is first entered into a holding latch during the inter-digit blanking period at the start of the time-slot for its block.

To update the displayed characters, the CPU writes into the RAM at high speed (680 kHz), using signal XDDSP to connect the Address bus through the Address Source Switch to the RAM. XDDSP also connects the Data Bus to the RAM through the Data Bus Buffers, writing the new segment data into the selected RAM Address. The high speed of the transfer, compared with the much slower scanning speed in Read mode, avoids spurious effects appearing on the displays.

Each RAM address contains only 8 bits, but there are nine segments in each display block. Comma-segment information is therefore not written into its normal block address in the RAM, but stored as a bit in a separate 'Commas' byte, which holds the data for all eight blocks having a comma. The byte is read out into a Commas Data Holding Latch, once every block-scan cycle, and then selected for display by a Commas Multiplexer 8-into-1 switch.

6.3.2 STATIC CONDITIONS (Circuit Diagram 430558 Page 11.1-2)

All plasma display block anodes are driven from the +5V supply and all segment cathodes from the -175V supply. The supplies are connected by conduction of anode and cathode driver transistors:

Anodes:	
Both Displays -	Q10 to Q20,
Cathodes:	
MODE display -	Q2 to Q9, and Q41,
OUTPUT display -	Q33 to Q40, and Q42.

When not energized, all anodes and cathodes are held at -70V by the action of 75V zener D17.

To energize a particular block (simultaneously on both displays), the multiplex decoder causes the relevant anode driver transistor to conduct, lifting its two anodes to +5V.

At the same time, the two sets of data (for the characters to be displayed in the two blocks) are extracted from the Display Image RAM, and applied to the segment cathode drivers. Those segments selected for illumination are pulled to -175V, striking the discharge.

Four keep-alive electrodes in each digit block (two anodes and two cathodes) are maintained at +5V and -175V respectively. This ensures a rapid strike when a digit is energized, helping to prevent inter-block 'streaming'.

6.3.3 WRITE MODE (Fig. 6.9)



Whenever the CPU is programmed to update a display (eg. for Range, Function, Mode or Value change) it sets address decode XDDSP to Logic-1 with each byte of data to be transferred. This causes M31 and M33 to select the CPU address lines A_{4-0} which are mapped directly to the RAM address input lines A_{4-0} . The RAM is placed into its write mode by signal $\overline{\text{XDDSP}}$ at Logic-Ø (M17-8, TP5, M16-16).

The RAM M16 is divided into two sections, using the address bit A_4 to differentiate between OUTPUT and MODE display images. When the CPU is loading the RAM with OUTPUT display data, it sets A_4 to Logic-1, passing to set M16-19 (A_4) input to Logic-1. MODE display and COMMAS images are written into M16

6.3.4 READ MODE (Fig. 6.10)

Unless the CPU has data to update, the signal XDDSP remains at Logic-Ø, to hold the display multiplexer circuitry in Read mode. The RAM data bus is isolated from the CPU data bus by tri-state buffers M1/M2, and M16 is chip-selected in read mode by M17-6 and M17-8 at Logic-1.

6.3.4.1 Display Scan Address Interlacing (Circuit Diagram 430796 Page 11.2-1)

M31-1 (SEL) at Logic- \emptyset causes the RAM to be addressed from the display block scan, mapping M41B outputs: Q4B, Q3B, Q2B, Q1B to RAM address input lines: A₀, A₃, A₂, A₁ respectively. This bit-rotation interlaces the extraction of display data, in synchronism with the interlaced block selection by the Front Assembly Scan decoder.

with A_4 at Logic-Ø (M33-4 and 13 at Logic-1 in write mode). (In Read mode M16-19 is again used to differentiate between the two image sections).

The signal $\overline{\text{XDDSP}}$ (M17-8) enables the tri-state buffers M1 and M2, connecting the CPU data bus to M16 data input/output lines D₀₋₇. With each byte of display data, the CPU also generates the write strobe signal WRT STRB. This is combined with XDDSP (M17-6, M16-10, TP4) to enable M16 internal Input/Output tristate buffers to accept the data byte (chip select CS₀). Once the display data has been loaded into the RAM, the CPU returns XDDSP to Logic-Ø and the RAM reverts to Read mode.

6.3.4.2 Block Multiplex Decoding (Circuit Diagram 430558 Page 11.1-2) (Figs. 6.10 and 6.11)

The 4-bit Block scan output MUX A_{3-0} from the multiplex scan counter M41B (dig) is used at DATA₄₋₁ input to M3 (on the Front assembly), which decodes it into a low-active 16-line scan S_{15-0} .

To strobe the commas, M3 output S_6 generates the signal \overrightarrow{COMMA} STRB, and its S_{13} terminates each scan by resetting M41B in the Digital assembly (\overrightarrow{MUX} RESET). Outputs S_7 , S_{14} and S_{15} are not used.

The other eleven M3 outputs switch transistors Q10 - Q20 on sequentially, driving the anodes of both plasma displays in synchronism. As can be seen from *Fig. 6.11*, the interlace is maintained to avoid consecutive activation of adjacent blocks, thus preventing inter-block 'streaming'.



6.3.4.3 Display Data Selection (Circuit Diagram 430796 Page 11.2-1)

When the processor writes display data into the Display Image RAM, the A_4 input is used to select the MODE or OUTPUT display data storage area (see para 6.3.3 and Fig. 6.11). In Read mode also, A_4 is set to Logic-1 to read OUTPUT display data, and to Logic- \emptyset for MODE or COMMA data.

For an alpha-numeric display block, 18 bits of data could be required:

One byte - OUTPUT display block segments; One byte - MODE display block segments;

Two bits - COMMAS (one for each display).

The problem of transferring two bytes of data along the single-byte RAM data bus is overcome by strobing each MODE display segment byte into a holding latch (M32), during the first 30μ s of its block selection time-slot. The MODE display section of the RAM is selected by setting its A₄ input to Logic-Ø for this 'Inter-digit' period, during which the inter-digit blanking gates, (M42/43, M45/46), set all the segment lines going to the Front Assembly to Logic-Ø (segments OFF).

COMMAS data are stored in the Display Image RAM as a separate byte (refer to Section 6.3.4.6).

	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		M3 Output 'S' Low Active (Front Assembly)	Display Block Anode Energized, or Signal Selected (for both displays simultaneously)			
	0	0	0	0	S ₀	A1	
	0	0	0	1	s ₁	A3	
	0	0	1	0	s ₂	A5	
	0	0	1	1	S ₃	A7	
	0	1	0	0	S ₄	Ag	
	0	1	0	1	\$ ₅	A ₁₁	
	0	1	1	0	s ₆	COMMA STRB	
	0	1	1	1	s ₇	Not Used	
	1	0	0	0	S ₈	A ₂	
	1	0	0	1	Sg	A4	
	1	0	1	o	s ₁₀	A ₆	
	1	0	1	1	s ₁₁	A ₈	
	1	1	0	0	\$ ₁₂	A ₁₀	
	1	1	0	1	S ₁₃	MUX RESET	
	1	1	1	0	s ₁₄	Not included in cycle	
	1	1	1	1	\$ ₁₅) (MUX RESET at S ₁₃)	
_ -	FIG. 6.11 DISPLAY SCAN SEQUENCES						

6.3.4.4 Display Timing

(Fig. 6.12)

Read mode is driven by a 32kHz square wave (Waveform 'A', generated from the 13-bit counter in the Analog Interface Assembly M15-11), used as clock for a 4-bit counter (M41A). The three most significant bits are combined at M30-10 to produce Waveform B, the display master-timing pulse, used also for interdigit blanking.

The following example explains how the display data is set up for the next display block in sequence, during the $62.5\mu s$ of the display timing pulse.

Example

Initial State:

M41B count has already reached 1001, and the block-4 anodes of both displays are energized (Fig.6.11).

The OUTPUT display data for block 4 is selected in the Display Image RAM (M16) to drive the segment cathodes for a figure '6', which appears on the OUTPUT display.

Block 4 of the MODE display is showing a figure '3', and the data for this is being output from the MODE display Holding Latch (M32). The data held in M16 for the next byte (Block 6 of both displays) is:

OUTPUT display - Figure '8' MODE display - Figure '7'

Block Changeover: The next block is selected during the display master timing pulse (Fig. 6.12, Waveform B).

- **a.** The negative-going leading edge triggers the scan counter (M41B) whose output advances to 1010 (block 6). On the Front Assembly, M3 de-energizes A_4 anodes and energizes A_6 anodes.
- **b.** For the duration of the Display Master Timing Pulse (Logic- \emptyset at M12-14), the A₄ input to M16 is set to Logic- \emptyset as A₃₋₀ inputs are advanced to 0101. MODE display data for figure '7' is loaded onto the RAM data bus as follows:

- i. M17-6 at Logic-1 selects M16 at M16-10,
- ii. M17-8 at Logic-1 holds M16 in Read mode,
- iii. RAM address $A_{4-0} = 00101$ reads MODE display block 6 data onto the RAM data bus (M1/M2 isolates from the CPU data bus),
- iv. M30-14 at Logic-1 strobes the byte into M32 during the 30μs of Waveform D, then returns to Logic-Ø leaving figure '7' data latched at M32 output.
- v. M12-1 at Logic-Ø blanks the two displays by setting M45/M46/M42/M43 outputs to Logic-Ø, regardless of their inputs from M32 and the RAM data bus.
- c. The positive-going edge of Waveform B lifts the RAM A_4 input (M16-19) to Logic-1, addressing the OUTPUT display section of memory. A_{3-0} is still at 0101, selecting block 6 display data (in our example a figure '8') which it loads on to the RAM data bus.

The end of the master timing pulse also releases the blanking by enabling gates M42/M43/M45/M46, so the data for both MODE and OUTPUT displays are now delivered to the cathode drivers on the Front assembly, to strike the gas discharge in the two energized A_6 blocks.

This condition persists for $437.5\mu s$ until the next master timing pulse, when Waveforms B and C repeat the process for the next block of stored display data.

At any time during the cycle, the CPU may force Write mode. This will not disturb the scan from M41B, but XDDSP will reset M32 outputs to Logic- \mathcal{D} (M32-1/13). However, the speed of byte transfer from the CPU ensures that the data being transferred is not visible on the displays. Subsequently, each block will be driven by its new stored data.



6.3.4.5 Display Segment Drive (Circuit Diagram 430558 Page 11.1-2)

The strobed segment signals from the Digital Assembly are input to the Front Assembly on J1 pins 67-75 (MODE display) and J1 pins 82-90 (OUTPUT display). These are already synchronized to their blocks by the 4-bit block scan MUX A_{3-0} within the Digital assembly.

For eac's block in sequence, the appropriate segment bit-pattern is set at the input to the segment drivers. For bits at Logic-1, the rise is passed through line capacitors to reverse-bias the DC restoration diodes and forward bias their driver-transistor bases. The segment cathodes are pulled down to -170V by the resultant collector currents, from their quiescent -70V. The correct block anode is simultaneously lifted from -70V to +5V by its anode driver transistor, striking the gas discharge and displaying its digit. For bits at Logic-Ø the cathode drivers remain cut off. The above action proceeds for both displays simultaneously. The anode driver transistor energizes its corresponding block anode on both displays, at the same time as the cathode drivers are loaded with the correct block bit-pattern for their own display.

The cathode driver emitter resistors control the segment cathode currents for uniform brilliance of all segments.

During change-over between blocks, all segment inputs at Logic-1 are returned to Logic- \emptyset by the inter-digit blanking strobes M42/43/45/46 on the Digital assembly. This turns off the drive transistors and blanks the display. The high scan frequency and persistence of the operator's vision prevents the blanking being observed on the display.



The comma is the ninth segment (i) in each of the numerical display blocks. It cannot fit into a block's byte in memory, as there are only eight bits per byte. But all the comma information can be stored in a single byte of memory in the RAM (RAM address 01100). This is possible although there are nine numerical blocks, because the ninth block never requires a comma. Legend blocks A_{10} and A_{11} do not have a segment (i).

The RAM COMMA data is updated by the CPU in Write mode, and is read out (as though it were another display block) by M41B scan 0110 during the master display pulse (Waveform B sets RAM A_4 input to Logic-Ø). The same MUX combination 0110 selects S_6 output from M3 decoder on the Front Assembly, which sets the signal COMMA STRB to Logic-Ø.

Thus for the duration of $S_6 = 0$, (500µs); the COMMA data is on the RAM data bus, but the blanking gates prevent it reaching segments (a)-(h).

6.3.4.7 Comma Drive Multiplexing

The COMMA STRB signal is inverted and combined with the Data Loading Strobe at M30-13 as a Logic-Ø pulse, whose positive-going edge clocks the comma data into latches M14/15, approximately 30µsec after it has been loaded on to the RAM data bus. The permanently-enabled ouputs from these latches are input as $X_{0.7}$ into the 8-into-1 multiplexer M13 during a complete MUX scan until the next COMMA STRB signal.

The block-multiplex scan from M41B selects the correct X input to synchronize with activation of its display block anode. This is output from M13-14 (Z), into blanking gates M12.

Comma information is blanked during COMMA STRB, and by inter-digit blanking during display-block change-over (M12-7).

The Comma drive line from M12-5 to the front panel, via J2-88, controls segment (i) cathode driver for the OUTPUT display.

If commas are required on the MODE display (e.g. in 'Spec' operating mode +Lim or -Lim) they will always be in the same display blocks as the OUTPUT display. When this mode is selected, the CPU pulses the $\overline{\text{COMMAS}}$ line to Logic-Ø at the same time as Address line A_0 goes to Logic-1. Tristate buffer outputs M1-11 and 13 go to +5V, setting M2-13 output to +5V (Logic-1). Outputs M1-13 and M1-11 go tristate when the $\overline{\text{COMMAS}}$ line returns to Logic-1, leaving M2-13 latched to +5V by the positive feedback action of R11. So M44-2 enables the comma data to the MODE display segment driver, via J2-73, to copy the OUTPUT display commas on to the MODE display.

When MODE display commas are not required, Logic- \emptyset (0V) is set on A₀ with COMMAS signal at Logic- \emptyset . Thus M2-13 latches to Logic- \emptyset and M44-2 disables the flow of comma data to the MODE display.



6.4 ANALOG CONTROL INTERFACE

The circuitry described in this section performs the following functions:

- Provides a two-way interface via a serial data link between outguard digital processing and in-guard analog control circuitry on the reference divider assembly (*see Fig. 6.14*).
- Monitors the CPU operation, serial transfer, digital supply failure and restart operations (watchdog), imposing a controlled safety default condition if there is a danger of losing digital control of the analog functions.

A manual reset of the safety monitor is provided on the front panel (see Fig. 6.17).

6.4.1 GENERAL

Safety and Control information is input from Digital (400796) and Front (400558) Assemblies to out-guard circuits located on the Analog Interface Assembly (400648), processed and transferred across the 'Guard' isolation barrier to in-guard circuits in the Reference Divider Assembly (400652). After further processing in the Reference Divider Assembly, safety and control information is output to the following assemblies:

- Sine Source Assembly (400446),
- AC Assembly (400844),
- PA Assembly (400618),
- DC Assembly (400536),
- Current/Ohms Assembly (400614), and
- High Voltage Assembly (400537).

Certain selected 'Status' signals, originating in the analog assemblies, are returned to the CPU during the data transfer. Thus, the data link forms a continuous loop, as shown in Fig.6.14.

6.4.2 SERIAL DATA TRANSFER (Fig. 6.14) (Circuit Diagrams: 430796 Page 11.2-2, 430648 Page 11.3-3, 430652 Pages 11.4-4 and 11.4-5)

A bi-directional serial data link passes information across the guard isolation screen; passing CPU commands to control the in-guard analog circuitry, and returning critical status signals from the guarded circuits back to the CPU.

The link is managed by a synchronous serial data adaptor (SSDA) which, having first been loaded with three bytes of control instructions by the microprocessor; transmits the resultant 24-bit word across guard one bit at a time, via its Tx DATA channel.

The 48 bits necessary to control the analog circuitry thus require two successive 24-bit transmissions.

Simultaneously with each 24-bit transmission, the SSDA receives a 24-bit word via its Rx DATA channel, enabling the CPU to parity-check its returned data, and obtain the status of the analog functions.

6.4.2.1 The Transfer Cycle (Fig. 6.14)

The CPU uses an address-code signal $\overline{\text{AN I/F STRT}}$ (Analog Interface Start) to initiate each 24-bit shift, by triggering a separate clock generator (M2, M3, M4) which produces a burst of 24 clocks per shift. Data is clocked in a serial string through a continuous loop comprising:

- the 48-bit, serial in/parallel out, analog control shift register;
- the 16-bit, parallel in/serial out, status shift register;
- back to the SSDA receiver (Rx DATA).

The serial data string is correctly located after two 24-bit shifts, so then the SSDA generates a strobe pulse which:

a. Transfers the data present in the serial data string of the six 8-bit analog-control shift registers (M27, M25, M31, M19, M30, M15) into their enabled parallel output registers and onto the analog control bus.

When the strobe ends, further transfer is disabled and the registers' output data is latched.

b. Injects the status data at each of the 8-bit parallel inputs of the two status shift registers (M18, M22) into corresponding locations in the serial data string.

When the strobe ends, the parallel inputs to the status registers are disabled.

After the strobe pulse, the CPU initiates a further circulation of serial data (including the status data), in order to obtain the status data and return the analog control bits to the SSDA Rx DATA register for parity checking by the CPU.

This extra (confimatory) circulation requires three more 24-bit shifts, so a complete data transfer consists of five shifts. If no error is detected, the SSDA provides a trigger-enable to allow updates to prevent activation (BARK) of the watchdog circuits.

If an error is detected on the first transfer, the CPU activates a second complete transfer, and then a third if an error is detected on the second. If the error persists after the third transfer, the trigger-enable is withheld, and the instrument will shut down under the control of the 'Watchdog' safety monitor.

All interfacing between out-guard and in-guard circuits is achieved using electrically-isolating opto-couplers.

6.4.2.2 Data Transfer Organization (Fig. 6.15)

Data is transferred serially via the SSDA, control registers and status registers as directed by the CPU.

The exchange of data between the CPU and SSDA is made in bytes of 8 bits on the instrument data bus, each exchange comprising three bytes (24 bits) of parallel data.

The shifts of serial data through the in-guard circuit are synchronized by clocks which are controlled from the CPU, and the SSDA Rx return registers are cleared when read by the CPU.

Once the in-guard serial data is correctly positioned at the inputs to the control registers, the SSDA generates a strobe which enables its transfer to the parallel outputs of the control registers. The same strobe enables injection of the data on the parallel inputs of the status registers into the serial data string.

The transfer operation requires five serial data shifts, each of three bytes, through the registers. During this operation: the control registers are loaded with bytes of new data (ND); the status registers are loaded with new status data (NS); and the whole of the ND and NS data is returned to the CPU, which:

- a. verifies that the analog control bits of the serial data string return to the SSDA Rx DATA register without error. This indicates that at least, the correct bit pattern was applied to the analog control register inputs at the time the strobe was generated.
- b. acts upon the status data received.

6.4.2.3 Transfer Sequence

The sequence of events in the transfer operation is as follows, referring to Fig. 6.15:

- a. Three bytes of new data, ND1, ND2 and ND3 are loaded into the SSDA transmitter registers; this data is destined for control registers D1, D2 and D3. The SSDA receiver registers were cleared when last read by the CPU.
- b. A burst of 24 clock pulses, initiated by the CPU, shifts all data three bytes to the right. After the shift is completed, the transmitter registers are loaded with new data bytes ND4, ND5 and ND6 (destined for control registers D4, D5 and D6). During this period, no transfers are made between the serial data string and the parallel control or status registers.
- c. A second burst of 24 clock pulses again shifts all data three bytes to the right. New data bytes ND1 to ND6 are now correctly positioned in control registers D1 - D6. After completion of the shift, three dummy bytes are loaded into the transmitter registers. Old data in the receiver register is ignored.
- d. With new data bytes ND1 to ND6 correctly located, the SSDA generates a strobe pulse. This pulse:
 - i. latches the 48 bits of bytes ND1 to ND6 at the parallel outputs of control registers D1 to D6;
 - ii. enables the parallel inputs of status registers S1 and S2, loading two new status bytes NS1 and NS2 and clearing old data OD5 and OD6 from the registers.
- e. A third burst of 24 clocks again shifts all data three bytes to the right. The CPU reads bytes NS1, NS2 and ND1 from the SSDA receiver registers (the CPU may take immediate action on NS returns). After the shift is complete, new data bytes ND1, ND2 and ND3 are re-loaded into the transmitter registers.

- f. A fourth burst of 24 clocks again shifts all data three bytes to the right. The CPU reads bytes ND2, ND3 and ND4 from the receiver registers. After the shift is complete, new data bytes ND4, ND5 and ND6 are re-loaded into the transmitter registers.
- g. A fifth burst of 24 clocks again shifts all data three bytes to the right. Bytes ND5 and ND6 are read from the receiver registers. The CPU has now read all new data and status bytes and the transfer sequence ends. If an error is detected between new data transmitted and new data received, the transfer process is repeated; three attempts are allowed before a fault condition is declared.

6.4.3 SYNCHRONOUS SERIAL-DATA ADAPTOR (Circuit Diagram 430648 Page 11.3-3)

6.4.3.1 SSDA Initialization

When power supplies are first switched on or an external reset signal EXT RST is applied, the signal \overrightarrow{PWR} ON RST (Power On Reset) is held at Logic-Ø for approximately 8ms.

During this period, the SSDA is latched in a reset condition to prevent erroneous output transitions at its Tx and Rx interfaces; the internal transmit registers are inhibited to prevent the loading of data from the data bus and the SSDA strobe output is held at Logic-1.

After <u>PWR ON RST</u> returns to Logic-1; the instrument state is initialized by the firmware program. This routine clears the latches, registers and SSDA strobe.

6.4.3.2 Parallel Data Input From CPU

The conditions for parallel data on the data bus to be accepted by the SSDA are as follows:

- a. Chip-select SSDA CS at Logic-Ø.
- **b.** Read/Write command R/\overline{W} at Logic-Ø. This controls the direction of data flow via the Data Bus through the SSDA input/output port. When R/\overline{W} is at Logic-Ø, data on the Data Bus is written into a selected register within the SSDA.
- c. The memory clock 'MEM CLK' 682.6kHz square wave synchronizes the SSDA operating cycle to that of the CPU.

With register address bit Ao at Logic-1 and input conditions present as above, the SSDA accepts data from the data bus into a 3-byte internal FIFO register. The data is entered over several MEM CLK cycles and stored in the FIFO register in readiness for serial transmission from the SSDA.

When the address bit A_0 is at Logic-Ø, data transferred into the SSDA are recognised as programming instructions. The SSDA is programmed as part of the initialization routine. For details of 'Control Byte' operation, refer to Motorola 6852 data sheet.



6.4.3.3 Parallel Data Output to CPU

The conditions for data to be read back from the SSDA on to the data bus are as follows:

- Chip-select SSDA CS at Logic-Ø.
- Read/Write command R/\overline{W} at Logic-1.
- Memory clock, MEM CLK, present.

The data read from the SSDA may be from one of two sources, selection being made by address bit A_0 :

- With A₀ at Logic-1, received data from the serial data input FIFO is transferred to the data bus.
- With A_0 at Logic-Ø, the CPU reads an internal SSDA status register.

6.4.3.4 Serial Data Transmission

Serial data transmission is controlled by the $\overline{\text{CTS}}$ (clear to send) input to the SSDA. Transmission is inhibited by $\overline{\text{CTS}}$ at Logic-1, and enabled when $\overline{\text{CTS}}$ is set to Logic-Ø by the CPU address-code signal $\overline{\text{AN I/F STRT}}$. The first serial bit is transmitted by the negative transition of the first full positive Tx clock pulse (256 kHz) after $\overline{\text{CTS}}$ has been set to Logic-Ø. $\overline{\text{CTS}}$ is held at Logic-Ø by the $\overline{\text{AN I/F STRT}}$ latch for the duration of 24 full Tx clock pulses, thus enabling the serial shift transmission of the 24 data bits from the Tx Data FIFO in the SSDA.

6.4.3.5 Serial Data Reception

Serial data is received by the SSDA, controlled by the \overline{DCD} (data carrier detect) level and clocked by Rx CLOCK. \overline{DCD} is common to the transmit control \overline{CTS} so that transmission to, and reception from the serial/parallel shift registers is synchronous. Both Rx CLOCK and Tx CLOCK have the same frequency but Rx CLOCK is inverted with respect to the latter. The first bit arriving at its Rx DATA input is clocked into the SSDA Receive FIFO register on the positive transition of the first full Rx clock after \overline{DCD} is set to Logic- \emptyset .

6.4.4 SSDA CLOCK GENERATION

Serial data is transmitted and received in bursts of 24 data bits. Three clocks are used to time the flow of bits, ensuring that:

- Data has time to settle before being clocked along the shift registers.
- The first Rx data sample is taken before it is lost by the first bitshift.
- Subsequent Rx data has time to settle before being sampled by the SSDA.
- Exactly 24 bits are shifted in each burst.

6.4.4.1 SSDA, Tx and Rx Clock Action (Fig. 6.16)

The three clocks are derived from the 256 kHz square wave output from the 13-bit counter. The 256 kHz squarewave is used directly as the signal '**Tx CLOCK**' into the SSDA. (Refer to Circuit Diagram 430648 *Page 11.3-2* - M15-14).

After $\overline{\text{CTS}}$ is set to Logic-Ø, the negative transition of the first full positive pulse triggers the first serial Tx data bit setup. (Refer to *Fig. 6.16* Waveforms G and H).

'Rx CLOCK' is an inverted version of the 256kHz squarewave. After \overline{DCD} is set to Logic-Ø, the positive transition of the first full Rx clock cycle triggers the SSDA. The SSDA thus samples the first Rx data bit before the SSDA clock triggers the shift registers. (*Fig. 6.16* Waveforms K and J).

'SSDA CLOCK' is also an inverted version of the 256kHz squarewave. The inversion allows approximately 2ms of data setup time for all serial data bits prior to clocking the data along the shift registers. SSDA CLOCK is gated at M2-3 by the action of M3-12 to ensure that the first Rx data is sampled before it is lost by the first bit-shift. 24 clock pulses are counted by M4, allowing 24 bits to be shifted before resetting the Analog Interface Start latch M2-11 (TP3) to Logic-1.

(Refer to Fig. 6.16 Waveform I).

6.4.4.2 SSDA Clock Circuitry (Circuit Diagram 430648 Page 11.3-3)

The following paragraphs describe the action of the SSDA clock generator circuitry.

The action of the SSDA clock generator is initiated by the command $\overline{\text{AN I/F STRT}}$ from the CPU. This occurs after the parallel data has been loaded into the SSDA transmit registers from the data bus. The Logic-Ø pulse of $\overline{\text{AN IF STRT}}$ sets flip-flop M2-10/11 to give a Logic-Ø at TP3 which then:

- Sets the D input level of flip-flop M3-5;
- Removes 'SET' to enable shift register M3 at M3-6 and M3-8;
- Removes 'RESET' to enable counters M4 at M4-7 and M4-15. (*Refer to Fig. 6.16* Waveforms A and C).

At the next rising edge of the inverted 256 kHz (Rx CLOCK) from M43-8 after $\overline{\text{AN I/F STRT}}$, the shift register M3 is clocked but only M3-1 'Q' output changes state to Logic-Ø. This is applied to the SSDA $\overline{\text{CTS}}$ and $\overline{\text{DCD}}$ inputs, thus releasing the inhibits on the SSDA transmit and receive registers. (*Refer to Fig. 6.16* Waveforms D and E).

At the next (second) rising edge of the clock to M3, M3-12 changes to Logic-1. This allows NAND M2-3 to pass 256 kHz clock pulses via buffer M5-12 to the Reference Divider Assembly to shift the serial data string along the analog-control and status registers. (*Refer to Fig. 6.16* Waveforms D, F and I).

The 256 kHz clock at NAND M2-3 is applied to the 4-bit up-counter clock input at M4-1, each rising edge causing the counter to increment by 1.

.

The divide-by-16 output M4-6 is applied to enable M4 at its M4-10 input; the falling edge occurring at count-16 and incrementing the second counter to produce, at M4-11, a Logic-1 output. Later, at count-24, M4-6 changes again to Logic-1, and together with M4-11 output, gives a Logic-Ø from NAND M2-4, causing the following actions:

- a. Flip-flop M2-12 is reset to give Logic-1 at TP3.
- b. The Logic-1 at TP3 sets shift register M3 to give:
 - i. Logic-1 at M3-1, thus inhibiting $\overline{\text{DCD}}$ and $\overline{\text{CTS}}$;

- ii. Logic-Ø at M3-12, disabling NAND M2-3 and thus stopping any further SSDA clocks.
- c. The Logic-1 at TP3 resets the up-counters M4 causing:
 - i. the counter outputs to fall to Logic-Ø, inhibiting further counting;
 - ii. NAND M2-5 to rise to Logic-1, re-setting flip-flop M2-12 to prepare for the next AN I/F STRT input.

(Refer to Fig. 6.16 Waveforms I, B, C, E and F).



6.4.5 SERIAL/PARALLEL CONVERTER

(Circuit Diagram 430652 Pages 11.4-4 and 11.4-5)

Serial control data transmitted from the SSDA (Analog Interface Assembly), together with their control signals (SSDA strobe and SSDA clock), enter the Reference Divider Assembly via the Mother Assembly.

The data and signals cross the isolation barrier through opto-isolators M6, M7 and M8 into guard.

Serial control and status data is returned out of guard to the SSDA receiver via opto-isolator M1.

6.4.5.1 Logic Levels

The nominal logic levels (Logic-1 = +5V, Logic- \emptyset = 0V) used in the out-guard SSDA circuits, are offset at the opto-isolator outputs to:

$$Logic-1 = 10V$$
, $Logic-Ø = 15V$;

and level-shifted for the in-guard circuitry to:

Logic-1=0V,
$$Logic-\emptyset = 15V$$

6.4.5.2 Serial-In/Parallel-Out Control-Data Convertors

Six 8-bit serial shift registers M27, M25, M31, M19, M30 and M15 each have latchable parallel outputs. Their serial "D" inputs and "Q's" outputs are cascaded to form a single 48-bit serial shift register. M27 receives 'serial data in' from M8 via the level-shifting buffer M36-4, and M15 passes serial data on to the Parallel-in/Serial-out Status-Data converters.

6.4.5.3 Parallel-In/Serial-Out Status-Data Converters

Two 8-bit serial shift registers M18 and M22 each have parallel inputs. M18 serial "Ds" input accepts serial data from M15; M18 "Q8" output is cascaded to M22 "Ds" input; and M22 "Q8" output delivers SERIAL DATA OUT to buffer M11-11 and back to the SSDA via M1 opto-isolator.

M18 and M22 thus form a 16-bit serial shift register whose 16 parallel inputs' states can be inserted into the serial data string.

6.4.5.4 Serial Data Cycling

The serial data, organized into five blocks of three bytes (*Refer to Section 6.4.2.2*), is accompanied by synchronized bursts of 24 clocks. The output from opto-coupler M7 is buffered via level-shifter M36-2 and then inverted at M14-6. The timing of the positive clock edges allows all bits of serial data (distributed throughout the shift registers) to stabilize before being clocked on.

After the CPU has generated two bursts of data and clock pulses, the serial control data has shifted into the correct positions in control registers M27, M25, M31, M19, M30 and M15. So before the third

burst of three bytes, the SSDA produces a strobe which writes the control data into their parallel outputs. Simultaneously, the strobe also fills the 16-bit serial register of M18 and M22 with the status data present on their parallel inputs.

When the strobe ends, further transfers between serial and parallel registers are disabled. The new control data remains latched in the parallel control registers, and the new status data is in the serial status register ready for shifting to the SSDA Rx DATA register through guard.

The control and status bits in the registers are then circulated by three further bursts of clock pulses, until the CPU has read both the new status data and all the control data that were written by the strobe. Verification that the returned control data is identical to the transmitted data, ends the transfer.

If after three attempts, the returned data does not match the transmitted data; the CPU omits to re-trigger monostable M10 in the Reference Divider Assembly. M10 times out and allows the signal BARK DEL to go to Logic-Ø, disabling the 48 control data outputs by 'tri-stating' the registers M27, M25, M31, M19, M30 and M15.

6.4.5.5 Parallel Control-Data Outputs and Status-Data Inputs

The data latched in M27, M25, M31, M19, M30 and M15 outputs control the operation of the Analog circuitry. The effects are therefore described in the sub-sections relevant to their destinations.

As this is a multi-purpose converter, designed for use in more than one model of instrument, some of the control and status lines are not used.

6.4.6 SAFETY MONITOR (WATCHDOG) (Fig.6.17)

6.4.6.1 Watchdog Signals

The watchdog circuits continuously monitor the CPU/SSDA functional process. Detection of a processor malfunction by the watchdog results in the following actions:

- a. BARK. This signal:
 - i. removes the drive from the primary of the High Voltage (1kV) transformer,
 - ii. disables the 400V Power Supply, and
 - iii. disconnects the Current Assembly output from the instrument output terminals.
- **b. BARK.** This is returned as a status bit to the CPU via the SSDA to signal a failure.
- c. BARK DELAYED. This occurs 47ms after BARK and disconnects the AC Voltage Power and Sense circuits from the instrument output terminals.
- d. **BARK DELAYED**. This signal disables the registers of the serial/parallel data converters.

6.4.6.2 Effects at Power-on

The watchdog outputs are manipulated by the power-on reset circuits as follows:

- BARK DELAYED and BARK DELAYED are held active for 80ms from power-on and then are allowed revert to the inactive state only after two SSDA strobes have been detected.
- BARK is forced active until CPU/SSDA functioning has been verified; the latter must occur within 470ms of power-on.
- BARK is held inactive for 470ms from power-on, after which it provides a FAIL message to the CPU.

6.4.6.3 Effects after 'Reset'

Operation of the Reset control on the front panel provides a further 100ms period for the CPU/SSDA functional process to settle, during which time the watchdog circuits must verify correct functioning before their outputs are reset.

6.4.6.4 Watchdog Trip Action

The watchdog is tripped if the system fails to transmit analog-control updates to the analog circuitry. The updates are of two types:

- Transfer of 'Output value' data via the Analog Interface comparators,
- Transfer of analog switching data via the SSDA every 40ms.

The CPU generates pulses at 8ms intervals to verify that the correct output value has been latched into the Analog Interface comparators. These pulses are allowed to pass into guard only if the SSDA verifies that the analog switching data is being transferred normally at 40ms intervals. Once in guard, the pulses prevent the watchdog flip-flops from generating their four BARK output signals, by retriggering a monostable (M10-4: 18ms) to hold it in its unstable state.

If two or more pulses are missing, M10 releases the hold, and the watchdog flip-flops 'Bark', activating the safety circuitry. They will be missing if the output value comparators are incorrectly updated; if the SSDA fails to generate 'Transmit' pulses for a period exceeding 470ms; or if the CPU crashes.

6.4.7 WATCHDOG CIRCUITRY

6.4.7.1 Out-Guard Watchdog (Circuit Diagrams 430648 Section 11.3 and 430652 Section 11.4)

The CPU verifies the validity of each serial-interface transfer by giving the SSDA an instruction to generate a 'Watchdog Enable' trigger. This 'W.DOG ENBL SET' pulse (M44-7 on page 11.3-3), triggers watchdog-enabling monostable M29-11 (page 11.3-1).

W.DOG ENBL SET triggering and retriggering extends the natural (470ms) unstable state of M29 indefinitely. Unless the retriggers fail, the M29-9 output (W. DOG ENABLE) remains at Logic-Ø. Absence of W.DOG ENBL SET retriggers, for longer than 470ms, allows M29-9 to restabilize to Logic-1.

W.DOG ENABLE is inverted at M43-3 and applied to NAND gate M46-12 (*page 11.3-4*).

During each successful processor cycle, the CPU addresses M51-9 (Digital Assembly *page 11.2-2*). The resulting low active pulses at 8ms intervals are inverted, and gated with WRT STRB to generate the active-low signal $\overline{W.DOG}$ at M49-11.

 $\overline{W.DOG}$ travels via the Mother Assembly to the Analog Interface Assembly to be gated with the W.DOG ENABLE signal at NAND M46 (*page 11.3.4*). The resulting signal at M46-13, W.DOG, consists of positive-going pulses at 8ms intervals when the CPU/SSDA system is working normally, or a Logic-1 level if the SSDA fails.

The W.DOG signal travels via the Mother Assembly to be passed into guard on the Reference Divider Assembly (Opto-coupler M9 on *page 11.4-5*).

6.4.7.2 In-Guard Watchdog

(Circuit Diagram 430652 Page 11.4-5)

NOTE:

The operating levels of the in-guard CMOS circuits are negatively displaced as follows (nominal voltages):

Opto-coupler output circuits

Logic-1: -10VDC Logic-Ø: -15VDC

Digital CMOS circuits

Logic-1: 0V Logic-Ø: -15VDC

Level-shifter M36 carries out the interfacing between these two levels.

The 'W.DOG' signal is opto-coupled into guard by M9. During normal operation: the W.DOG in-guard positive-going pulses, at 8ms intervals, keep re-triggering the monostable M10-4 to give a continuous Logic-Ø at M10-7. The 18ms unstable state of M10 allows for one pulse to be absent, but if two or more pulses are missing, M10 resets, taking M10-7 to Logic-1.

The logic level from M10-7 is connected directly to the set input of flip-flop M13-6. With the reset input to M13-4 held at Logic- \emptyset during normal operation, the output conditions of M13-1 and M13-2 are as follows:

- Set input M13-6 = Logic-Ø (no fault); M13-1 (Q) = Logic-Ø - BARK not active M13-2 (Q) = Logic-1 - BARK not active
- Set input M13-6 = Logic-1 (malfunction); M13-1 (Q) = Logic-1 - BARK active M13-2 (Q) = Logic-Ø - BARK active

The action of M13-2 changing to Logic-Ø triggers the monostable M10-11 which has a relaxation time of 47ms. After 47ms, M10-9 output clocks flip-flop M13-11 to give the command BARK DEL from M13-13 and BARK DEL from inverter M14-12.

6.4.7.3 Power-On Reset

(Circuit Diagram 430652 Page 11.4-5)

When power is first applied, the build-up of the 15V supply forces shift register M37 Set inputs to Logic-Ø, but its Reset inputs are held at Logic-1 by the charging action of R122/C7.

So M37 is forced into reset state for about 80ms:

- M37-2 imposes Logic-1 at M13-8 Set input.
- M37-1 at Logic-Ø holds M10 inactive at M10-3, thus preventing random triggering at M10-4 from erratic W.DOG inputs, as the SSDA/CPU functions start up. 'Q' output M10-7 holds M13-6 Set input at Logic-1.

Also, the Reset inputs M13-4 and M13-10 are held at Logic-1 for a period of 470ms from power-on by the signal \overline{FPRST} , generated by the power-on reset action of M53 on the Digital Assembly. (page 11.2-2).

Therefore, the Sct/Reset inputs M13-8/M13-10, initially both at Logic-1, force M13-13 output to Logic-1 to give active BARK DELAYED and BARK DELAYED outputs.

The Set/Reset inputs M13-6 and M13-4, also initially at Logic-1, force:

- M13-1 to Logic-1 (Active BARK), and
- M13-2 to Logic-1 (Non-active BARK).

The output states of M37 (M37-1 = Logic- \emptyset , M37-2 = Logic-1) remain unchanged after the 80ms time constant at M37 Reset inputs, but then M37-11 is free to be triggered from the SSDA strobe input. Two strobe inputs must occur before M37-1 clocks to Logic-1 and M37-2 to Logic- \emptyset . M13-13 now changes to Logic- \emptyset , making BARK DELAYED and BARK DELAYED inactive, and the inhibit is removed from M10-3.

The outputs M13-1 and M13-2 remain unchanged until M10-7 falls to Logic-Ø by the clocking action of pulses on the W.DOG input. This must occur before M13-4 returns to Logic-Ø (at 470ms from power-on) for BARK to be made inactive, otherwise BARK remains active and \overline{BARK} is set to Logic-Ø, producing a fail status bit which is passed to the CPU.

6.4.7.4 Malfunction

(Fig 6.17)

Any malfunction which introduces one of the following conditions will cause the watchdog to bark:

- a. CPU WRT STRB fails at Logic-Ø.
- b. M51 on the Digital Assembly does not receive the address to activate M51-9.
- c. Failure of transmission of bursts of the W.DOG ENABLE SET pulses from the SSDA to M29 (The SSDA is not transferring serial data).
- d. The SSDA Strobe is not triggering M37.
- e. W.DOG pulses are not triggering M10.

As well as these failures the CPU is informed, via SSDA Status byte transfer, of certain analog malfunctions. Subsequent CPU action can include deliberate activation of the watchdog by omitting to address M51 as in (b) above.

6.4.7.5 Reset

ine

nf

- Once the watchdog has 'Barked' it can be reset, if the malfunction has cleared, by pressing the Reset control on the front panel.
 - The Reset input to the watchdog circuit, FP RST, is active for 100ms after pressing the Reset key. (M53-9 on Digital Assembly *page 112-2*). During this period, the Reset inputs at M13-4 and M13-10 are held at Logic-1, allowing the correct pulse inputs from the processor and SSDA to hold M13-6 at Logic- \emptyset , and to reset BARK DEL at M13-13 to Logic- \emptyset . The watchdog will not reset if the malfunction persists.







6.5

The out-guard circuitry described in this section performs the following functions:

Assembly.

- .

The in-guard circuitry is located on the Reference Divider Assembly.

PRECISION DIVIDER

· Receives and latches the demanded output value from the CPU in the form of a 25-bit word.

· Generates a continuous 13-bit up-count from the 1.024MHz Master Clock (8ms count cycle).

• Compares the 13-bit count with the 13 most-significant bits of the 25-bit word, generating 'Set' and 'Reset' pulses. These are transferred into guard to trigger the 'Most Significant' JFET switch in the Reference Divider.

• Compares the 12 most-significant bits of the count with the 12 least-significant bits of the 25-bit word, generating 'Set' and 'Reset' pulses. These are transferred into guard to trigger the 'Least-Significant' JFET switch in the Reference Divider.

The out-guard circuitry is located on the Analogue Interface

The in-guard circuitry performs the following functions:

• Provides a Master Reference Voltage (20.6V) which is chopped by the 'Most Significant' JFET switch to generate a square-wave, whose Mark/Period ratio is controlled by the 13 most-significant bits of the 25-bit word. A 7-pole Bessel filter smooths the square-wave to provide a DC voltage, whose value varies directly as the Mark/Period ratio of the MSB square-wave.

Provides a Buffered Reference Voltage (8.83V) which is chopped by the 'Least-Significant' JFET switch to generate a square-wave, whose Mark/Period ratio is controlled by the 12 least-significant bits of the 25-bit word. A 3-pole Bessel filter smooths the square-wave to provide a DC voltage, whose value varies directly as the Mark/Period ratio of the LSB square-wave.

Conditions the two DC voltages produced by the Bessel filters, delivering them via full 4-wire connections to be summed on either the DC assembly (for DC output selections) or on the AC assembly (for AC outputs) as a DC 'Working Reference'.

The value of this reference voltage is accurately proportional to the value demanded by the CPU's 25-bit word. For DC outputs, with polarity changeover switching, it can have values between +20V and -20V (including zero); but as a reference for AC outputs, its value lies between +0.126V and +2.79V.

For AC outputs only, the in-guard circuitry digitally generates a stepped AC reference voltage whose peak value is equal to the DC Working Reference Voltage. This gives the Sense/Reference Comparator (described in sub-section 9.5) the considerable advantage of comparing AC Sense against AC Reference. (If AC were compared with DC, small DC off-sets would magnify and lead to 'DC turnover' errors). The AC waveform is constructed in ten steps by a digitally controlled switching network. It has been given the name 'Quasi-Sinewave''.

6.5.1 PRECISION DIVIDER COMPARATORS

(Circuit Diagram No. 430648 Section 11.3)

6.5.1.1 General (Figs. 6.18 and 6.19)

The comparators are designed as a means of translating a binary word into the accurately defined Mark/Period ratio of a square-wave. The ratio of the square-wave's average value to its peak value subsequently defines the division ratio applied to the Master Reference, and must be adjustable at high resolution.

The required decimal resolution translates into a 25-bit binary word, each bit needing to exert control of the division ratio. A single comparator of this length would require more than 30 million clocks to scan, which at sensible clock frequencies would occupy several seconds. To filter out the resultant chopping frequency would require large and expensive components, and force unrealistic operational time constraints.

In the Datron Precision Divider, the 25-bit word is split into two parts (13 most-significant bits - MSB; 12 least-significant bits - LSB), a scan-cycling frequency as high as 125Hz is obtained.

Both MSB and LSB comparators are scanned concurrently by the same 13-bit counter, forming two separate square-waves. These act on two separate reference divider switches and filters to generate two separate DC voltages which are subsequently recombined, giving the required resolution.

In summary, the two comparators translate information from the CPU into time-related pulses which control mark/period switching in the reference divider. One comparator operates on the thirteen most-significant bits of CPU data; the other deals with the twelve least-significant bits. The comparators perform concurrently, cycling continuously at 125Hz, taking 8ms per full count.

At the start of each 8ms counting period, each comparator generates a SET pulse to start its reference divider 'Mark' element. Then after precisely-measured delay times, each generates a RESET pulse to terminate the 'Mark', and start the 'Space'.

At each 8ms full-count, the clock resets and continues up-counting from zero.

6.5.1.2 Comparator Operation (Fig. 6.18)

The MSB and LSB Data Buffers are periodically loaded and latched with binary 'Demanded Output Value' data under the control of the CPU.

At the end of each comparator counting cycle, the 13-bit counter $\overline{FULL \ COUNT}$ output enables the generation of set pulses $\overline{SET \ 1}$, $\overline{SET \ 2}$ and $\overline{SET \ 3}$ by the MSB and LSB 'Sync Logic' circuits.

FULL COUNT also generates the LOAD command. This writes the data, currently latched in the buffers, into working data latches which form the 13-bit and 12-bit Data Registers, updating the earlier 'Demanded Output Value' which is resident in the comparator.

The MSB and LSB comparators translate this binary data into 'RESET' pulses, whose time relationships to the 'SET' pulses are established by the value of their binary words.

6.5.1.3 13-Bit (MSB) Comparator (Circuit Diagram No. 430648 Page 11.3-2)

The 13 binary outputs of the up-counter scan the 13 Exclusive-OR elements of the MSB Comparator. With the least-significant bit at 512kHz, and the most-significant at 125Hz, the 8ms scan time thus divides into 8192 time elements, each of 977ns.

Each time element has a unique binary code, incrementing by one bit on its predecessor. When this coincides with the bit-pattern set in the data register, the comparator provides an output pulse to the MSB sync logic. The latter generates reset pulses $\overline{\text{RST 1}}$ and $\overline{\text{RST 2}}$ in synchronism with the signal SYNC1 (2.048MHz).

6.5.1.4 12-Bit (LSB) Comparator (Circuit Diagram No. 430648 Page 11.3-1)

This functions in the same manner as the MSB comparator, but scanning only twelve bits over the same 8ms counting period, thus accommodating 4096 time elements of 1954ns for each binary increment.

SYNC2 pulses, generated in the MSB Sync Logic circuitry at half the rate of SYNC1, synchronize the $\overline{\text{RST3}}$ output from the LSB Sync Logic.

6.5.2 COMPARATOR CIRCUIT ACTION

6.5.2.1 Input Data Latches (Circuit Diagram 430648 Pages 11.3-1 and 11.3-2)

The input buffered data latches M31 to M34 and M37 to M39 receive 27 data bits in four bytes from the buffered data bus. Latches are selected by signals REF DIV 1, 2, 3 or 4 from the memory address decoding on the digital pcb. Data is clocked to the 'Q' outputs of the latches on the positive-going edge of WRT STRB.

Data from the input latches is used as follows:

25 bits form a data word to the comparator registers M47, M48, M49 (part), M51 and M52. The remaining 3 bits from the data latches are used for separate functions:

- a. M34-5 triggers monostable M29 (part), whose Q output is inverted and buffered to provide the control UPD (OG) used in the relay drive logic for analog switching.
- **b.** M34-4 (EXT FREQ SEL) selects between the internal 16kHz synchronizing frequency and the 16kHz output from the External Frequency Input Buffer.
- c. M34-3 (BEEP) triggers the Beeper monostable M55, which is activated to draw attention to display messages.

6.5.2.2 13-Bit Counter

(Circuit Diagram 430648 Page 11.3-2) (Refer to Fig 6-20 for Waveforms)

The counter consists of three 4-bit binary counters M15, M16, M17 and J-K flip flop M42 (half dual package). The squarewave outputs from the counter are on 13 binary-coded lines, the first (leastsignificant) being a 512kHz squarewave, the others successively divided in frequency to the most significant output of 125Hz.

Bit 1 is provided by J-K flip flop M42, which toggles on each falling edge of the 1.024MHz clock to give 512kHz Q and \bar{Q} outputs. These outputs are used as follows:

- a. The two complementary 'Q' outputs together provide the leastsignificant input to the 13-bit comparator;
- **b.** The Q output controls the counting rate of M15, synchronizes M16 and M17, and is used in the gating of FULL COUNT.

Counters M15, M16 and M17 are cascaded as a 12-bit counter and are synchronously clocked by the 1.024MHz. M15 can count only when its count-enable input M15-7 is set to Logic-1 by the Q output of M42.

As M42 output is at 512kHz, clocking of M15 occurs on the rising edge of alternate 1.024MHz clocks, thus giving outputs of 256, 128, 64 and 32kHz squarewaves from M15.

Counter M16 is enabled by the carry output from M15 together with 512kHz from M42 at the count-enable pins M16-10 and M16-7 respectively, thus giving outputs of 16, 8, 4 and 2kHz squarewaves from M16.

Counter M17 functions in a similar manner to give outputs of 1kHz, 500, 250 and 125Hz squarewaves.

The 2 μ s-long 'Carry' output from M17 occurs at the end of the 125Hz output when all counter outputs are at Logic-1. The carry output is NANDed with M42Q output to give the 1 μ s-long logic command FULL COUNT. The counting cycle resets and continues, starting from bit 1.


6.5.2.3 13-Bit Comparator Action

(Circuit Diagram 430648 Page 11.3-2)

The 13-bit comparator provides a Logic-1 output at TP12 whenever a coincidence occurs between the following two sets of data:

- a. Data set in registers M47, M48 and M49-1;
- b. Data from 13-bit counter M42, M15, M16 and M17.

Twelve exclusive-OR elements M25, M26, M27 and three NOR gates of M12 are used to detect a coincidence. The data in the registers is preset by the CPU, while that presented by the 13-bit counter cycles through every binary combination possible on 13 lines.

Two coincident inputs to an exclusive-OR gate provide a Logic-Ø to the 12-input NOR gates M24/M23; full coincidence in bits 2 to 13 is shown by a Logic-Ø at NAND M13-6. Coincidence at bit 1 is shown by Logic-Ø at M12-13 and M12-4 (M12 acting as an exclusive-OR gate) as follows:

M12 INPUT PINS			OUTPUT PINS		
6	11	9/12	4	13	
0 0 1 1	1 1 0 0	0 1 0 1	0 1 0 0	0 0 1 0	Only 4 input combinations available

A $\overline{\text{BUSY}}$ signal is generated by the comparator at NAND M50-13 (TP2) when the 13-bit counter approaches full count. Bits 8 to 13 are at Logic-1 for the period of $125\mu\text{s}$ preceding the end of the counter cycle (*see Fig. 6-21*). The $\overline{\text{BUSY}}$ level is applied to the M49 D-input at pin 9 and is synchronously clocked through as the signal $\overline{\text{REF BUSY}}$ to buffer M45-2 by 1.024MHz.

As described earlier, the demanded output value is defined by the CPU to a resolution of 25 bits, contained in four data bytes. The time needed for the 4-byte transfer could allow the latches to contain

spurious data until they were fully loaded, and an inaccurate parity could be registered with the counter still running. The counter must not be interrupted, as its full count defines the 'period' of the mark-toperiod ratio used to control the division of the reference voltage. It is therefore necessary to reduce the loading time, and this is achieved by double-latching the data.

When the CPU has data to load into the input data latches, it first interrogates the comparator by enabling buffers M45 using the signal $\overrightarrow{REV DIV RD}$. The $\overrightarrow{REF BUSY}$ signal at Logic-1 (M45-3) indicates to the CPU that enough time is available to load the latches (at least 125µs remain before the LOAD pulse occurs).

If the $\overline{\text{REF BUSY}}$ signal is at Logic- \emptyset , the CPU waits until it returns to Logic-1 again.

When the $\overline{\text{REF BUSY}}$ signal is at Logic-1, the CPU loads the data by first carrying out four transfers of one byte each into the seven quad buffer latches M31 to M34, and M37 to M39. Each byte's destination is addressed by one of the chip-select signals $\overline{\text{REF.DIV.1}}$ to $\overline{\text{REF.DIV.4}}$, which enables the selected buffer latches. The data is latched by the $\overline{\text{WRT STRB}}$ signal.

Once the full 25-bit word has been latched into the buffers, it is available as a single word at the data inputs of the comparator latches M47, M48, M49, M51 and M52. The CPU again interrogates the comparator by $\overrightarrow{REFDIVRD}$, and five of the elements of M45 buffer the five most-significant data bits back to the CPU. If parity with the transmitted data is confirmed, the CPU takes no action. When the counter times out, the FULL COUNT signal is clocked through to M14-6 by $\overrightarrow{SYNC2}$ as the LOAD signal, and the new data is transferred into the comparator latches.

If the data latched in the buffers is not as transmitted, the CPU initiates the FAIL 4 message procedure to the operator.



6.5.2.4 'Most Significant Bits' SYNC Logic (Circuit Diagram 430648 Page 11.3-2) (Refer to Fig. 6.22 for Waveforms)

This circuit, M14, M6, M7 and M8, provides the following signals: SYNC 2, LOAD, SET 1, SET 2, RST 1 and RST 2.

 $\overline{\text{SYNC 2}}$ is obtained by NAND gating 1.024MHz and SYNC1 to give a synchronizing pulse at half the rate of SYNC1.

The LOAD pulse enables the 13-bit comparator registers, and is generated at M14-6 at the end of the counter's full-count output. FULL COUNT sets the D input M14-2 and the level is clocked, inverted, from M14-6 by the next two $\overline{SYNC2}$ pulses that occur.

The inverse of LOAD is used to time the pulse $\overline{\text{SET 1}}$ by NORgating at M7-4 with 1.024MHz. The M7-4 pulse is NAND-gated with SYNC1 to provide \overline{SET} 1 from M8-1. The pulse \overline{SET} 2, which occurs 977ns before \overline{SET} 1, is obtained by gating the signal FULL COUNT with 1.024MHz at NOR M7-10 and then NAND-gating at M8-10 with SYNC1.

Reset pulse generation (see Fig. 6.23) is initiated by a Logic-1 level at TP12. This can occur at any one of the 8192 binary counts of the 13-bit counter, its actual time slot depending on the binary count at which the coincidence occurs.

The coincidence level at TP12 is NAND gated at M6-8; M6-10 being at Logic-1 for all binary counts except 8191. The Logic-Ø at M6-8 is NOR-gated at M7-1 with 1.024 MHz, this is then used to select the next SYNC1 pulse via NAND M8-4 to provide the pulse $\overrightarrow{\text{RST}}$ 1.



6-34

The coincidence level at TP12 is used to set the D input at flip-flop M14-12. This level is clocked to NAND M6-5 by the next $\overline{SYNC2}$ pulse. NAND input M6-4 is at Logic-1 except when LOAD is active, thus M14-9 output is inverted at M6-6 to be NOR-gated with 1.024MHz at M7-13. This is then used to select the next SYNC1 pulse via NAND M8-10 to provide the pulse $\overline{RST2}$.

The pulse-timing example given in *Fig.6.23* shows the generation of $\overline{\text{RST} \ 1}$ and $\overline{\text{RST} \ 2}$ when coincidence occurs in the comparator at binary count = 0 (waveforms in continuous lines).

Coincidence occuring at binary count 1 causes $\overline{RST1}$ and $\overline{RST2}$ to increment in time by 977ns with respect to the $\overline{SET1}$ and $\overline{SET2}$ pulses (waveforms in broken lines).

 $\overrightarrow{RST 1}$ and $\overrightarrow{RST 2}$ are generated with the same relationship in time to the comparator coincidence when the latter occurs in any binary count time slot from 0 to 8190 (inclusive).

Note that as the comparator word increments in value, $\overline{RST 1}$ and $\overline{RST 2}$ increment in time after $\overline{SET 1}$ and $\overline{SET 2}$, which remain stationary with respect to $\overline{FULL COUNT}$ and LOAD.

RST 1 and RST 2 are inhibited when coincidence occurs at binary count 8191 to allow for the re-loading of the input registers at the end of the counter cycle. The inhibit is performed by the level of FULL COUNT going to Logic-Ø and NAND M6-10, preventing RST 1 being generated; and by flip-flop M14-5 output going to Logic-Ø for the period of the load pulse, inhibiting $\overline{RST 2}$.



6.5.2.5 12-Bit Comparator Action

(Circuit Diagram 430648 Page 11.3-1)

This functions in an identical manner to the 13-bit comparator previously described. Twelve exclusive-OR gates, M19, M20 and M21, receive the 12-bit binary output from the common counter and compare these bits with the data in the data registers.

The least-significant bit changes at a rate of 256kHz, and the mostsignificant bit at 125Hz. Coincidence occurring in any of the 4096 binary-count time slots available in the comparator cycle is shown as a Logic-Ø at TP5 for a period of 1954ns.

6.5.2.6 'Least Significant Bits' SYNC Logic (Refer to Fig. 6.24 for Waveforms)

The timing of $\overline{\text{SET 3}}$ is controlled by the $\overline{\text{FULL COUNT}}$ pulse from the 13-bit counter. The inverted $\overline{\text{FULL COUNT}}$ at M43-6 is gated with the inverted $\overline{\text{SYNC 2}}$ from M43-11 to give, at M46-1, $\overline{\text{SET 3}}$.

The comparator coincidence logic level is inverted to Logic-Ø at M12-1; M12-2 being at Logic-Ø except when FULL COUNT is low. The waveform at M12-1 lasts for 1954ns and therefore allows two consecutive $\overline{\text{SYNC 2}}$ pulses to be gated to M46-4 ($\overline{\text{RST 3}}$).

This condition exists for all $\overline{\text{RST 3}}$ timings except at the binary count of 4095; in this instance, the $\overline{\text{FULL COUNT}}$ pulse occurs after the gating of the first $\overline{\text{SYNC 2}}$ pulse, sets M12-2 to Logic-1 and so prevents the second pulse appearing at $\overline{\text{RST 3}}$. In practice, the second pulse of $\overline{\text{RST 3}}$ has no operational significance.



6.5.3 **REFERENCES and REFERENCE DIVIDER** (Circuit Diagrams 430652 Section 11.4) (Refer also to Fig. 6.19)

The set and reset pulses from the precision divider comparators control the timing of JFET switches, which in turn chop the Master Reference voltages.

The chopped references are filtered to generate two voltages whose levels are proportional to the MSB and LSB squarewaves' mark:period ratio (duty cycle). These MSB and LSB voltages are conditioned, and transferred to the AC Assembly by full 4-wire sensed connection where they are summed at a star-point to generate a Working Reference: 'REF+Ve'. The output voltage increments at high resolution (0.03ppm: approx. 0.6μ V), with a maximum possible range of adjustment of 0-20V.

The high resolution associated with the full 13-bit count and a 20V reference is advantageous for DC outputs. Such resolution, however, is not strictly necessary for the accuracies associated with AC outputs; and also the 1V Range is the basic AC range, all other ranges employing either attenuation or amplification.

For AC outputs, therefore, the working reference is reduced to a range from 0.126V to 2.79V by software. This results in a reduction of the maximum mark:period ratio of the chopping waveform to about 0.14.

6.5.4 MASTER REFERENCE (Circuit Diagram DC400761 Page 11.4-2)

The Master Reference determines the fundamental long and short term stability of the whole calibrator. It is a separate PCB mounted on the Reference Divider assembly. (Refer to the Layout Drawing facing *Page 11.7-7*)

At the heart of the reference circuit is the zener diode chip M2, which also contains a coarse temperature compensating element (the baseemitter junction between pins 4 and 7) and a temperature sensing element (the base-collector junction between pins 6 and 8). The voltage generated across pins 6 and 8 varies with the temperature of the chip M2, which also contains the Zener Diode element. Amplifier M1A and associated circuitry provide a constant current bias for the zener diode element and temperature compensating element of M2. Amplifier M1B and the circuitry associated with it detect the temperature of the chip M2 and drive a variable current through the heater element between pins 1 and 2. Carefull design of the entire thermal and electrical system ensures that this feedback loop, when equilibrium is reached, will maintain the temperature of the Zener Diode chip to within a few millidegrees. The output of the Zener Diode is approximately 7.2V, which is amplified to 20.6V by amplifier M3. This is an approximate value, but it has high time and temperature stability. Correction constants are stored for the Absolute Reference value are stored in non-volatile memory and applied to affect the mark/period ratio of the JFET Reference Divider switching squarewave. During Instrument recalibration, these constants are updates. M4 and Q2 provide a remote sensing 4-wire drive of this voltage to the 'Most Significant' Switch in the Reference Divider.

The master reference circuit, including Zener Diode chip, temperature control amplifier, output amplifier and 4-wire sensing amplifier are assembled, conditioned and tested as a single entity, and therefore there is no method of repairing and testing a reference module without specialized test equipment and processes. If a fault is suspected on the Reference PCB Assembly, (DC400761), contact your Datron Service Center.

6.5.5 REFERENCE BUFFER-DIVIDER (Circuit Diagram 430652 Page 11.4-2)

R80 and R81 drop the 20.6V Master Reference voltage (V Ref) to +8.83V. M23/Q40 is a voltage-follower providing +8.83V with respect to Common-4 at the star-point TP11 to supply the Least-Significant Digit switch.

6.5.6 LEAST-SIGNIFICANT-DIGITS SWITCHING (Fig.6.26)

6.5.6.1 Switch Driver

 $\overline{\text{SET 3}}$ and $\overline{\text{RST 3}}$ pulses from the LSB Comparator in the Analog Interface Assembly are transferred into guard via pulse transformers T1 and T2, whose centre-tapped secondaries are balanced about Common-4 0V (T1) and +9V (T2).

Q5-Q8 form a fast bistable using emitter-coupled logic, to switch TP1 between +9V (mark) and +20V (space). During the "Mark" time after $\overline{\text{SET 3}}$ pulse, Q29 and Q30 are switched ON, connecting LKA to +9V Ref. Q1-Q4 have the same bistable action as Q5-Q8, switching Q31 off during the "Mark" period by -11V at TP2, thus disconnecting LKA from Common-4 (0V). During the "Space" time after $\overline{\text{RST 3}}$ pulse, Q29 and Q30 disconnect LKA from +9V Ref, and Q1-Q4 switch Q31 on, connecting LKA to Common-4 (0V). *Fig.6.26* demonstrates this action.

6.5.6.2 JFET Switch and 3-Pole Filter

The combined action of the switch FETs alternately provides charging current for the 3-pole filter (during "mark") and discharging current (during 'space').

Two JFETs in parallel (Q29 and Q30) are necessary to equalize the charging and discharging time-constants by matching the "ON" resistances. This preserves linearity of the filter output voltage over the full range of mark/period ratios applied via the set and reset pulses.

The 3-pole filter has the advantage of not being in series with the DC output signal. The 125Hz ripple content is reduced to a level which is acceptable within the overall instrument specification. The filter output is buffered by voltage-follower M16.



6.5.6.3 Offset Bias Amplifier

M20 performs a dual role:

- a. Its gain is set to 1/3 by R65/R64
- **b.** Its output is level-shifted to provide an offset bias for summing (this allows the summed output to have a negative zero offset).

Also a small thermal coefficient zero correction is factory-preset (D10/R85).

M20 transfer function is approximately as shown.

The actual values are as set digitally in software, affecting the mark:period ratio of the J-FET switches, using stored calibration constants.



6.5.7 MOST-SIGNIFICANT-DIGITS SWITCHING (Circuit Diagram No. 430652 Page 11.4-1)

The large reference voltage (20.6V) and the need for higher resolution makes the MSB Switching circuitry more complex than for LSB; but the principle is the same: the set and reset pulse-timing adjusts the mark:period ratio of the square wave fed to the filter.

The arrangement used for the MSB switching satisfies two essential requirements:

- a. The charge and discharge path resistances for the 7-pole filter must be closely matched.
- b. The leakage current of the path switched off must be minimal.

Requirement (a) demands that the matched devices used in both paths are of the same type (P-channel JFETs have approximately 10 times the "on" resistance of N-channel types). But without the voltage standoff and leakage current shunt created by the guard switch, the pinch-off gate voltage for one of the paths would be high enough to generate gate-leakage current in excess of requirement (b).

A description of the Main and Guard Switch action is given overleaf.

6.5.8 MAIN and GUARD SWITCHES (Fig. 6.27) (Circuit Diagram 430652 Page 11.4-1)

Refer to Fig. 6.27, in which only the Space to Mark (SET) state transfer a-b-c is shown.

The switch driver flip-flops establish the voltage shown at TP3, 4 and 5 as controlled by the set and reset pulses. The drivers are ECL fast bistables, but note that Q19 and Q20 are included in the main switch driver as a level-shifter for Q32/Q35.



6.5.8.1 Switch Timing

(Fig. 6.27)

SET 1 pulse is delayed by 0.5 μ s after SET 2 pulse, and RST 2 is delayed by 0.5 μ s after RST 1.

 $\overline{\text{SET 2}}$ and $\overline{\text{RST 2}}$ pulses control the timing of Q36, Q33, Q34 and Q37 in the main switch (TP4 and TP5).

 $\overline{\text{SET 1}}$ and $\overline{\text{RST 1}}$ pulses turn Q35 and Q32 on and off (TP3). Because of the 0.5µs delays, Q35 and Q32 conduct only during the time that Q36 and Q33 are also conducting.

6.5.8.2 Filter Discharge Path

In Fig. 6.27(a) the switches are in "space" state:

Q37 and Q34 are turned on by TP4 at 0V, to provide the filter discharge path. Q33 and Q36 are turned off by TP5 at +31.6V,

Q32 and Q35 are turned off by TP3 at -11V.

The filter discharges via resistor R79 and FETs Q34 and Q37. During both Mark and Space periods, R79 (78.7kOhms) is a major determinant of the 7-pole filter charge and discharge currents. Because in 'space' state the 'On' resistances of Q34 and Q37 (3 Ω -5 Ω each) are very small in comparison, the potential at link B can be regarded as zero when considering the effects of the other switching voltages.

Reverse leakage currents in JFET junctions are normally of the order of a few picoamps unless the junction voltages are much in excess of 20V. To control leakage effects from the four JFETs which are turned off, the cathode of diode D20 is connected to the common junction of the four devices. Its anode is returned to the junction of R125 and R126, close to +10V.

The reverse leakage characteristics for a J108 FET (Q35 and Q32) are generally several times heavier than for a J174 (Q36 and Q33). This means that in this switch, the leakage currents via Q35 and Q32 out of the common junction are 4-5 times greater than those entering via Q36 and Q33.

The net leakage out of the junction holds D20 slightly in forward bias, so that its cathode cannot rise above about +10.3V, when the four FETs are turned off in 'space' state. Thus D20 guards the 'buffer' FETs Q33 and Q32 from the effects of the relatively high voltage on Q36 gate. The effects of the buffer FETs' own leakages on the voltage at the filter input can be regarded as negligible, because Q33 leakage currents towards LKB are virtually balanced by those away via Q32.

6.5.8.3 **Filter Charge Path**

To preserve linearity over the full range of Mark:Period ratios, the filter charging path time constant must closely match that of the discharge path. Q35 and Q32 are factory-selected to form a matched set with Q34 and Q37, all J108 N-channel FETs (the 'on' resistance of P-channel FETs in a true complementary switch would be much higher, of the order of 30Ω - 40Ω). Nevertheless, to avoid high voltages being developed across Q35/Q32 when changing between states (causing excessive leakage), P-channel FETs are employed. Q36/Q33 are switched on before (and switched off after) Q35/Q32.

Fig. 6.27(b) shows this intermediate state after $\overline{\text{SET } 2}$ and before SET 1, and Fig. 6.27(c) illustrates the fully-conducting state after SET 1. Note that for descriptive purposes, the second step on LKB waveform is heavily exaggerated, and is not readily viewed on an oscilloscope. The slightly longer charging time-constant during this half micro-second, due to the higher resistance of Q36/Q33, is not sufficient to disturb the linearity of the filter in excess of specification.

The voltage between TP4 and LKB during 'mark' state is some 31 volts. In the absence of D19, an adverse voltage distribution could cause excessive reverse leakage in Q37. D19 controls the distribution by limiting the voltage at its cathode to about +10V, constraining Q37 source-gate voltage to a tolerable 20.5V.

6.5.9 **7-POLE FILTER** (Circuit Diagram 430652 Page 11.4-1)

M26, M28, M32, Q41 and Q42, together with associated capacitors and resistors, form a 7-pole Bessel filter in three active elements; providing approximately 135dB of attenuation at the 125Hz switching frequency and increasing at a rate of 140dB/decade. This allows sufficient bandwidth to avoid excessive settling time while reducing the output ripple to within instrument specification. O41 and Q42 source-followers provide input bias currents for M26 and M28 from the 15V supplies, and buffer the line from bias-current effects. M32 bias-current effects are insignificant.

The '+Ve SUMMING AMP' filter output DC voltage (TP13), is fed to a buffer amplifier for subsequent summing with the output from the Least-Significant Switch offset-bias amplifier. R101 and C51 prevent any spike remnants from the chopper-stabilized buffer amplifier being fed back into the filter.

6.5.10 SUMMING AMPLIFIER

(Circuit Diagram 430652 Page 11.4-3)

6.5.10.1 '+VE SUMMING AMP' Buffer

M33, M34 and Q44 buffer the '+Ve SUMMING AMP' voltage output from the 7-pole filter (this is proportional to the Mark/Period ratio of the 13 most-significant bits of the binary word which defines the instrument output value demand).

M33 is a high-gain, chopper-stabilized integrator with a bandwidth of approximately 10Hz, and Q44 provides additional bandwidth for rejection of HF common-mode noise.

M35, D14, D15, Q48 and Q49 generate boot-strapped supplies to preserve full dynamic-range linearity. Q46 and Q47 establish 3mA constant-current drives for D14 and D15.

The whole amplifier acts as a voltage-follower, M34/Q45 providing the output drive, buffering the output of M33 and Q44. The output 'Hi O/P' is delivered to the DC assembly via RL2 for positive DC outputs, or via RL1 if the output is to be negative. For AC outputs, it is always delivered to the AC assembly via RL2 (RL1 being permanently de-energized for AC ranges). The output is sensed either in the DC or AC assembly to account for the volts-drops in the connecting circuit. The sense feedback voltage 'Hi SENSE' is applied to the inverting input of the whole buffer via R98.

For a zero count in the MSB comparator, the filter output voltage is approximately +3.2mV, and a full count of 8191 would produce +20.6V. These are the voltages which are developed at the buffer output.

6.5.10.2 '-VE SUMMING AMP' Buffer

M38, M39 and Q51 buffer the '-Ve SUMMING AMP' voltage output from the Offset Bias Amplifier derived from the 3-pole filter (this is proportional to the Mark/Period ratio of the 12 least-significant bits of the binary word which defines the instrument output value demand).

The dynamic range of the filter output voltage was originally defined by the Reference Buffer (8.83V) for efficient operation of the FET switching circuitry.

It was scaled in the Offset Bias Amplifier to give +27.5V for an LSB comparator count of zero (from approx. +1.1mV at TP6), and +24.5V for a full count of 4095 (from +8.83V at TP6). It now needs to be scaled down so that it has correct proportionality to the '+Ve SUMMING AMP' dynamic range.

R99 and R100 attenuate the '-Ve SUMMING AMP' input voltage by a factor of 0.8545×10^{-3} . At zero count, +27.5V is reduced to +23.5mV, and at full count +24.5V reduces to +20.9mV. These are the extremes of voltage developed at the buffer output.

The whole amplifier acts as a voltage-follower, but without bootstrapped supplies (the small input voltage dynamic range of approx. 2.5mV does not warrant it). Otherwise the circuit is identical to the '+Ve SUMMING AMP'. M39/Q52 provide the output drive, buffering the output of M38 and Q51.

The output 'Lo O/P' is delivered to the DC assembly via RL2 for positive DC outputs, or via RL1 if the output is to be negative. For AC outputs, it is always delivered to the AC assembly via RL2 (RL1 being permanently de-energized for AC ranges).

The feedback voltage, sensed in the DC or AC assembly, is returned via the appropriate relay, and applied to the inverting input of the whole buffer via R127.

6.5.10.3 Summing

On the DC or AC assembly, the outputs from the two buffers are summed by defining the 'Lo O/P' level as 'Reference Common' (Common-1 for DC, Common-2C for AC), and the 'Hi O/P' level as 'REF+Ve'. Thus at any instant, the voltage developed as 'REF+Ve' with respect to 'Reference Common' will always be 'Hi O/P' minus 'Lo O/P', at their current values.

The reference voltages and reference division ciruitry are chosen to allow for software calibration adjustments, so the summing span overlaps the possible required span of 0V to 19.9999999V at both extremes:

With an overall 25-bit count of zero in the comparators, REF+Ve is +3.2mV minus +23.5mV, a negative overlap of 20.3mV.

At overall full count, REF+Ve is +20.6V minus +20.9mV, approximately +20.58V.

6.5.10.4 Bipolar Reference Switching

Relays RL1 and RL2 are used in DC ranges for polarity reversal. However, this is not necessary for AC operation, for which RL1 is un-energized, and RL2 is energized, outputs from the summing buffers being fed to the AC assembly via RL2.

6.5.10.5 DC and AC References

For DC operation, the summed DC reference is applied to the Error Amplifier directly (*refer to page 11.5-1*), but for AC operation, the DC reference is applied to a voltage divider which is used to provide a 'Quasi-sinewave' AC reference signal.

The generation of this signal is described in Section 6.6.

6.6 AC REFERENCE - THE QUASI-SINEWAVE

6.6.1 AC-to-AC SENSE/REF COMPARISON

In the Sense/Reference comparator, a considerable advantage is gained by comparing AC with AC. (If AC sense were compared with DC reference, small DC offsets would be magnified, leading to 'DC turnover' errors). The AC waveform used as reference is constructed in ten steps by a digitally controlled switching network, based on the DC reference as its peak value. It has been given the name 'Quasi-Sinewave''.

To drive the VCA, the comparator produces a DC error signal which is proportional to the difference in 'Mean Square' values, and is driven to zero by the action of the Output-Sense loop. At zero error the RMS value of the comparator's sense input has thus been adjusted by the loop to be equal to the RMS value of its reference input.

On the 1V Range there is neither amplification nor attenuation in the Output-Sense loop. The quasi-sinewave is designed so that with the 1V Range selected, its RMS value is equal to the voltage demanded on the front panel OUTPUT display, (with small, controlled adjustments for calibration).

On higher ranges, decades of amplification are switched in to set the output to the demanded voltage. Switched decades of attenuation reduce the sensed sinewave back to the 1V-Range level for comparison with the quasi-sinewave.

For millivolt ranges, the instrument output terminals are not within the output/sense loop. Instead, the AC 1V output from the 1V buffer is sensed internally and applied to the comparator to complete the loop. The AC 1V signal is reduced to the selected millivolt range levels at the terminals by precise, passive, decade attenuators.

On current ranges, the current reference is derived from either the closed 1V or 10V Range Output/Sense loop.

Therefore on all ranges the Output/Sense loop gain is driven to a magnitude of 1, so that the VCA and the comparator both operate at 1V Range levels.

6.6.2 DC REFERENCE - SCALING for AC

The Reference Divider hardware is common to both DC and AC outputs. On DC ranges, the basic voltage range is the 10V Range, with 100% overrange at Full Scale. In these cases the full span of reference values is employed, generating the resolution necessary to accommodate the DC accuracy available.

The same analog accuracy is not available for AC, so the high resolution is not necessary. Moreover, the linearity of the analog circuitry is improved by using a smaller dynamic range in the reference circuits. So for AC outputs the 1V Range is the basic range, and the software scales its demanded value accordingly.

The sensed output is compared against the quasi-sinewave, whose characteristics match those of the sensed sinewave. To construct the quasi-sinewave, the DC reference voltage needs to be set as its peak value.

The software imposes the scaling factors which establish the reference voltage at the peak value of the quasi-sinewave. Thus the full span of the 25-bit comparator, and hence the possible dynamic range of the DC reference, are realized only on DC ranges and at times when the Reference Divider itself is being calibrated.

Before initial calibration, the maximum obtainable reference voltage for AC is slightly greater than 2.8V, and the minimum is slightly less than 125mV. This overlaps the peak voltages of the quasisinewaves corresponding to the maximum and minimum values of sensed output; giving a margin for accurate calibration from digital gain factors held in the non-volatile calibration memory.

6.6.3 DC REFERENCE -VOLTAGE VALUES for AC

As mentioned earlier, the DC Reference is used to establish the amplitude of the quasi-sinewave. When the 1V AC Range is selected, the reference is set to the peak value of the quasi-sinewave, which is 1.397 times the demanded RMS (sinewave) voltage output of the instrument. In normal use, therefore, the reference voltage is adjusted by front panel OUTPUT display selections; between 125.7mV (for 0.9V selection) and 2.79V (for 1.999999V selection), plus or minus any user-calibration corrections.

On higher and lower AC ranges, analog range switching in the sense amplifiers scales the sense voltages for comparison with the same RMS voltage span of quasi-sinewaves.

6.6.4 **REFERENCE INVERTER**

(Circuit Diagram 430844 page 11.7-2)

The quasi-sinewave is derived by a specific form of D-A converter, selecting voltages from a divider network. Because negative values are required, the divider is strung between positive and negative reference voltages. The unity-gain Reference Inverter generates the negative reference 'REF-Ve' by inverting 'REF+Ve'.

M1, M2 and Q1 perform the inversion. M2 generates the bandwidth necessary for amplitude switching operations, while chopperstabilized integrator M1 removes DC offsets, always referring the inverter output to Common-2C. To compensate for RMS value changes in the quasi-sinewave (due to switching errors arising from frequency changes), feedback from the quasi-sinewave is applied via R1, C4, R4 and C5. Q1 provides the output drive to the quasi-sinewave generator.

6.6.5 QUASI-SINEWAVE GENERATOR (Circuit Diagram 430844 page 11.7-3)

The SYNC Ø input to M11-15 RESET, if set to Logic-1, would disable the Quasi-sinewave sequence counter M11. The facility is not required in this application so J7-49 is unconnected on the Mother assembly (*page 11.16-2*). M11-15 is thus pulled down to logic-Ø by R40 to enable the quasi-sinewave for both AC Voltage and AC Current functions.

The quasi-sinewave is generated at a frequency determined by the Frequency Synthesizer 100Hz-4kHz output (*para 8.1.3.3* describes the synthesis), clocking the decade counter M11 via J7-50. This continuously recycles M11 in ascending count through Q_{0} to Q_{9} , ten clocks constituting one cycle of the quasi-sinewave, so the quasi-sinewave runs at a frequency of between 10Hz and 400Hz. The carry C_{out} of M11 returns to the Synthesizer via J7-51 to be selected as the reference frequency for the 100Hz (10-330Hz) frequency range.

With increase of frequency range, the difference between the frequencies of output and quasi-sinewave increases in decade steps. As the comparison of sense and quasi-sinewave signals is performed at mean-square DC levels, this difference theoretically does not matter, so long as the signal is at an exact multiple of the quasi-sinewave frequency. However, to achieve optimum operation of the Sense/Reference comparator, each zero crossing of the quasi-sinewave is synchronized to coincide with a sense-signal zero crossing.

Synchronization is achieved by the clock input to M9, which controls the timing of the quasi-sinewave switches M8 and M14. Using the same clocks, M11 and M10 transit times prevent the data from arriving at M9 'D' inputs until the data already established there by the previous clock pulse has been latched at its outputs. Thus data ripples through M11 and M9 at successive clock pulses.

The ripple delays the data by one clock period and would, if left uncorrected, put the switching out of sequence. The arrangement of the connections between M11 outputs and M9 data inputs, combines appropriate outputs so as to correct the switching pattern. The table in *Fig. 6.28* demonstrates the rotation of 1 clock period; the quasisinewave steps being labelled at M9 inputs and outputs.

The quasi-sinewave is output to the transfer switching input to the Sig/Ref comparator at M16-1. The action of the transfer switch is described in Section 9.5.

A second output is filtered and fed back as compensation to the Reference Invertor as described earlier (*para 6.6.4*).



6-46

6.7 POWER SUPPLIES

The circuits described in this section perform the following functions:

- Line power switching, fusing, filtering, voltage selection and transformation.
- Main digital supply generation and distribution (Outguard).
- Display high voltage supply generation.
- In-guard stabilized supply generation for Common-2 and Common-4 circuitry.

A simplified power-distribution block diagram appears at Fig. 6.29.

The power input module is mounted on the rear panel. The mains (line) transformer is located in the rear section of the instrument, close to the In-guard and Out-guard Power Supply assemblies.

(For details of location and attachment, refer to Section 3; and Section 11, page 11.0-1).

6.7.1 LINE POWER DISTRIBUTION (Fig.6.29) (Circuit Diagram 430830 Page 11.17-2)

The single phase line supply enters via a 3-pole input cable at the rear of the instrument. The cable connector plugs into a power input module which contains a fuse, filter and line voltage selector pcb. (For details of fuse values and operating voltage selection refer to the *User's handbook, Section 2*).

Both 'line' and 'neutral' rails are filtered by a low-pass LC network before being fed through the instrument to the two-pole 'Power' switch on the front panel.

The switched supply is fed back into the power input module, to the voltage selector pcb, which configures the line transformer primary circuit as determined by the user. Power for the air circulation fan is provided directly from the power input module.

All line transformer secondaries are electrostatically decoupled from the primaries by a ground screen between the windings. The secondaries which supply the Common-2 and Common-4 in-guard circuits are decoupled by an additional screen which is connected to the instrument guard.



6.7.2.1 Digital Main Supply

This circuit provides:

- +8V unregulated supply for the Front and Digital assemblies.
- +5V regulated supply for out-guard digital circuits.

6.7.2.2 +8V Unregulated Supply

This is taken directly from full-wave rectifier D1, D2 via fuse F1 (rated at 4A).

6.7.2.3 +5V Regulated Supply

The output voltage is controlled by series regulator Q5, Q6. Load current is sensed by R1 in the base-emitter circuit of Q1, which increases the conduction of Q5 and Q6 parallel combination for increases of load current. The 2.45V zener D4 provides the reference voltage for comparator M1 at M1-3. The output voltage is sensed between the +5V and DIG COMMON rails on the Mother assembly, and divided down to reference potential at M1-2. R8 and R9 ensure that regulation persists even if the sense links are disconnected.

M1 output drives Q2 whose collector voltage controls Q5 and Q6 conduction. If the +5V rail voltage falls due to loading, Q2 collector voltage rises, increasing Q5 and Q6 conduction to restore the rail voltage. Zener D5 prevents the positive excursion of the +5V rail in the event of regulation breakdown. Zener D3 restricts positive excursions of Q2 base voltage, and hence the drive to Q5 and Q6, to provide current limiting. C9 and C10 give a controlled fast response to reduce the effects of transients on the +5V rail.

PTC thermistor R7 protects the power supply from high ground-leakage currents, notably in the external circuits of the IEEE 488 bus system. R7 presents a minimum of 80Ω between the digital common line and ground; this resistance increasing with increasing ground-leakage current.

A supplementary +5V supply is fed out to the Front assembly from J4-21. This is available to power the LEDs in the front panel keys, but is not used in this instrument, as a regulator on the Front assembly produces the required +5V supply from the unregulated +8V supply (*para* 6.7.2.2).

6.7.2.4 180V Display Supply

180 Volts are required to operate the digital plasma displays on the Front assembly. Because the display anode drivers are powered from the Digital Main Supply +5V rail, the 180V positive pole is referred to this rail in the power supply. The negative pole is therefore at a potential of -175V. Refer to Section 6.3 for further details.

Series regulation is provided by D6, R16 and Q3; and shunt regulation by D7 and Q4.

6.7.2.5 Common Mode Null

This circuit provides a line-hum cancelling (bucking) output to the instrument guard network. For adjustments refer to Section 4.9.

6.7.3 IN-GUARD POWER SUPPLIES (Circuit Diagram 430554 Pages 11.11-1/2)

6.7.3.1 In-Guard Common-2 Supplies

The general 15V supply for the analog circuitry is provided by three integrated-circuit regulators (*page 11.11-1*) as follows:

• +15V from M2.

Because of the high current taken from this supply, the regulator power dissipation is shared. The rectifier output is first regulated to +18.5V by Q1, Q3 and D9; and then to +15V by M2.

- -15V from M1. This is a mirror image of the positive supply.
- -10V from M6, derived from the -15V supply.

The supply is protected by 3.15A fuses F3 and F4 at the bridge rectifier output. Chokes L4 and L5 attenuate HF transients on the AC input.

The 8V supply for the Sine-Source assembly is provided by two integrated-circuit regulators M8 and M9 (*page 11.11-2*). The supply is protected by 1A fuses F5 and F6 at the bridge rectifier output. Chokes L7 and L9 attenuate HF transients on the AC input.

6.7.3.2 ±22V PS/I Heatsink Supply

This provides +22V and -22V unregulated power outputs to the PS/I Heatsink assembly. Both supplies are protected at 4A by fuses F1 and F2, the AC input being HF-filtered by chokes L2 and L3. The 22V common return is maintained close to the common-2 return potential by resistor R1.

6.7.3.3 Reference Divider Common-4 Supplies (Circuit Diagram 430554 Pages 11.11-2)

This circuit provides +36V, +15V and -15V regulated outputs to the Reference Divider in-guard circuits. The +36V supply is also used to power the +20V Master DC Reference.

Two secondary windings of the line transformer are used, and intersupply transients are reduced by the special coupling arrangements of common-mode choke L10. The rectified output from bridge W4 is series-regulated by M3 to produce the +36V supply. R2/R3 sense the output voltage.

D11 and M4 reduce the +36V to generate the +15V regulated supply.

The -15V supply is provided by bridge W3 and regulator M7.

6.7.3.4 38V Common-2 Supply (Circuit Diagrams 430653 Page 11.12-1 and 430604 Page 11.16-5)

The 38V regulated supply is used for two purposes:

- to power the 10V Amplifier in the Power Amplifier assembly;
- to provide a lower positive source voltage to reduce dissipation on the Power Amplifier assembly, when negative voltages are being output on the 100V DC Range (refer to sub-section 7.8.3.4).

It is plugged into the Mother assembly in the rear compartment next to the Heatsinks.

The mains (line) transformer 40VRMS secondary centre tap is referred to Common-2 on the Mother assembly. It provides a variable AC output by R25 on the Mother assembly to balance line-induced voltages on the guard screens. The 40V is rectified, filtered and smoothed on the Mother assembly before being passed to the regulator at approx. 50VDC.

On the 38V Power Supply assembly the output voltage is controlled by series regulators Q2 and Q1. As the regulator is symmetrical, only the positive side is described.

The output voltage is divided by R26 and R25 to provide a sense signal for comparator M1, which is powered by a local shunt regulator D8/R16/C8. The 2.45V reference for the comparator is derived by D6/R23 from the comparator supply.

M1 output drives Q8 whose collector voltage controls Q6 and hence Q2 conduction. If the +38V rail voltage falls due to loading, Q8 collector voltage rises, increasing Q5 and Q6 conduction to restore the rail voltage.

Load current is sensed by R24 in the base-emitter circuit of Q5, which is normally cut off unless the load current exceeds 170mA. At this point Q5 conducts and pulls down the base of Q6, setting a hard current limit.

Zener diode D2 turns Q5 hard on in the event of an output short circuit, providing a rapid reponse to catastrophic failure in the power amplifier circuitry. As the output voltage falls below +22V, D2 arrests the fall on Q5 base, switching Q5 hard on and turning Q6 and Q2 off. This leaves D2, R8 and R9 controlling the output current, which falls to less than $500\mu A$.

When the load is removed, the conduction of Q5 via R26/R25 is insufficient to hold Q6 cut off, especially as Q8 is also cut off by the comparator. So Q2 is allowed to conduct, the output voltage rises until first D2, and then Q5, cut off and the output voltage is restored to comparator control.

The 38V output is taken through wired-in fuses F1 and F2. These merely protect the PCB tracking in the event of an output short-circuit. The output voltages are protected from reverse polarity by D1 and D2 on the Mother assembly.

6.7.3.5 38V Supply Failure

(Circuit Diagram 430618 Page 11.9-4)

The 38V output voltage is monitored in the Power Amplifier assembly. The monitor is described in *Section 7*, *para 7.8.6.3*.

6.7.3.6 400V Common-2 Supply

This is described in Section 7, paras 7.8.5 and 7.8.6.4.

7.1 INTRODUCTION

7.1.1 GENERAL PROCESS

When DC Voltage Function is selected, a relay (RL2) on the Reference Divider assembly feeds the output of the summing amplifier into the DC assembly as DC Ref (Hi and Lo), the value of which represents the demanded output voltage and polarity.

7.1.2 DC VOLTAGE SYSTEM BLOCK DIAGRAM

The DC Voltage Amplitude Control System is briefly described in *Section 5*, and illustrated in the Block diagram of *Fig. 5.3*.

7.1.3 CIRCUIT OPERATION

The circuits described in this section perform the following functions:

- Buffer the DC Ref voltage (-20V to +20V) and provide output voltages to the instrument terminals, on the 10V DC Range.
- Amplify the DC Ref voltage providing output voltages:

-200V to +200V on 100V Range -1100V to +1100V on 1000V Range

- Attenuate the DC Ref voltage and provide output voltages between -2V and +2V on the 1V DC Range.
- Further attenuate the 1V Range voltages and provide output voltages:

-200mV	to	+200mV	on	100mV Range
-20mV	to	+20mV	on	10mV Range
-2mV	to	+2mV	on	1mV Range
-200µV	to	+200µV	on	100µV Range.

- On the 10V Range, sense the output voltage (at the load in Remote Sense), making continuous, direct comparisons in a closed negative-feedback loop with the DC Ref voltage input from the Precision Divider. The comparison generates an 'error' voltage which corrects the output voltage.
- On the 1V Range, sense the output voltage at 1V Range levels, comparing the sensed voltage with the attenuated DC Ref input, and correcting the output as on the 10V Range.
- On the sub-volt ranges; sense the 1V Buffer output at 1V Range levels, correcting its output as on the 1V Range.
- On the 100V Range, sense the output voltage at 100V levels, and reduce the sensed voltage to 10V levels. Compare the attenuated voltage with the DC Ref input from the Reference Divider and correct the output voltage as on the 10V Range.

The DC Voltage circuitry selects the required range, from switching data transmitted into guard via the Serial Data Link. The appropriate range circuit generates the demanded voltage at the output terminals. Output switching and protection are provided.

DC Voltage Ranges up to 100V are described in Section 5.6, and the DC 1000V Range in Section 5.8.1; at block diagram level.

- On the 1000V Range, provide a VCA drive from the Error Amplifier, to a DC Modulator for the high voltage amplification circuits. Attenuate the sensed output voltage, comparing the attenuated voltage with the DC Ref input at 10V Range levels, and correcting the output as on the 10V Range.
- Provide switching of DC Voltage Output, Range, Guard and Sense, under the control of signals from the Analog Control Interface.
- Sense excess currents in the output circuit, providing a LIM ST status signal to the CPU via the Analog Control Interface.
- Sense High Voltage State (at approx. >130V) on the PHI (I+) output line, providing a HV ST signal to the CPU via the Analog Control Interface.

Many of the circuits described in this section are located on the DC PCB assembly. The major exceptions are as follows:

10V Range Buffer stage	-	Power Amplifier assembly,
100V Amplifier	-	Power Amplifier assembly and
		Heatsink assemblies,
1000V Range output circuits	-	LF and HF transformer
		assemblies and the High Voltage
		assembly,
Function Switching	-	Current/Ohms assembly,
Output Filtering	-	Terminal Board assembly.

7.2 LOW VOLTAGE LOOPS (Fig. 7.1)

Although the 10V range is regarded as the basic DC range of the instrument, this is because the full 20V Reference is used, and suffers no overall voltage attenuation nor amplification in its output loop. However, it does require power amplification at dissipations which preclude its positioning within the thermal shield, so its output buffer is located on the Power Amplifier assembly. This factor complicates the routing of its signals.

The 1V range loop is more direct; its buffer is located on the DC assembly, and there are fewer circuit elements to describe in its path. For reasons of simplicity, therefore, the 1V range is chosen for this description of the basic DC output loop.

The descriptions in Section 7.2.1 and Section 7.3 concentrate on the signal path of the 1V Range loop; from the polarity switch in the Precision Divider, out to the 'Power' terminals, and back to the 'Sense' input of the Error Amplifier.

For descriptions of the alterations to the 1V loop to accommodate the other DC voltage ranges, refer to the following sub-sections:

100mV Range	7.4
100µV to 10mV Ranges	7.5
10V Range	7.6
100V Range	7.8
1kV Range	7.9

On the circuit diagrams in *Section 11*, all relay contacts are shown with their relays in the unactivated condition.

7.2.1 1V RANGE SUMMARY

The low voltage loop and routing are illustrated in the simplified diagram of Fig. 7.1. Switching contacts are shown in positions set for the 1V Range.

DC Ref is variable between -20V and +20V referred to common-1, and the 1V attenuator provides voltages between -2V and +2V. The Error Amplifier and 1V Buffer are connected to form a voltagefollower when I+ is connected to Hi (in either local or remote sense).

The output from the 1V Buffer is connected directly to the I+ terminal via power switching, the sense feedback returning from the Hi terminal, via sense switching, to the Error Amplifier inverting input. The sensed output voltage is adjusted by the feedback until it equals the attenuated DC Ref Value, i.e. for zero differential input to the Error Amplifier.



7.3 DC 1V LOOP

7.3.1 **REFERENCE DIVIDER ASSEMBLY** (Circuit diagram 430652 *Page 11.4-3*)

For positive outputs, the positive DC Reference PHI(REF), PLO(REF), SHI(REF) and SLO(REF) pass via energized relay RL2, to be output as a 4-wire sensed connection into the DC assembly. The four lines are routed out at J4 pins 9, 10, 11 and 12 into the Mother assembly. For negative outputs, energized relay RL1 configures the lines to give a negative DC reference.

7.3.2 DC ASSEMBLY (Circuit diagram 430536 Page 11.5-1)

The DC Reference enters at J5 pins 1, 2, 3 and 4. On DC Voltage ranges, RL18 connects the power and sense lines to the two starpoints TP2 and TP3. TP3 is the signal Common-1 point, to which all instrument DC voltage sense inputs are referred.

For the 1V and lower ranges, RL16-5/4 connects the output of the 1V attenuator to the non-inverting input of the Error Amplifier. (On the 10V and higher ranges, RL16-8/9 connects the full DC Reference to the Error Amplifier.)

7.3.3 ERROR AMPLIFIER

The DC Ref Voltage from the Reference Divider is applied to two amplifiers: M21 is a high-gain chopper-stabilized integrator of approximately 10Hz bandwidth, Q5 provides additional bandwidth for rejection of HF common-mode noise. M20 provides additional gain and output drive, through a transient-suppressing diode clamp circuit.

The whole amplifier is bootstrapped by M22, D48, D49, Q6, Q7 and Q10. Q8/Q9 provide 1.4mA constant-current drives for D48/D49 over the range of BS-Common variation (-20V to +20V on the 10V and higher ranges). Power for the bootstrapped amplifier is obtained originally from the $\pm 38V$ supply; used also to power the 10V Buffer in the PA assembly, referred to Common-2.

Extensive screening and filtering is used to eliminate the effects of the chopping spikes at inputs and output of M21.

7.3.4 IV BUFFER

On the 1V and lower ranges the error amplifier output is applied to the 1V Buffer, via the closed contacts 10/11 of energized relay RL16. A current amplifier M23 is chosen, as the buffer has to drive the external load directly via the output switching, output lines and external leads.

It also drives the 100mV Attenuator on the 100μ V - 100mV ranges.

M23 is powered by a separate individually-filtered 8V supply (*refer* to pages 11.5-4 and 11.11-2). Its input and output are protected by back-to-back zener diodes.

The output from the 1V buffer is connected, via contacts 12/7 of energized relay RL3, to the '1V+10V+100V' PHI(DCV) star point.

7.3.5 RANGE SWITCHING

On the 1V and 10V ranges the 1V+10V+100V star point is decoupled to Common-2A by C28 via contacts 2/3 of energized relay RL4.

Relay RL5 is energized on the 1V and 10V ranges; and after passing through the back-to-back contacts RL5-8/9, which cancel their own thermal EMFs, the DC1V+10V+100V signal is renamed 'PHI(DCV)'.

7.3.6 OUTPUT SWITCHING (Circuit Diagram 430536 Page 11.5-2)

The PHI(DCV) output and other connections from the Range relays (*Page 11.5-1*) are passed to the instrument output terminals via several relay contacts which provide switching for Remote or Local Sense, Remote or Local Guard, and Output On/Off.

The output does not travel directly to the terminals from the DC assembly, as further switching is required. If Option 30 is fitted, function changes switch the terminal lines on the Current/Ohms assembly. When Option 30 is not fitted, a Current/Ohms Link PCB (Part No. 410288) is fitted in place of the Current/Ohms assembly. This PCB provides direct connections for the signals, on their route to the instrument terminals (*para 7.3.8.1.*)

7.3.6.1 DCV/ACV Switching

For DC voltage ranges, relays RL10 and RL11 are energized. The PHI(DCV) line from the range relays passes via RL10 contacts, TP8, 1A fuse F6, and RL15 contacts (if output is set ON); to the PHI(V) line at J5-19. For DC voltage outputs, the four ACV lines at J5-25/26/29/30 are disconnected by relays in the AC assembly.

In Remote Sense, the power return line PLO(DCV) is linked via RL11 contacts, 1A fuses F4 and F3, relay RL14 and RL15 contacts to J5-23 as PLO(V). PLO(DCV) is held close to Common-2A by R56/C30 (*page 115-1*), being protected against excessive departure from Common-2A potential by the back-to-back 3V zeners D13 and D25. The voltage developed across R56 by the output current is monitored by comparator M13 (*page115-2*).

7.3.6.2 Output On/Off.

Because the DCV and ACV lines are separately switched, a single independent 4-pole relay RL15 can be used to set output on and off. Thus the lines at J5-19/20/23/24 carry either DCV or ACV signals to and from the output terminals. Where ACV and DCV join, the power lines change their names to PHI(V) and PLO(V).

7.3.6.3 Remote Sense Switching.

When Remote Sense is not selected, two-wire outputs to external loads can only be connected from the Hi and Lo terminals (a relay on the Mother assembly disconnects the I+ terminal). Relay contacts RL14-9/8 connect PHI(DCV) to SHI(DCV), and RL14-3/2 connect PLO(DCV) to SLO(DCV). Relay contact RL14-5/4 is open, severing the connection to the I- terminal.

In Remote Sense relay RL14 is energized, removing the connections between the power and sense lines, and RL14-5/4 reinstates the link from PLO(DCV) to the I- terminal. This gives full 4-wire sensing at the external load.

7.3.6.4 Remote Guard Switching

The front panel 'Guard' terminals are permanently connected to the internal guard shields via J5-15/16 and J5-11/12. With 'Remote Guard' selected, the direct connection between Guard and Lo is severed by the open contact of energized relay RL17. R121 damps any high frequency resonance in the combined internal and external guard circuits; C62 reducing HF noise on the millivolt ranges. With Remote Guard off, RL17 connects the guards to PLO(V) via PTC thermistor R97, which also assists in reducing millivolt noise.

7.3.7 OUTPUT PROTECTION

Two circuits are described in the following paragraphs:

- The DC Overcurrent Detector, which senses the current flowing in the PLO(DCV) return line, sending a signal to the statusreporting logic if the DC current exceeds approx. 28.5mA. On the 100V and 1kV DC ranges the 'LIM <u>DET' signal</u> is sent, but on the 10V DC and lower ranges the 'LIM ST' signal is made active.
- The Overvoltage Detector provides an indication to the CPU that the output voltage is in 'High Voltage State', ie. the 'HV ST' signal is activated if the output DC or peak AC voltage is greater than 110V. If the instrument has not been programmed into High Voltage State, then an anomaly exists, and remedial action is taken by the CPU.

The results of activating the overcurrent detector are described later in *sub-section 7.12.7*.

7.3.7.1 DC Overcurrent Detection

On DC voltage ranges of 1V and higher, the current taken by the instrument load develops a voltage across resistor R56 (*page 115-1*), which is applied to the resistor chain R31/R30/R36 (*page 115-2*). On 100mV and lower ranges R56 is shorted out by relays RL2-5/4 (*page 115-1*), RL11-2/5 & 11/8 and RL14-2/3 (*page 11.5-2*).

M13 is an open-collector comparator wired to detect excessive voltages across R30/R36 (R31 is the common bias resistor). Diodes D17 and D18 set the reference potential at M13-3 (for positive outputs) to approx. +285mV; and at M13-6 (negative outputs) to approx. -285mV. Under normal operation, when the output current is less than 25mA, both halves of M13 are held in open-collector.

When the output current through R56 exceeds approximately 28.5mA, the voltage across it exceeds 285mV and one of the halves of M13 switches its output to the negative rail (analog logic- \emptyset). Diode D52 conducts, pulling M10-6 and M10-9 to logic- \emptyset :

LIM DET Activation:

On the 10V and lower DC ranges, M10-5 is permanently held at logic-1 disabling M10-6, so the overcurrent signal has no effect

on M10-4, which is held at logic-1 and D3 remains in reverse bias. The LIM DET signal is not activated.

On the 100VDC or 1kVDC range, M10-6 is enabled by M10-5 at logic- \emptyset , so the overcurrent signal sets M10-4 to logic- \emptyset and LIM DET is activated at logic-1.

LIM ST Activation:

In this case the effect of the 100VDC and 1kVDC signals is reversed, and M10-9 is sensitized to the DC overcurrent signal only on the 10V and 1V ranges, when M10-8 is at logic- \emptyset . For excessive DC output currents, M10-10 sets D9 cathode to logic- \emptyset pulling the LIM ST line to its logic- \emptyset active state.

The AC 1kV Overcurrent Detector receives no input on DC ranges, as no current passes through the sensing resistors R107 and R108.

7.3.7.2 High Voltage Status Detector ('Overvoltage')

In order to provide information to the CPU, so that it can decide whether the High/Low voltage state is as demanded, the voltage level on the PHI(V) line (TP8) is monitored and compared against a reference. The detector senses DC levels for DC voltage outputs, or peak levels for AC voltage outputs.

M17 is a dual comparator whose hysteresis is set to $\pm 1.22V$. For as long as the voltage on the PHI(V) line remains within approx. $\pm 125V$, the division ratio of M16 keeps the input to M17-5/9 within the $\pm 1.22V$ hysteresis, and M17-12/7 remains at logic-1 (0V).

The PHI(V) voltage at TP8 is applied via R83 and R62 to M16-2, which is referred to Common-2B, M16-3 being connected directly to this common. Resistors R61 and R68 apply feedback to M16, setting its gain to -0.0098. C29, C31 and R63 ensure that any transient switching spikes do not activate the comparator. The output from M16-6 is compared with $\pm 1.22V$ in comparator M17.

The open-collector comparator M17 is wired to detect excessive voltages at M16 output (R69 is the common bias resistor). Diodes D26 and D27 set the reference potential at M17-10 (for positive outputs) to +1.22V, and at M17-4 (negative outputs) to -1.22V. Under normal operation in low voltage state, the output voltage lies between -110V and +110V, and M16 output is between -1.07V and +1.07V. Both halves of M17 are thus held in open-collector,

If the DC PHI(V) voltage exceeds 125V (or for an AC peak corresponding to a sinewave RMS exceeding 90V), either M17-7 or M17-12 pulls towards logic-Ø. Current source Q2 permits only 3mA to flow in M17 output circuit, so the voltage input to D6 cathode and M12-11 (B trigger) suffers a negative-going trigger edge.

a. Effect of Overvoltage on DC Voltage Ranges

For DC outputs the 'Q' output of M12 is permanently held at logic-1 by DC FNCT at M12-13 set to logic- \emptyset , so the effect of the negative-going transition at M12-11 is suppressed. However, diode D6 conducts, pulling the HV ST line at J5-105 to logic- \emptyset (-15V). This is passed to the CPU, via the status register in the reference divider and the serial data interface.

The CPU is now aware that the DC output voltage exceeds 110V. The CPU has to make a decision, as to whether the programmed output voltage and the detected state are compatible. If High Voltage state has not been commanded, a fault is assumed and FAIL 2 message is presented on the MODE display.

b. Effect of Overvoltage on AC Voltage Ranges

For AC outputs the $\overline{\text{DC FNCT}}$ signal is inactive at logic-1, so M12-13 at logic-1 removes the reset. Monostable M12 is set to produce a logic-1 at its Q output (M12-9) unless its B input at M12-11 is edge-triggered negatively. In 'Low Voltage State' conditions no trigger is given, so M12-9 remains at logic-1, D7 and D6 are reverse-biassed and the $\overline{\text{HV ST}}$ line remains at the logic-1 level of 0V.

When the comparator output switches to logic- \emptyset , D6 conducts instantaneously to obtain the earliest possible reaction to the overvoltage. But as this is a peak value, the \overline{HV} ST signal would revert to logic-1 without monostable M12. M12 produces a logic- \emptyset (-15V) pulse of 140ms duration, which forward-biasses D7, and the \overline{HV} ST line transmits a logic- \emptyset pulse of 140ms duration. Successive positive or negative peaks of overvoltage retrigger the monostable, maintaining its Q output (and thus the \overline{HV} ST signal) at logic- \emptyset .

7.3.8 ROUTING to the TERMINALS

The power and sense lines from J5-20/24 connect to the model 4600 analog bus via relays RL2 and RL3. When the 10A range is selected, these relays are closed and the front panel terminals isolated using relays on the Current/Ohms Assembly. Four wire sense is used, and the 4708 drives the analog bus with a -10V to +10V signal that the 4600 will convert to a -10A to +10A signal. The 4708 guard is transferred to the analog bus by the changeover relay RL4. The abalog bus also contains a grounded signal ANABUSON which is used by the 4600 to detect that the 4708 is connected to the analog bus.

7.3.8.1 Current/Ohms Assembly (Circuit Diagram 430614 page 11.8-1)

With any Voltage Range selected, relays RL8 and 9 are un-energized as shown. Also, relays RL24 and RL25 (Ohrns function switching refer to *page 11.8-3*) are un-energized. Voltage Output relay RL23 is energized; connecting PHI(V) to J8-8/9 as 'PHI', and PLO(V) to J8-16/17 as 'PLO'.

PHI and PLO pass into the Mother assembly via at J8-25 and J8-29 respectively.

If the Current option is not fitted, a Link PCB (Part No. 410288) is fitted in its place. This shorts:

J8-25 [PHI(V)] to J8-8/9 [PHI], J8-29 [PLO(V)] to J8-16/17[PLO].

These connections do not involve any switching.

7.3.8.2 Mother Assembly (Circuit Diagram 430604 page 11.16-1)

PHI and PLO enter at J8-8/9 and J8-16/17 respectively.

PLO passes through the common mode choke L1 via J23-3 and then J26-4 as 'I-' to the Terminal Board assembly.

PHI is switched by relay RL1. If Remote Sense is not selected, RL1 is un-energized as shown; disconnecting PHI from the I+ terminal circuit, and shorting it to the sense SHI input line. When in Remote Sense, RL1 is energized and PHI passes through the common mode choke L1 via J23-1 and J26-1, and as T+' to the Terminal Board assembly.

7.3.8.3 Terminal Board Assembly (Circuit Diagram 430640 page 11.17-3)

I+ and I- are filtered and passed to the front panel terminals. Ferrite bead FB1 and C2 protect the internal circuitry from the effects of HF pickup in the external circuit.

7.3.8.4 Option 42 - Rear Terminal Output (Circuit Diagram 430557 page 11.17-1 Layout Drawing 480603 page 11.19-2)

Option 42 is incorporated at manufacture. With rear output terminals, the Terminal Board assembly is not fitted. The connections to the rear are taken from J26 on the Mother assembly. A capacitor C1 connects Guard to Earth (Ground), and ferrite beads are fitted on the Hi, I+ and Guard leads at the terminals. The terminal filter relay is not fitted.

7.3.9 1V LOOP - OUTPUT SENSING

For users with Option 42 - Rear Output, the circuitry at the terminals is changed. Refer to Sect. 7.3.8.4.

7.3.9.1 Terminal Board Assembly (Circuit Diagram 430640 page 11.17-3)

If Remote Sense is selected, the front panel sense terminals Hi and Lo are connected externally to I+ and I- respectively at the load.

The sensed voltage is filtered by FB2 and C3 to reject external HF pickup. Except on the 1000V Range, a signal ('R-', 'R+') originates as 'TERM FILTER' in the Reference Divider to energize relay RL1, which introduces capacitor C1 to augment this HF rejection.

The filtered sense voltage is fed into the Mother assembly between J26-2 (Hi) and J26-5 (Lo). (No external sensing is provided for the millivolt ranges. See *paras* 7.3.6.3, 7.3.8.2, 7.3.9.2 and Fig. 7.1 for the simplified local sensing arrangement.)

7.3.9.2 Mother Assembly

(Circuit Diagram 430604 page 11.16-1)

Lo passes through the common mode choke and directly to the Current assembly at J8-18 as SLO.

Hi also passes through the choke and enters the Current assembly as SHI at J8-10. However, if Remote Sense is not selected, it is shorted to PHI by relay RL1 for two-wire connection. RL1 is energized from the REM SENSE +ve and -ve lines from the DC assembly.

7.3.9.3 Current/Ohms Assembly

(Circuit Diagram 430614 page 11.8-1)

With any Voltage Range selected, relays RL8 and 9 are unenergized as shown. Ohms function relays RL24 and RL25 are also unenergized (refer to *page 11.8-3*). RL23 is energized; connecting SHI into the Mother assembly as 'SHI(V)' via J8-26, and connecting SLO via J8-30 as 'SLO(V)'.

If the Current option is not fitted, the Link PCB shorts:

J8-10 [SHI] to J8-26 [SHI(V)], J8-18 [SLO] to J8-30 [SLO(V)].

The connections involve no switching.

7.3.9.4 DC Assembly

(Circuit diagram 430536 Page 11.5-2)

In normal 4-wire operation (Remote Sense selected) with OUTPUT 'ON' on the 1V and 10V Ranges, relays RL10, 11, 14 and 15 are energized.

SHI(V) enters from the Mother assembly at J5-20 and is passed directly through RL15 and RL10 contacts, 1A fuse F2, and to the range relays as SHI(DCV).

SLO(V) travels via RL15 and RL11 contacts to the range relays as SLO(DCV).

With Remote Sense not selected, relay RL14 is unenergized. RL14-9/8 short SHI(V) to the power Hi output PHI(V). RL14-2/3 short SLO(V) to the power Lo output PLO(V).

Refer to Page 11.5-1.

SLO(DCV) is referred to Reference Common-1. SHI(DCV) passes to the contacts 8/9/10/11 of energized 1V+10V range relay RL4, and via R77 to the inverting input of the Error Amplifier.

N.B. Although the relays are referred to above as 'energized' and 'un-energized', this is not strictly true as polarized relays are used to dispense with the power needed to hold the relays in.

This distinction is not significant to the present text, but is discussed later in *sect 7.11* where the relay logic is detailed.

7.4 100mV RANGE

The 1V Attenuator and 1V Buffer are connected into the circuit as for the 1V range. Relays RL1 and RL2 are energized. The output from the 1V buffer is connected to the star point at TP5 by RL1-7/12, and RL2-5/4 connects the Common-2 star point, at the base of the 100mV Attenuator, to Reference Common-1. Thus the 100mV Attenuator is connected across the 1V Buffer output.

The TP5 starpoint is connected directly to the Error Amplifier inverting input via RL2-9/8 and R77, completing the sense feedback. The Error Amplifier adjusts the voltage at TP5 until the error is reduced to zero; the TP5 voltage thus converges to that of the attenuated DC Ref at RL16-4.

The output of the 100mV Attenuator, at the TP6 star point, is therefore one hundredth of the DC Ref voltage, and can be varied between -200mV and +200mV. Note that the full DC Reference voltage resolution is available, so that the 100mV range resolution remains at 7¹/₂ digits. This is reflected in the resolution of the OUTPUT display on the instrument front panel.

The 100mV Attenuator output passes through RL2-2/3/10/11 to join the PHI(DCV) line. On ranges below 1V the Remote Sense relay

RL14 (page 115-2) cannot be energized; so with DC Voltage and Output ON selected, the 100mV range output is routed via RL14-9/8 and the SHI(V) line on towards the Hi terminal on the front panel for 2-wire connection.

The other connection to the load returns via the Lo terminal, arriving at the DC assembly as SLO(V), referred to Common-1 (*page 11.5-1*). Contacts 2 and 3 of unenergized Remote Sense relay RL14 connect the SLO(V) line to the PLO(DCV) line, and through the overcurrent sense resistor R56 to Common-2A. However, no overcurrent sensing is available on ranges below 1V, as R56 is shorted by the RL2-5/4 connection between Common-1 and Common-2A at the base of the 100mV Attenuator, and the contacts of the energized RL11 and un-energized RL14 (*page 11.5-2*).

N.B. Although the relays are referred to above as 'energized' and 'un-energized', this is not strictly true as polarized relays are used to dispense with the power needed to hold the relays in.

This distinction is not significant to the present text, but is discussed later in *sect 7.11* where the relay logic is detailed.

7.5 100μV - 10mV RANGES

These ranges use the same relay settings as 100mV Range, so the output voltages remain at 1/100 of the DC Ref voltages. The differences lie in the spans of DC Ref voltages used.

To achieve the correct DC Ref span, the appropriate scaling is computed digitally and the 4-byte binary words set in the 13-bit and 12-bit comparator latches of the Analog Interface. The DC Ref spans are scaled as follows:

> 10mV Range - -2V to +2V 1mV Range - -200mV to +200mV 100μV Range - -20mV to +20mV

7.6 DC 10V LOOP

7.6.1 DC REF. and ERROR AMPLIFIER (Circuit diagram 430536 Page 115-1)

The DC Ref signal is derived as for the 1V range, entering the DC assembly at the same pins: J5 pins 1, 2, 3 and 4. Relay RL18 again connects the power and sense lines to the two star-points TP2 and TP3, TP3 being the signal Common-1 point.

On this range, RL16-8/9 connects full DC Ref to the non-inverting input of the Error Amplifier, which operates as for the 1V range, except that the span of voltages is now the full -20V to +20V.

7.6.3 **10V BUFFER (Power Ampl. Assembly)** (Circuit Diagram No. 430618 pages 11.9-1/2).

The discrete, complementary, 10V Range buffer-amplifier is a dualpurpose circuit, generating power to the output terminals for both DC and AC functions.

As it provides the full output current, it is located on the Power Amplifier assembly so that the heat from its power stage can be developed outside the thermally-shielding Chassis assembly, and dissipated by forced-air cooling from the fan. Its output is fed back to the DC or AC assembly for range and output switching, as the 'DC10V+100V' signal.

7.6.3.1 DC Path

The DC path is blocked by C56; M17 is the DC input buffer, connected as an integrator with diode clamping. M19 operates as an inverter in open loop, so applies high DC gain to the output from M17 on M19-2, referred to Common-2C by R112.

The output from M19 drives both halves of the symmetrical, inverting, discrete power amplifier through current-limiters Q21 and Q24, and is buffered by emitter-followers Q22 and Q23. Commonemitter devices Q27 and Q29 form a voltage amplifier, driving the complementary output stage Q32 and Q33. Resistors R119 and R120 set the gain of the discrete stages to approximately 4.5.

The forward amplification contains three inversions, negative DC feedback being applied to M17 inverting input by R122, defining an overall gain of 10 in conjunction with input resistor R123.

Because of this scaling, the resolution available on these ranges is reduced in proportion to the scaling ratio. The displayed output resolution is automatically adjusted according to range selection:

10V, 1V and 100mV Ranges	-	71/2 digits
10mV Range	-	61/2 digits
1mV Range	-	51/2 digits
100µV Range	-	41/2 digits

7.6.2 DC ÷2 ERROR BUFFER M14 (Circuit diagram 430536 Page 11.5-1)

The Error Amplifier output is blocked from the 1V Buffer by the open contacts 10/11 of RL16. Instead, it is connected by RL6-6/4 as input to M14.

For the 10V and 100V ranges, M14 is connected as an inverting ± 2 line buffer by the un-energized relay RL6-6/4 and 11/13. For the 10V range, M14 output passes to the Power Amplifier assembly via J5-73 and the Mother assembly.

The output from the line buffer M14 on the DC assembly (the signal 'DC 10V+100V+1kV ERROR') enters the PA assembly at J9-40, passing to the input of the 10V Power Amplifier via DC/AC selector relay RL4-11/13 and 10V selector RL3-9/13. The signal is attenuated by R171 and R124 in a ratio of 4.17:1. So a positive full range DC Ref signal of +10V from the Reference Divider appears at J9-40 as -5V, and is further attenuated by R171/R124 to approximately -1.2V across R124, which refers it to Common-2B.

The amplifier is best regarded as having separate DC and AC paths.

For DC range selections, the DC error signal is applied at M17-2, is amplified by 10 and output at TP11 via the low DC resistance of L8. The forward voltage gain, from the output of the Error Amplifier to the output of the 10V Buffer, is thus of the order of 1.2. This is more than sufficient to support the specified output current, when corrected to the demanded output voltage by the sense feedback to the Error Amplifier.

In AC operation, the effect of the DC path is to sense and correct the DC offsets throughout the whole AC amplifier, referring the output to Common-2A at M17-3.

7.6.3.2 AC Path

The AC path is blocked by the integrator M17, but is applied to the non-inverting input of M19 through the coupling capacitor C56. M19 operates in open loop, applying its output to the discrete power amplifier (see *para* 7.6.3.1 above).

The amplifier AC gain is also set to 10 by R122 and R123, the circuit time constants being selected to allow overall instrument output operation over the full frequency range of 10Hz to 1MHz.

7.6.3.3 Overload Detection

The 10V FLAG line, connected to D71 cathode, is pulled up to 0V (in-guard logic-1) by $7.2k\Omega$ (See *page 11.9-5* - R154 in parallel with R38). An Error OL message results from this line being driven to logic-Ø by Q34. During DC operation, relay RL8 is un-energized, configuring the collector loads of emitter-followers Q32 and Q33 as low-pass filters. This de-sensitizes the overload detector and the overload limiters Q28 and Q30 from the effects of transient currents.

Overload detector Q31 reaches Vbe threshold when the DC current value in R139 and R141 exceeds approximately 35mA. Similarly, Q34 detects currents in R147 and R149. In either case, Q34 conducts, pulling diode D71 cathode down to -15.7V. This drives the 10V FLAG line to logic-Ø, so the status message is returned to the CPU via the SSDA serial interface, and the 'Error OL' message is displayed.

This does not preclude further increase in output current, but under these conditions the instrument accuracy specification is not guaranteed.

During AC operation, relay RL8 is energized, the filter is removed, and the Overload Detector is adjusted to operate as a peak current detector. R172/R141 and R173/R147 cause the 10V FLAG to activate for RMS values of output sinewave current in excess of approximately 80mA.

7.6.3.4 Overload Limiting

If the DC output current increases to approximately 39mA, the current in either R139 or R149 causes the Vbe threshold of Q28 or Q30 to be exceeded, shunting the base current of the corresponding voltage amplifier. Thus the output drive to the final stage is limited.

In AC operation, if the RMS output current increases to approximately 100mA, the peaks of current cause the Vbe threshold of Q28 or Q30 to be exceeded. The output drive to the final stage is limited at this level.

7.6.3.5 Output Protection

The output current passes through the combination of R144 and L8. At DC and low frequency AC, the inductor provides a low output impedance, whereas at high frequencies the resistor stabilizes the amplifier when driving capacitive loads.

7.6.3.6 10V Buffer Output

For DC and AC 10V ranges, relay RL3 is energized.

For DC, RL4 is un-energized, so the 10V Buffer output passes via RL3-8/4 and RL4-4/6 as the 'DC 10V+100V' signal, J19-19/20 to the Mother assembly, and thence to the DC assembly.

For AC, RL4 is energized, diverting the 10V Buffer output via RL4-4/8 as the 'AC 10V+100V' signal, and out at J19-15/16 via the Mother assembly to the AC assembly.

7.6.3.7 10V Amplifier Power Supplies

M17 and M19 are supplied from 15V Common-2A rails, but the discrete amplifier receives power from the 38V supply, which is also used for the Error Amplifier on the DC assembly.

7.6.4 RANGE SWITCHING (DC Assembly) (Circuit Diagram 430536 Page 115-1)

The DC 10V+100V signal enters the DC assembly from the Mother assembly at J5-37/38 and R73/L6 filter out any spikes picked up in transit. Relay RL4 is energized, shorting the high voltage resistor R67, so the signal goes directly through the 1Amp fuse F1 to the 1V+10V+100V star-point.

7.6.5 REMAINDER OF THE 10V LOOP

From this point, the 10V range loop follows the same path as the 1V loop, both outwards to the I+ and I- terminals and back to the Error Amplifier inverting (sense) input. Of course, on the 10V range, the returning sense signal is compared with the full DC Ref voltage, rather than the attenuated DC Ref for the 1V range. Refer to *sub-section* 7.3; from *para*. 7.3.6 onwards.

7.7 DC HIGH VOLTAGE LOOPS

The instrument includes two high voltage DC ranges. The 100V ranges extends from -200V to +200V full scale, the 1000V range from -1100V to +1100V full scale.

7.7.1 HIGH VOLTAGE DELIVERY

Both ranges employ the same referencing arrangement used for the 10V DC Range, but the techniques necessary to generate high voltages differ from those in the low voltage loops:

• For the 100V Range, a VMOS circuit amplifies the ±20V Reference directly, as a DC signal, powered from a separate ±400V supply. The 100V range voltages are passed back via the range switching circuitry in the DC assembly to be output from the instrument as for the low voltage ranges.

7.7.2 HIGH VOLTAGE SENSING

A guarded high-voltage switched precision attenuator reduces the DC sense voltage from the Hi and Lo terminals to Reference levels. The attenuated sense voltage is compared with the DC Ref voltage, their difference being used as an error signal to correct the range output level.

The simplified block diagram of Fig. 7.2 illustrates the high voltage DC circuit arrangement and signal flow. The details of the 100V and 1000V ranges are described in *Sub-sections 7.8 and 7.9*.

• For the 1000V Range, the DC reference is first converted to a 16kHz AC signal, amplified in the same 100V amplifier, then stepped up to 1000V range voltages through a separate transformer. Subsequent high voltage rectification, filtering and polarity-switching converts the AC output from the transformer secondary into a DC voltage. A separate line conveys the 1kV range voltage back to the DC assembly for range switching and output from the instrument.



7.8 100V RANGE

7.8.1 INTRODUCTION

The '10V+100V+1000V DC ERROR' signal, generated by the +2 DC Error Buffer in the DC assembly, enters the Power Amplifier as for the 10VDC range; but the 10V Amplifier is bypassed for the high voltage ranges.

On the 100V range, the signal is switched directly into the 100V Amplifier, where it is scaled up by a factor of -20, the amplifier output being delivered via the 'DC 10V+100V' line to the PHI(DCV) line on the DC assembly. Thereafter the output is transferred to the instrument terminals as for the 10V range.

7.8.2 100V RANGE POWER ROUTING

7.8.2.1 DC Reference and Error Amplifier (Circuit diagram 430536 Page 115-1)

The DC Ref signal is derived as for the 1V range, entering the DC assembly at the same pins: J5 pins 1, 2, 3 and 4. Relay RL18 again connects the power and sense lines to the two star-points TP2 and TP3, the latter being the signal Common-1 point.

On the 100V range, RL16-8/9 connects the full DC Reference to the non-inverting input of the Error Amplifier, which operates as for the 1V range, except that the span of voltages is now the full -20V to +20V.

7.8.2.2 DC +2 Error Buffer M14

The Error Amplifier output is blocked from the 1V Buffer by the open contacts 10/11 of RL16. Instead, it is connected by RL6-6/4 as input to M14.

For the 10V and 100V ranges, M14 is connected as an inverting ± 2 line buffer by the un-energized relay RL6-6/4 and 11/13. For the 100V range, M14 output passes to the Power Amplifier assembly via J5-73 and the Mother assembly.

7.8.2.3 Power Amplifier and Output Routing (Circuit Diagrams: 430618 pages 11.9-2 and 11.9-3;

430536 pages 11.9-2 and 11.9-3430536 page 11.5-1)

'DC Error' enters the Power Amplifier assembly at J9-40 (refer to page 11.9-2). Relay RL3 is un-energized, shorting the 10V Amplifier input; and RL4 is un-energized, routing the DC Error signal to the 100V Amplifier as signal '100V I/P' (*page 11.9-3*).

Energized relay contacts RL2-8/4 apply the signal to the Gain Stage, which provides drive to the power amplifiers in the positive and negative heat sinks, via J3-12 and J3-11. The single-ended output from the heatsinks at J3-9 passes via R89, L7 and relay RL2-13/9 (RL2 energized), to RL3-6 (*page 119-2*), and onto the 'DC 10V+100V' line via RL4-4/6, R174 and J9-19/20.

On the DC assembly (page 11.5-1), the signal is routed to the PHI(DCV) line as for the 10V range.

7.8.3 100V AMPLIFIER (Circuit Diagram 430618 page 11.9-3)

The 100V amplifier is in three stages:

- Gain Stage: this is similar to the first stage of the 10V amplifier, but with a different distribution of gain.
- Driver Stage: providing most of the gain, this stage runs from a regulated 400V supply.
- **Buffer Output Stage:** complementary MOSFET circuits, located on the positive and negative heatsinks, provide a singleended output with the required voltage swing, at low impedance.

The voltage gain for the whole 100V amplifier is set at 100 by the input resistors R74/R71 and the feedback resistor R88.

The 100V amplifier is also used for 100V AC outputs, and on the DC and AC 1000V ranges to drive the step-up transformer. For this reason the following description is applicable to both DC and AC signal processing, and will be referred to in the sub-sections dealing with those functions and ranges.

7.8.3.1 Input to Gain and Driver Stages

(Circuit Diagram 430618 pages 11.9-2 and 11.9-3)

The DC ERROR signal enters the PA assembly at J9-40, passing to the input of the 100V Power Amplifier via relays RL4-11/13 and RL2-8/4. It is referred to common 2B by developing a voltage across R72.

7.8.3.2 DC Offset Correction

M10 is the DC offset integrator, with diode clamping. It provides a DC input to the non-inverting input of the voltage gain amplifier M8, controlling its DC offset. This is similar to the arrangement in the 10V Amplifier.

7.8.3.3 Signal Processing

M8 is a high speed hybrid amplifier operating as an inverter. With link LKD normally made, its stage gain is approximately 2.5, frequency compensated by C18 and C72. It operates from the 15V Common-2B supplies, but its signal output is converted into a current by Q10 and Q8; allowing its mean DC voltage for AC signals to reach the -400V levels required to operate the driver MOSFET output circuit. Diodes D44, D43 and D36 prevent negative latch-up.

Voltage Regulator M21 sets its pin 1 to +12V. Common-emitter buffer Q10 drives the capacitance of Q8 source-gate from the output of M8, forming a cascode current generator. The drain of p-channel MOSFET Q8 passes the signal current to the mirror Q12/Q11 at voltages close to the negative 400V rail.

The current-mirror output transistor Q11 is also in cascode with its associated MOSFET Q9. Emitter resistor R53 defines the current in Q9, the ratio R52/R53 setting the mirror's current gain.

MOSFETs are inherently capacitive, so measures are taken to nullify the effects, on slew rate, of the capacitive currents between Q9 electrodes. The cascode arrangement ensures that any source-gate and source-drain capacitive currents join the main flow of source current and have little effect on slew rate.

The Miller feedback of the drain-gate capacitance has the greatest effect on slew rate, generating AC currents between anti-phase electrodes which normally pass into the input circuit. In this arrangement, Q13 diverts these currents back into the cascode current, while maintaining a standing bias of about 4 volts between gate and source. These measures minimize the reduction of Q9 operating bandwidth.

R51 and D42 provide Q13 operating bias, and D51 protects the bias circuit. The high-power resistor R49 refers the bias circuit to Common-2, and C26 stabilizes the base-emitter bias of Q13. Zener diode D39 protects the MOSFET from source-gate voltage breakdown.

7.8.3.4 Driver Regulator

At Full Scale on the 100V AC range, the output from the driver is 200V RMS. This requires Q9 drain to provide a peak-to-peak voltage swing approaching 600 Volts, as there is no voltage gain in the heatsink power amplifiers. The positive supply which provides Q9 current therefore needs special regulation.

The 400 volt supply is at this point unregulated, so can contain line ripple and level variations, this noise level being critical to the output performance. To define a stable supply voltage, a DC restoration circuit is employed as a trough detector, maintaining a level about 5V below the most negative excursions of the ripple.

At power-up, 75V zener D57 allows a rapid charge of reservoir capacitors C49 and C59, until the charge reduces D57 voltage below the avalanche level. When D57 cuts-off, R100 provides a charge path of $1M\Omega$, giving a time constant of approximately 10 seconds. The smoothed voltage across C49/C59 is divided by R101, R86 and R87; so a small voltage is dropped across R101, and Q20 gate is held about 5V below the +400V(2)B line voltage. The N-channel source-follower Q20 thus provides a quiet, low-impedance DC supply voltage.

Zener diodes D60 and D61 divide the voltage across C49 and C59, so that their breakdown voltages are not exceeded. The 10V zener D54 protects the TMOS gate/source from excessive voltages.

The opto-coupler M16 permits the 400v supply to be switched off, allowing D56 to assume forward bias, thus connecting the rail to the +38V supply. This facility is made available to reduce the voltage across R65, and hence its continuous power loading, when the instrument is delivering a DC output of negative polarity. M16 is turned off for AC and positive DC outputs, by the 'POSITIVE' signal from the processor being set to logic-1 (0V). Thus M16-6 is isolated from M16-5, and the +400V rail out of the regulator remains energized. For negative DC outputs, the cathode of the LED in M16 is pulled to logic-Ø (the POSITIVE signal being set to -15V on M16-3 - see page 11.9-5); the LED emits, and M16-6/5 shorts out D54 turning Q20 off. The total supply voltage for negative outputs is then limited to 438V.

At HF, inductor L6 appears as a current source, increasing the impedance of Q9 drain load with frequency to compensate for capacitive loading. It has the advantage of not increasing the net power dissipated in the stage; any active current source would have significant output capacitance. The 12-watt resistor R65 is the main resistive drain load for Q9.

7.8.3.5 Driver Output

The driver develops its output voltage, which can involve peak-topeak AC swings of up to 600V, across the load resistor R65. Zener diode D41 is included to clamp the output in the event of the heatsinks being disconnected. This is normally held below avalanche by the current passing through a series bias buffer (Q8) in the Positive Heatsink assembly, via J3-11 and J3-12.

The main frequency compensation is performed by capacitor C12. This could have been connected to the drain of Q9, but the output line slew rate is sensitive to capacitive loading. Instead it is connected via J2-7, to a low impedance point in the Negative Heatsink assembly, which follows the driver output voltage swing.

7.8.4 100V POWER AMPLIFIER (Circuit Diagrams 430637 page 11.13-1 and 430539 page 11.13-2)

The 100V power amplifier stage is split between the Positive and Negative Heatsink assemblies. The driver output voltage is connected into the Positive assembly, and the frequency compensation feedback is derived in the Negative assembly.

The whole circuit is a complementary, single-ended push-pull amplifier with unity voltage gain. To achieve the full 300V peak voltage output, two MOSFET source-followers are connected in cascode, for each polarity, in a totempole arrangement.

To obtain the required peak current levels, each source-follower consists of two MOSFETs in parallel. In all, therefore, eight MOSFET devices are used.

On 100V ranges, the output currents are such as to bias the amplifier in class A, but on 1000V ranges the output currents impose class AB conditons. Crossover distortion is minimized by a regulated bias, generated by a Vgs multiplier (M1 in the Positive Heatsink assembly).

Power for the amplifier is provided by the same 400V supply that serves the driver circuit. To minimize internal temperature by improving efficiency, overall power loss is reduced by regulation only where required. Thus only the driver stage is regulated, allowing the power amplifier to take power directly from the unregulated supply. Being source-followers, the ripple on their 400V rail is not transmitted.

7.8.4.1 Positive Heatsink Assembly (Circuit Diagram 430637 Page 11.13-1)

N-channel MOSFETs Q1 and Q2 are connected in parallel, as are Q3 and Q4. All devices are matched for power dissipation and threshold voltage for an even dissipation of approximately 400W between the two heatsinks. All gate-source potentials are limited by 10V zeners.

The input voltage from the driver is present at J3-11 and J3-12. Most of the driver load current passes through the bias buffer Q8, and the voltage developed across Q8/R21 is applied to the bias control R10. The Vgs multiplier M1/Q8 acts as a high gain shunt regulator, generating a bias of between 5V and 9V, set by R10. The regulator's own bias chain of Q9, D8, and Q5 (which is connected as a diode) responds to the temperature of the heatsink to compensate for the temperature coefficients of the MOSFETs.

The 'DRIVE-' voltage at J3-11 is transferred directly to the negative heatsink input via J1-7 (Circuit Diagram 430539 page 11.13-2).

The 'DRIVE+' voltage at J3-12 is buffered by Q7 and applied to the gates of Q3 and Q4. In the event of an output short-circuit, Q6 detects the output current as a voltage across R14, imposing a hard limit of 1.5A by reducing the signal voltage at the input to the MOSFET gates.

The series gate resistors R5 and R6, together with their associated drain-gate capacitances, form the dominant pole of the amplifier. Damping resistor R19 with ferrite bead FB1, prevent local oscillations in emitter-follower Q7.

Q1 and Q2 act as buffers to provide a bootstrapped supply for the output devices Q3 and Q4, splitting the overall power dissipation to four points of application to the heatsink. The gates of Q1 and Q2 receive their drive from the output line, obtained via the divider R16/R22/R23/R15. Capacitors C10 and C13 decouple any noise on the 400V rail; C11 and C12 correct any lag which may be generated by C10 and C13. C5 and C6 control the division ratio at HF, swamping any stray capacitance.

The drains of Q3 and Q4 are shorted together, and connected via J1-5 by a 10nF capacitor to the corresponding point in the Negative Heatsink, completing an AC bootstrap (BS). The gates of Q3/Q4 (J1-1) and Q1/Q2 (J1-4) are similarly linked to their corresponding points in the negative heatsink. This ensures that AC swings in both polarities are identical.

The combined output from the Positive and Negative Heatsinks is transmitted back to the Power Amplifier assembly via along the screen of the input connection.

7.8.4.2 Negative Heatsink Assembly

(Circuit Diagram 430539 Page 11.13-2)

This is virtually a mirror image of the Positive Heatsink circuit. However, because the P-channel MOSFETs are operating closer to their maximum voltage rating, they are further protected by Zener diodes which limit their drain-gate potentials.

The HF swamp capacitors are not required, as the whole circuit is AC-bootstrapped to corresponding points in the Positive Heatsink assembly, via C1, C2 and C4.

HF compensation for the driver and output stages is derived at low impedance from the junction of R2 and D12. It feeds back via J2-7 to the driver output circuit, through C12 in the Power Amplifier assembly, to avoid capacitively loading the driver output line.

7.8.4.3 Over-Temperature Detection

The two NTC thermistors in each heatsink circuit are part of a bridge network which detects excessive temperatures on the heatsinks. The action of the bridge is described in *section* 7.12.9.

7.8.4.4 100V Output Connection

DANGER!

For guarding purposes, the output from the heatsinks is transmitted back to J3-9 of the Power Amplifier assembly along the screen of the input cable. The voltages on this screen are POTENTIALLY LETHAL. Utmost caution should be exercised when working in its vicinity.

7.8.4.5 Heatsink Removal

The 100V Amplifier can work with the heatsinks removed, because of the clamp diode (D41 on *page 11.9-3*) in series with the driver load. If they are removed, however, J3-9 and J3-11 in the disconnected socket of J3 must be connected together, to maintain the feedback. In this condition, the gain falls due to loading of the driver by resistors in the DC or AC assembly.

7.8.5 POWER SUPPLIES AND PROTECTION

Three main power supplies are employed in the Power Amplifier:

• 15V Common-2 in-guard supply.

This is used for all low voltage applications, including the switching and functional logic. For the most part the logic conforms to the standard: logic- $\emptyset = -15V$; logic-1 = 0V.

• 38V Common-2 supply.

Required mainly for the 10V Power Amplifier, but also for negative DC outputs in the 100V Amplifier driver, this supply is generated on the separate 38V Power Supply assembly (*Refer to page 11.12-1*). Part of the supply circuit is situated on the Mother Assembly.

• 400V Power Supply.

The 100V Power Amplifier used for the 100V and 1000V ranges, for both DC and AC outputs. The line transformer secondary output is rectified and smoothed on the Mother assembly, and the main regulator circuitry for the driver stage is contained on the Power Supply / Current Heatsink. The power output stage of the 100V Amplifier receives unregulated 400V supply. Extensive protection is incorporated.

7.8.5.1 38V Supply

(Circuit Diagram 430653 Page 11.12-1)

The mains (line) transformer secondary centre tap is referred to Common-2 on the Mother assembly after passing through the 38V Power Supply assembly. This secondary also provides an adjustable AC output for the 'Common Mode Null' balancing circuit.

A single bridge rectifier on the Mother assembly provides both positive and negative raw supplies for the foldback regulator in the 38V Power Supply assembly.

The 38V supply circuit is described in Section 6.7, para 6.7.3.4.

7.8.5.2 400V Transformation and Rectification (Circuit Diagram 430604 Page 11.16-5)

The mains (line) transformer secondary centre tap is referred to Common-2 on the Mother assembly. The secondary is switched with the secondary for the 38V supply, to allow a lower voltage to drive the 100V power amplifier for servicing purposes. Under operational conditions in the 4708, this switch, which is situated prominently on the Mains Transformer assembly, is set to the 400V position.

A single bridge rectifier on the Mother assembly uses series diodes to achieve the high peak inverse voltage performance required for the 400V supply.

After smoothing, and part-loading by a bleeder resistor chain (the bleeder resistors also balance the voltages across the capacitors); the rectifier output is passed via J31, to provide both positive and negative raw supplies for the foldback regulator in the PS/I Heatsink assembly.

7.8.5.3 400V Current Control (Circuit Diagram 430540 Page 11.13-3)

When the 400V supply is enabled, the LEDs in opto-isolators M1 and M2 are conducting, allowing their opto-transistors to be energized. As the circuits for both polarities are otherwise symmetrical, only the positive circuit is described.

Zener Diode D8 protects the source-gate circuit of level-shifter Q3. This N-channel MOSFET supplies a current of 1.4mA, as defined by Q8, to the current-monitor reference zener diode D7. This current is available only if the 400V supply is enabled by M1, otherwise Q4 base is pulled down by D1/R9, Q4 conducting via D7 so Q9 is pinched off.

Under normal operating conditions the Power Amplifier supply current is drawn through the P-channel MOSFET Q9, which is held in conduction by R8, R12 and D2. The current is sensed by the parallel combination of resistors R17 and R32. Although the peaks of the current taken by the power amplifier can reach 1.4A, the mean value is less than 0.5A. Ripple currents making up the difference are smoothed by the main reservoir capacitors C31 and C22 on the Power Amplifier assembly (*page 11.9-3*). For mean currents more than approximately 0.5A (in particular for output short-circuits); the voltage sensed across R17/R32, subsequently divided by the attenuator R10/R9, exceeds the threshold of Q4/D7. Q4 conducts to pass current into R8, reducing the drive to Q9 gate, so the $\pm 400V(2)B$ voltage at D5 anode falls. When the voltage dropped by Q9 rises to 56V, zener D5 conducts and pulls Q4 base down, further reducing the drive to Q9 gate. This cumulative action is slowed only by the time constant of the combination R34/C15, so that both voltage and current on the $\pm 400V(2)B$ line are simultaneously closed down.

With a persistent 400V overload, the circuit cannot recover naturally from this 'foldback' mode. However, the 400V voltage is monitored. If the 400V monitor senses a failure, a status bit is passed back to the CPU via the SSDA serial link. The CPU makes three attempts to reinstate correct operation by removing the PA bias while restarting the supply via the 400V enable line. If after the third attempt the voltage does not recover, the CPU assumes that a hardware fault is present, so displays the 'FAIL 7' message.

7.8.5.4 100V Current Sense and 1kV Overvolts Detector (Circuit Diagram 430618 Page 11.9-6)

This detector circuitry is used only for AC High Voltage ranges, and is described with the AC Voltage Amplitude Control system in *Section 9.* However, as the 400V supplies pass through the circuit for DC high voltage ranges, it is worth a mention at this point.

The 400V(2)B lines enter the Power Amplifier assembly from the PS/I Heatsink at J1-8/6 and are filtered by L1 and L2 before being applied across two neon lamps LP1 and LP3. These lamps are visible from the top and rear of the instrument when the PA board is exposed, indicating that a dangerous voltage is present.

The 400V(2)B lines pass on to power the driver stage of the 100V amplifier, where the voltage is regulated as described in sect. 7.8.3.4.

The 400V(2)C lines supply the power amplifier in the Positive and Negative Heatsinks.

On the AC 100V range, the current in each of these lines is used as an analog of the load placed on the amplifier. (On the 1000V ranges, any overload is sensed by an AC or DC overcurrent detector in the DC assembly.) On the AC 1000V Range, the voltage applied to the primary of the step-up transformer is fed via a resistor to the detector at M2-5/9. The '100V AC' line is set to logic- \emptyset (-15V) only when the 100V AC range is selected.

7.8.6 PA POWER SUPPLY MONITORS (Circuit Diagram 430618 Page 11.9-4)

All three power supply voltages: 15V, 38V, and 400V; are monitored using similar comparators to initiate individual 'FAIL' messages. In addition, if either the 400V or the 15V circuit detects a low power supply voltage, the 400V supply is disabled.

7.8.6.1 Comparator Supply Protection

To ensure that failure of either the 15V or the 38V supply does not remove the power from the three comparators, these two sources are 'OR'ed by D5, D6, D15 and D16 (the 38V supply being ballasted by R1 and R15) to provide the V+ and V- supply to the Quad op-amp M3. In nine of the possible sixteen states of failure of these two supplies, power will still be applied to the comparators. The maximum values of V+ and V- are limited to +16V and -16V by zener diodes D7 and D14.

7.8.6.2 15V Monitor

Zener diode D29 is the 2.45V reference for the 15V comparator. It is ballasted by R27 to V+, and its +2.45V above the -15V rail is applied to the non-inverting input of M3c. The +15V to -15V supply is divided by R29/R30/R33, generating a voltage +2.50V above the -15V rail at the inverting input to M3c under normal operating conditions. Thus the output at M3c-7 remains at the negative (V-) rail, holding D28 in forward bias, and the 15V(2) FAIL line at J9-108 is held at Logic-Ø (-15V).

If the voltage between the $\pm 15V$ supply rails falls to less than 29.4V, the voltage across R30/R33 falls to less than the reference 2.45V. The output at M3c-7 changes state to the V+ rail, reversebiassing D28, so the 15V(2) FAIL line is pulled to logic-1 (0V) by R28.

The logic levels on the 15V(2) FAIL line pass via the Mother assembly to the Parallel/Serial status registers in the Reference Divider assembly (M18-5 on *page 11.4-4*). During each control data transfer, the SSDA also passes the condition of the status registers back across guard to be read by the CPU. When the 15V(2) FAIL line switches to logic-1 due to a 15V failure, this is detected by the CPU which produces the FAIL 9 message on the MODE display.

The 15V monitor output line also gives an input to the 400V enable logic (sect 7.12.5). The effect of a 15V failure is to disable the 400V(2)B regulated supply via D26 conduction and J1-3 at logic-1.

7.8.6.3 38V Monitor

The action is similar to the 15V monitor, but because of the higher voltage, the divider between the +38V and -38V lines is balanced by two 10k Ω droppers in each line. Without Q5, the 2.45V zener bias current would affect the sensing level. By employing Q5 as a voltage follower, D25 bias current can pass directly to the V-rail and still be referred to the R25/R26 junction. The V_{be} drops in Q5 cancel one another out, so the zener and the sensor R25/R32 are referred to the same potential.

In normal operation the voltage across the 715Ω of R25/R32 is approximately 2.62V, in excess of the 2.45V of D25.

If the 76V between the +38V and -38V rails fails by falling to 71V, the voltage at M3b-2 falls below that at M3b-3, and the output at M3b-1 changes state from -V to +V. The action of D22 and the 38V(2) FAIL line are the same as for the 15V monitor.

7.8.6.4 400V Monitor

The 400V Monitor is in two mirrored halves, each dealing with its own polarity of the supply, so only the positive half is described.

Zener D9 provides the +2.45V reference on the non-inverting input at M3d-12. The divided +400V is sensed across R16 at a normal operating voltage of +3.27V (referred to common-2C) and applied to the inverting input at M3d-13, thus setting the output at M3d-14 to the V- rail voltage. D20 is reverse-biassed so the 400V(2) FAIL voltage is pulled to logic- \emptyset (-15V) by R7.

If the +400V supply fails by falling below +300V, the voltage across R16 falls below the +2.45V reference and the M3d-14 output switches to the V+ rail voltage. D20 conducts, pulling the 400V(2) FAIL line at J9-106 to logic-1.

In normal 400V operation R31 is shorted by the 400V/50V switch on the Mains (line) transformer, via the 'Lo SUPPLY A' and 'Lo SUPPLY B' lines. When the switch is set to 50V, the Lo SUPPLY A line is connected to -15V, effectively disabling the monitor output by holding the 400V(2) FAIL line at logic- \emptyset .

The output line gives an input via D3 to the 400V enable logic (described in *sub-section* 7.12.5). Its effect is as for a 15V failure.

7.9 1000V RANGE

7.9.1 INTRODUCTION

7.9.1.1 Power Signal Processing

Method

The 1000V DC Range obtains its high voltages by using the 100V power amplifier to drive an AC signal into the primary of a step-up transformer. The AC signal is derived by modulating a 16kHz reference with the DC ERROR signal.

Error Signal Conditioning

The '10V+100V+1000V DC ERROR' signal is pre-conditioned by the VCA Drive circuitry in the DC assembly, before it enters the Power Amplifier. The 10V Amplifier is bypassed.

High AC Voltage Generation

The modulated 16kHz signal is passed from the DC modulator into the 100V Amplifier, where it is scaled up by a factor of -100, the amplifier output being delivered via the 'OUTPUT' line to the HF Transformer assembly.

Rectification and Output

The stepped-up secondary voltage is rectified and filtered in the High Voltage assembly:

- A constant-current source acts as a shunt to sustain the current drawn from the high-voltage secondary winding through the bridge rectifier. Polarity is switched with respect to common-2 via the LC-filtered 38V common-2 supplies. Positive polarity output is referred to -38V at zero output, to overlap with negative polarity output referred to +38V. The overlap allows digital calibration constants to be used to align zero voltage output in both polarities to the same calibrated zero.
- The main output filter is placed in the output line. This is a low-pass filter with a high rejection at 16kHz, reducing the ripple voltage to within specification limits.
- The output voltage is fed out through the Range switch on the DC assembly, where it is subject to Remote Sense and Output On/Off switching, before being passed to the I+ terminal by the same route as for low voltage ranges. High voltage status is detected on the DC assembly as described in *para 7.3.8.2* for the 1V Range.
- The external current is sunk into common-2 via the overcurrent detector, which warns the control processor when the output current exceeds approximately 28.5mA (see para 7.3.8.1). On the 1000V range the processor will switch the output off on receipt of the overcurrent signal from the overcurrent detector.

7.9.1.2 Sense Loop

Sense Attenuation

The sensed output voltage from the Hi and Lo terminals is reduced down to 'DC Ref' levels by a guarded precision attenuator on the DC assembly, and then applied to the inverting input of the Error Amplifier:

- The Lo terminal and Sense Attenuator Lo are both referred to Common-1 (DC Ref Lo). The attenuator is dual-purpose, being used for both 100V and 1000V ranges. The Hi sense voltage is divided in the Sense Attenuators by 10 (100V Range) or 60 (1000V Range).
- The attenuated output is compared against DC Ref Hi in the Error Amplifier, modifying its output to the VCA Drive.
- The 10V Bootstrap, in addition to supplying the Error Amplifier, also buffers DC Ref Hi as reference for the VCA Drive circuit.

Error Conditioning

The bipolar DC error voltage between the buffered DC Ref Hi and the Error Amplifier output is converted by a switched precision rectifier in the 'VCA Drive', to provide a suitable unipolar control signal for the DC modulator. The buffered output from the rectifier becomes the '10V+100V+1000V DC ERROR' signal which adjusts the amplitude of the 1000V Range outputs.

Loop Action and Reference Scaling

The Sense loop thus stabilizes the 1000V Range DC output to a value which is 60 times the DC Ref voltage, this value being determined by the division ratio of the precision sense attenuator. The DC Ref voltage is scaled digitally so that Full Scale of 20V corresponds to 1100V on the OUTPUT display and at the output terminals.

7.9.2 1000V RANGE POWER ROUTING

7.9.2.1 DC Reference and Error Amplifier (Circuit diagram 430536 Page 11 5-1)

The DC Ref signal is derived as for the 1V range, entering the DC assembly at the same pins: J5 pins 1, 2, 3 and 4. Relay RL18 again connects the power and sense lines to the two star-points TP2 and TP3, the latter being the signal Common-1 point.

On the 1000V range, RL16-8/9 connects the full DC Reference to the non-inverting input of the Error Amplifier, which operates as for the 1V range, except that the span of voltages is now the full -20V to +20V.

The Error Amplifier output is blocked from the 1V Buffer by the open contacts 10/11 of RL16. Instead, it passes as input to M15-5. The error signal is conditioned by the VCA Drive circuit M15/M14 and passed to the line buffer at M14-5. For the 1000V range, M14 is connected as a non-inverting line buffer by contacts 8/4 and 9/13 of energized relay RL6. M14-7 output passes to the Power Amplifier assembly via J5-73 and the Mother assembly.

7.9.2.2 Power Amplifier Routing

(Circuit Diagrams: 430618 pages 11.9-2 and 11.9-3)

'DC Error' enters the Power Amplifier assembly at J9-40 (Refer to *page 11.9-2*). Relay RL3 remains un-energized, shorting across the 10V Amplifier input. The DC Error signal is routed via link LK.W and TP14 to the 1kV DC Modulator at R78. The route to the 100V Amplifier input as signal '100V I/P' via RL4-11/13 is blocked by the open contacts 8/4 of unenergized relay RL2 (*page 11.9-3*).

The output from the modulator is a 16kHz AC signal at TP15 whose amplitude is determined by the value of the DC Error signal. With RL1 unenergized on the 1kV DC Range, this AC signal passes via RL1-11/13 contacts to the '1kV ERROR O/P' line.

RL2-6/4 contacts (*page 11.9-3*) apply the signal to the Gain Stage, which provides drive to the power amplifiers in the positive and negative heat sinks, via J3-12 and J3-11. The single-ended output from the heatsinks at J3-9 passes via the OUTPUT line to the 1kV ENABLE relay contacts RL6-8/9 (*page 11.9-2*). RL6 is energized, and RL7 is unenergized on the DC 1kV Range, so the OUTPUT line is connected to J5-3 (PA assembly) and out as a direct link to the High Frequency Transformer assembly.

7.9.2.3 High Voltage Assembly Routing (Circuit Diagram 430537 page 11.14-1)

The high voltage output from the secondary of the HF transformer is input to the High Voltage assembly between its J2-1/2 and J2-8/9. After rectification, polarity switching and filtering, the DC 1kV signal is output via J1-2/3 to pin L on the Mother assembly, where it is again filtered before passing to the DC assembly on J5-33/34.

7.9.2.4 DC Assembly Power and Sense Routing (Circuit Diagram 430536 page 11.5-1)

On the DC assembly, the DC 1kV signal line is fused at 1A by F5, and the signal is routed through RL7-5/4. At this point the voltage is also used to energize the attenuator guard network R15 etc. It is routed to the PHI(DCV) line through RL7-10/11, then out to the I+ terminal and back from the Hi terminal on the SHI(DCV) line as for the 1V range. The current returning from the I- terminal is sunk into common-2 via the overcurrent detector R56 (see para 7.3.8.1).

SHI(DCV) is range switched on to the HV attenuator R17 etc. by RL7-8/9, the reduced voltage being taken off through RL9-10/11 and applied to the inverting input of the Error Amplifier.

7.9.3 VCA DRIVE CIRCUITRY

(Circuit Diagram 430536 page 115-1)

The attenuated sense signal is applied to the inverting input of the Error Amplifier via RL9-10/11. This bootstrapped, high gain circuit compares the sense signal with DC Ref. When both are equal; the output at M20-6, the bootstrap common BS at TP1, DC Ref Hi and the sense signal are all at the same level. Therefore the differential input to the error buffer-comparator M15 is zero at M15-6/5.

The second M15 stage acts as a bipolar-unipolar switch which adapts the bi-polar action of the Error Amplifier to the unipolar sensitivity of the DC modulator:

- With the front panel OUTPUT ON+ LED lit, the POSITIVE control signal is at logic-1 (0V). FET Q1 conducts, setting the M15-3 non-inverting input to zero volts, so the amplifier inverts the input at M15-2.
- Alternatively, if the OUTPUT ON- LED is lit the POSITIVE signal is at logic-Ø (-15V), cutting off Q2. M15-3 follows the M15-7 voltage, so the amplifier acts as a voltage follower.

The gain from M15-7 to the I+ terminal is approx. x2000. R87 and C40 at the Error Amplifier input; and R40, C21 on the first stage of M14; provide frequency compensation for the overall loop.

For the 1000V range, the second M14 stage is connected as a noninverting line buffer by contacts 8/4 and 9/13 of activated relay RL6. The output from M14-7 passes to the Power Amplifier assembly via J5-73 and the Mother assembly.

7.9.3.1 Action of VCA Drive Circuitry

If a user increases a positive OUTPUT display value, the positive DC Ref Hi voltage will increase (this is a demand to increase a positive output voltage). The polarity switch inverts the positive input from M15-7, so M15-1 feeds a negative output to M14. This is inverted at M14-1 and then buffered by voltage follower action at M14-7. It is passed via the Mother assembly to the DC modulator on the Power Amplifier assembly as an increasing positive DC signal.

In the case of an increasing negative OUTPUT display value, the negative DC Ref Hi value will increase negatively. But now the POSITIVE signal is at logic- \emptyset (-15V), so the output from M15-7 is not inverted and remains negative as for positive outputs. The action of M14 is not altered, so an increasing positive signal is sent to the DC modulator as before.

In both of the above cases the signal sent to the DC modulator is increasing positively, and this will result in an increasing 16kHz amplitude input to the 100V Amplifier. All polarity information is lost, so has to be re-inserted after rectification of the step-up transformer output, by the polarity switch in the High Voltage assembly.

7.9.4 DC MODULATOR

7.9.4.1 16kHz Derivation

(Circuit Diagrams: 430648 page 11.3-2; 430652 page 11.4-5; 430618 pages 11.9-5 /11.9-2)

The 13-bit counter in the Analogue Interface generates 16kHz at pin 14 of M16 (*page 11.3-2*). This is transferred into guard through optoisolator M3 on the Reference Divider (*page 11.4-5*). The 16kHz square wave, switching between logic-1 = 0V and logic- \emptyset = -15V, enters the Power Amplifier assembly on J9-61 (*page 11.9-5*).

Providing the 1kV range is selected, and the 'PA CLAMP' signal is at logic- \emptyset (-15V), the full 15V p-p squarewave passes via M6-4 and M9-10 to inverter Q41 (*page 11.9-2*).

7.9.4.2 DC Error Signal Processing (Circuit Diagram 430618 page 11.9-2)

The modulator operates by alternately charging the low-pass filter formed by R83, C83 and C84 via the series switch Q39, and discharging it through Q40.

The 16kHz MOD DRIVE squarewave alternates between logic-1 (0V) and logic- \emptyset (-15V). After inversion in Q41, the signal at its collector switches between the +15V and -15V rails. Positive half-cycles of the MOD DRIVE signal make Q41 conduct, switching Q40 off and Q39 on, so the DC Error voltage charges the filter. For negative half-cycles the conditions are reversed and the filter is discharged to Common-2.

The DC Error signal is always positive, due to the polarity switch on the DC assembly. Its amplitude depends on the difference between the conditioned output voltage and the DC Ref Value, but is limited to +12V by D75.

The filter reduces the 32kHz and higher harmonic content of the squarewave, while passing 16kHz with little distortion. Its output is buffered by source-follower Q42, before being AC-coupled to the 100V Amplifier by a high pass filter (formed mainly by C86 with the approx. 400Ω input resistance of the amplifier).

The near-sinusoidal 16kHz signal input to the 100V Amplifier has amplitude which is proportional to the value of the DC Error signal, so acts as an AC analog of the difference between the normalized instrument DC output voltage and the value of the DC Ref voltage. It is based on a mean of 0V, and is passed as the '1kV ERROR O/P' signal via RL1-11/13 and RL2-6/4 into the Gain Stage of the 100V Amplifier (page 11.9-3).

7.9.5 100V AMPLIFIER

(Circuit Diagram 430618 page 11.9-3) (For description refer to Subsections 7.8.3 and 7.8.4)

This operates as for the 100V range, but in this case the DC path simply maintains the zero offset of the AC signal, which is amplified along the AC path. The output signal 'OUTPUT' is fed from J3-9 to relay RL6 contacts (*page 11.9-2*) for application to the step-up transformer.

7.9.6 '1kV ENABLE' RELAY RL6 (Circuit Diagram 430618 page 11.9-2)

Relay RL6 allows the OUTPUT signal from the 100V Amplifier to energize the HF step-up transformer, providing the following conditions are met:

The $\overline{1kV}$ Signal is at Logic- \emptyset :

This is a processor-controlled signal, set to logic- \emptyset when the instrument output is switched on, in the 1000V range.

The Watchdog has NOT 'Barked'.

The '1kV ENABLE' Switch S1 on the Power Amplifier assembly is set to 'ENABLE'.

S1 is situated below the left-hand ejector lever (viewed from the front of the instrument), facing the rear. It allows the high voltage to be switched off for servicing purposes. A red LED glows when all other conditions are met.

When RL6 is closed, the OUTPUT signal from the 100V Amplifier is switched through to the contacts of RL7.

7.9.9

CONSTANT-CURRENT ASSEMBLY (Circuit Diagram 430563 page 11.14-2).

7.9.7 LF/HF TRANSFORMER SELECTION

The two transformers are separately located, their secondaries being connected into the High Voltage assembly. The HF transformer is selected when RL7 is unenergized, its primary being returned to Common-2C. RL7 is energized to select the LF transformer.

For the 16kHz signal used with the 1000V DC Range, the HF transformer is selected by RL7 being unenergized.

7.9.8 HIGH VOLTAGE TRANSFORMER AND RECTIFIER (Circuit Diagram No. 430537 page 11.14-1).

For the 1000V DC Range, the HF transformer gives a step up ratio of 1:6.17. This ratio generates secondary voltage outputs large enough to provide DC outputs from the instrument of 1100V. The AC relays RL2 and RL3 in the High Voltage assembly remain unenergized for the 1000V DC range, but the DC relay RL4 is energized, applying the HF transformer secondary voltage to the rectifier bridge via RL4-5/4 and RL4-2/3.

The rectifier bridge uses two series diodes in each arm. Each diode is current-rated at 1A, with a p.i.v. of 1.5kV.

N.B. The transformer secondary, and bridge rectifier are not directly referred to any common. This allows the rectifier output to float so that it may be used for either polarity.


7.9.9.1 Constant-Current Source.

Q1-12 form a series Darlington chain, connected across the bridge rectifier output as a constant-current source, having two functions:

- It maintains conduction in diode bridge D56-D63 under no-load conditions.
- At higher voltages, D15-D17 limit Q11 base voltage to +2.4V, limiting the series current in R11, with Q13 pinched off. At lower voltages Q13 conducts, shunting R11 with 170-180Ω (R10 plus Q13 'On' resistance which falls to approx 125Ω), and increasing the discharge current. The approximate shape of the overall characteristic is shown in Fig. 7.3.
- NB Note that the minimum voltage applied across the constantcurrent source is 38V. Even at zero output voltage and current, the diode bridge generates 38V to back off the positive or negative 38V connected to RL3.

7.9.9.2 Overvoltage Detection

Zener diodes D1 - D13 form a series chain across the High Voltage supply. When the voltage exceeds 1440V this chain conducts, lifting D13 cathode and driving opto-isolator M1. M1 collector falls, turning on Q14, whose collector voltage rises to provide a 'LIM DET' logic-1 (0V) output at pin 5. This signal travels from the High Voltage assembly at J1-14, via the Mother assembly, to the Power Amplifier assembly at J9-69.

The operation of the LIM DET circuitry and subsequent action is described in Section 7.12.

7.9.10 POLARITY SWITCHING (Circuit Diagram 430537 page 11.14-1)

Double-pole relay RL5 performs the polarity-reversal. With RL5 unenergized as shown the output filter is connected to rectifier positive, and the -38V Common-2 supply is connected to rectifier negative. During zero calibration, the -38V is backed off to give a true zero output by an output from the rectifier.

Relay RL5 is controlled by the Exclusive-NOR gate M4-2, under the influence of the CPU's 'POSITIVE' and 'PA CLAMP ON' signals from the serial data-link parallel output registers. When negative outputs are selected, providing the PA is not clamped; RL5 is energized, the output filter is connected to rectifier negative, and the +38V Common-2 supply is connected to rectifier positive. Again, the +38V is backed off by an output from the rectifier for all negative outputs, including zero.

The requirements which decide the use of the Exclusive-NOR function are discussed in *sub-section* 7.12.4.

7.9.11 OUTPUT FILTERING

The high voltage output is filtered in three stages:

- a. L3, R1, C1 and C2 together form a 2-pole low-pass filter, which attenuates 16kHz by approx. 30dB and 32kHz by approx. 42dB.
- **b.** L4, L5 and their associated capacitors form a 5-pole filter with elliptical characteristics, attenuating by at least 60dB above 16kHz.
- c. The final stage is formed by R10, with C1, R84 and R85 on the Mother assembly (Circuit Diagram 430604 *page 11.16-1*). This provides further attenuation of approximately 30dB at 16kHz and 36dB at 32kHz.

7.9.12 1kV DC OVERCURRENT

The overcurrent detector on the DC assembly operates on the 1000V Range identically as on the 1V Range. Refer to *para* 7.3.8.1.

7.9.13 **1kV and 100V SENSE ATTENUATION** (Circuit Diagram 430536 page 11.5-1)

Both ranges' output voltages are sensed on the SHI(DCV) line and reduced to 10V Range levels in the same guarded attenuator.

The 1000V Range output is developed across the full attenuator via relay RL7-8/9 contacts, and the guard chain is driven from the DC 1kV line via RL7-5/4.

The 100V output enters the attenuator at the tapping between R85 and R101 via RL8-9/8 contacts, the corresponding guard voltage being applied to the Guard chain via RL8-4/5.

The output tapping is common to both ranges, taken at the $900k\Omega/100k\Omega$ junction of R101. Thus the 1000V DC Range voltages are attenuated by 60:1, the 100V DC Range voltages by 10:1. The reduced output from the Sense attenuator is applied to the inverting input of the Error Amplifier.

Each junction between adjacent elements of the attenuator has its own guard screen. To eliminate leakage while providing an effective guard, a separate attenuator steps the power output voltage on the PHI(DCV) down to the correct voltage for each junction's guard screen.

The Sense attenuator sinks into Common-1, the 'reference' common to which the Error Amplifier and the 10V/1V attenuator are also referred. The guard attenuator sinks into Common-2, the general analog power common.

7.10 LOGIC CONTROL OF DC OUTPUTS

Two main aspects of analog control functions can be considered:

- a. The effects of the controls on the analog circuitry, which are discussed elsewhere in the descriptions of the relevant circuits;
- **b.** The methods of implementing the control logic, which have been developed to use the minimum number of control signals. It is also required to dissipate as little energy as possible inside the heat-shielding chassis assembly, to avoid temperature effects on the accuracy of the analog circuits themselves.

7.10.1 LOGIC LEVELS

In general, the analog control logic operates between 0V and -15V, with Logic-1 = 0V, and Logic- \emptyset = -15V. These levels are set originally at the serial/parallel control data latches in the Reference Divider assembly as outputs from the serial data link, and are accepted by the parallel/serial status data latches as inputs to the link back to the CPU. Some special control signals are passed into guard via opto-isolators, also in the Reference Divider, operating between -10V and -15V. These are subsequently adjusted to the normal control logic levels.

7.10.2 HEAT REDUCTION

Two methods are used to ensure that the energy dissipated by the relays is minimized:

- Use of bistable latching relays.
- Use of an 'Update' signal;

7.10.2.1 Update Considerations

For some heat-sensitive environments within the chassis assembly, polarized bistable latching relays are used which only require actuation, and hold on without a solenoid supply. Where relays need hold-on energization, they are usually tied to 0V or +15V on one side, and controlled on the other by the uncommitted collector of an inverting Darlington driver. Thus when the input to the driver is logic-1, the relay is held energized by its -15V output; and when the driver input is logic- \emptyset , its output is high impedance, releasing the relay.

For some relays it is necessary to hold the full actuating voltage across the solenoid for the whole time that it is energized. But where periodic updating will not cause difficulties, a relay is held on between 0V and -15V, raising the 0V side to +15V to actuate it during an update,. Such relays have a secure hold-on voltage of approximately 12V, but require 20V or more to pull them in.

At intervals of 40ms (typically - depending on the priorities of the CPU's program), the CPU generates a data transfer across the serial interface, and an 'Update' signal is passed into guard by the CPU via an opto-isolator (M4 in the Reference Divider - *page 11.4-5*). This serves two purposes:

- It is mainly provided to ensure no delay in transferring important status data back to the CPU;
- It is available when it is required to update the analog state of the instrument functions, as demanded by reversionary modes or user inputs.

After passing into guard, the update signal is named 'UPD(IG)'

7.11 DC ASSEMBLY RELAY DRIVES AND LOGIC

7.11.1 INTRODUCTION

(Circuit Diagrams 430536 page 11.5-3 and 430668 page 7-23).

The analog circuitry is mainly controlled by low-thermal relays, many contacts being fitted back-to-back to further reduce temperature effects. For the fastest response, the output relay RL15 is not latched, but can trip out quickly if the power supply fails, removing any output voltage from the terminals.

The rest of the relays are latched, allowing hold-on without power, to reduce the internal temperature at their contacts. As they are polarized they require a bipolar actuating drive, which is provided by Tristate' relay drivers and a bias amplifier.

7.11.1.1 Latched Bistable Relays (Circuit Diagram 430536 page 115-3).

As can be seen from the circuit diagram on *page 115-3*, the relays are strung out between the output of their bias amplifier (-7.5V approx. at M1-2) and the drive outputs from the Clamp assembly.

The bias amplifier M1 is a frequency-compensated voltage follower, buffering the tapping of attenuator R4/R5, to hold one side of each relay permanently at -7.5V. The relay drivers on the Clamp assembly can provide outputs at 0V or -15V when enabled by the $\overline{UPD(IG)}$ pulse, but return to tristate when disabled. A relay is therefore driven to one or the other of its bistable states during update, then latched in the chosen state when the driver output returns to open-circuit.

All the latched relays operate in the same polarity sense: when its driver output updates at logic-1 (0V), the relay latches to select its nominal function; for a logic- \emptyset (-15V) update, the function is deselected. In the analog circuit diagrams, the relay contacts are shown in their deselected state, equivalent to the un-energized state of a conventional non-latching relay. For consistency, in the analog descriptions relays are referred to as being 'energized' or 'unenergized'.

7.11.1.2 'Tristate' Relay Drivers (Circuit Diagram 430668 page 7-23).

The relay drivers (M1, M2, M3 on the Clamp assembly) are octal 'Tristate' buffers. Each chip is served by two inverted enable inputs on pins 1 and 19 (four buffers - half the chip - per enabling input).

Whenever a switching command has been received, the CPU performs a control data transfer and the $\overline{\text{UPD}(\text{IG})}$ line from J5-104 is pulsed to -15V for 50ms.

The switching logic places a logic-1 (0V) on the input of selected drivers, and logic- \emptyset (-15V) on those whose function is not selected. Because all the buffers are non-inverting, during the update pulse a driver selects its function by setting its output voltage to 0V, or deselects by pulling its output voltage to -15V.

7.11.2 CLAMP ASSEMBLY (Circuit Diagrams 430536 page 11 5-3 and 430668 page 7-23).

On the DC Relay Drive Logic circuit diagram (page 115-3) the Clamp assembly is shown in block form. Also, the pcb pin numbers correspond to the pin numbers of the buffer chips: J7, J8 and J9 being the connections to M1, M2 and M3 respectively. For signals crossing the block from left to right, the output of each non-inverting buffer is drawn opposite its input, so the function remains unchanged as it crosses the block. As a further aid to identification, the pins of any one buffer are numbered so that the input and output numbers add up to 20.

7.11.2.1 **UPD(IG)** Distribution

As the $\overline{UPD(IG)}$ signal is distributed as the enable to many buffers, it is itself buffered before being fanned out. So the four $\overline{UPD(IG)}$ connections at the top of the block are inputs to four buffers (M1) which are permanently enabled by J7-19 at -15V. The outputs of two of these buffers are brought out to J7-5 and J7-7 which are not connected (and not shown on the circuit diagram).

The input at J7-11 emerges from the Clamp assembly at J7-9 to operate the driver for the non-latching relay RL15 (at M2-6). The fourth input at J7-17 emerges at J7-3, and is reconnected as the fanned-out enable to the other buffers on the assembly (see Fig. 7.4).



7.11.2.2 Buffer Clamping

(Circuit Diagram 430668 page 7-23).

The 40244 octal buffer can be sourced from several manufacturers. Some variants are protected against SCR avalanche if the output voltage were to exceed the rail voltage, but some are not. Each buffer drives its output into the solenoid of a relay, and is switched on and off by the update enable. The self-inductance of the solenoid can generate back EMF's well in excess of the rail voltage, so to guard against the possibility of catastrophic failure, it was decided to provide external protection in the form of a clamp circuit.

On the Clamp assembly Q1-Q4 form two power supplies, each delivering a regulated voltage of a diode-drop less than the rail voltage ('+VE CLAMP' and '-VE CLAMP'). A diode connected from the buffer output to each of the clamp lines permits the output voltage to rise to, but not exceed, the rail voltage (see Fig. 7.5).

Where two buffers are used in parallel to drive two relays, the clamp diodes can be omitted from one buffer output (eg. M2-9 and M2-7 are joined on the DC assembly between J8-9 and J8-7, so both are clamped).



7.11.3 DC ASSEMBLY SWITCHING LOGIC (Circuit Diagram 430536 page 11.5-3).

The analog-control signals are transferred into guard on the Reference Divider assembly, and latched as 'Q' outputs in the Serial/Parallel Data Converter. Offset positive logic is employed (Logic- \emptyset = -15V, Logic-1 = 0V) for the signals entering the DC assembly via J5 from the Mother assembly. For general analog control considerations refer to Sect. 7.10.

7.11.3.1 Range Switching Logic

Range control data is input as a 3-bit code on DCRØ, DCR1 and DCR2 lines. The bit-pattern is decoded by M4 to select the correct range relays. As the 100μ V, 1mV, 10mV and 100mV ranges all use the same analog circuitry, only one bit-combination (DCR2) is required for these four ranges. The resulting five combination variations are listed in Table 4.1 against the range selections, showing the states of M6 'Q' output pins and the relays energized for each range.

Note that deselection of DC function sets each DCR($2-\emptyset$) to logic-1. The M6 'Q' outputs all fall to logic- \emptyset , deselecting all range relays except RL1, RL2, RL3 and RL16, which are selected by DCR2 being at logic-1.

7.11.3.2 Function and Output Switching Logic

Output voltages are passed through the DC assembly on all AC and DC ranges. RL15 connects the SHi, SLo, PHi and PLo to the Hi, Lo, I+ and I- terminals of the instrument. Four signals control this relay:

OFF at logic-Ø when Output is selected ON. BARK DEL at logic-Ø unless the watchdog has tripped. AC FUNCT at logic-Ø if AC Function is selected, or DC FUNCT at logic-1 if DC Function is selected.

Under these conditions M4 pins 1 and 2 are set to logic-1, M4-9 is at logic- \emptyset ; M4 pins 3, 4 and 5 are at logic- \emptyset , M4-6 is at logic-1. So M2-2 is driven positive, and as M2-3 is biassed at about -4.75V, then M2-1 goes to approx. -12V. During the update pulse J7-9 goes to -15V, so M2-7 goes to +15V. RL15 is thus actuated by some 27V, but after the UPD(IG) pulse is terminated, M2-7 returns to 0V and RL15 is held on. If AC and DC are both deselected, or if the output is set to OFF, or if the Watchdog barks; the -12V at M2-1 reverts to approx. +11.5V. If the UPD(IG) pulse is not present, the voltage across RL15 falls through zero and RL15 is de-energized. If it is present, only approx. 4.5V is connected across RL15, which is insufficient to hold the relay on. Under these conditions the instrument terminals are disconnected from the output.

Relays RL10 and RL18 are selected when DC voltage has been commanded, providing that the Watchdog has not barked. With DC FNCT at logic-1, M4-11/13 are at logic-Ø. If the Watchdog has not barked then BARK DEL is logic-Ø at M14-12. As a result of both these conditions, M4-10 is at logic-1 and both relays RL10 and RL18 are selected. RL10 connects the PHI(DCV) and SHI(DCV) line to the PHI(V) and SHI(V) lines respectively, RL18 connects the DC Ref output from the Reference Divider to the DC Error Amplifier input.

Relay RL11 connects the power and sense Lo lines back to their respective commons. Thus when RL10 and RL18 are selected for DC voltage outputs, so is RL11. But in Current Function it is also required to tie the Local Guard to Common-2. This also is done by selecting RL11. With Current Function selected, the I FNCT signal is at logic-Ø so M3-13 is at logic-1 and RL11 is selected.

The Remote Sense Relay RL14 is also selected by the IFNCT signal, as well as by the front panel selection of remote sense. These are combined at OR-gate M10-3, before selecting RL14 directly via its buffer. RL14 removes the local sense short between the power and sense lines at both Hi and Lo signal levels. For Current Function this has negligible effect on the DC assembly, but the REM SENSE '+' and '-' signals are also passed out to RL1 on the Mother assembly (*page 11.16-1*). Although remote sense is not selectable for DC or AC Current ranges, it is necessary to route the current output to the I+ and I- terminals on the front panel. RL1 on the Mother assembly is energized to do this. (For Local Sense on voltage ranges, RL1 routes the power Hi line to the Hi terminal instead of I+).

REM GU selects the Remote Guard relay RL17 via its buffer.

The HIGH I LIMIT and AC 1kV RANGE signals are concerned with the AC 1kV Overcurrent Detector circuit. The signals operate their relays RL12 and RL13 directly through their buffers. *Section 9* discusses their effects. The effects of control signals '1kVDC', '100VDC', 'DC FNCT' and 'POSITIVE' are discussed in the descriptions of the analog circuitry at their destinations.



DC CLAMP CIRCUIT Drawing 430668

7-23

7.12 PA ASSEMBLY LOGIC AND RELAY DRIVES

(Circuit Diagrams 430618 Pages 11.9-4 and 11.9-5)

The CMOS logic operates between the levels 0V and -15V, with logic-1 = 0V, and logic- \emptyset = -15V. Relays are tied to +15V on one side, and controlled on the other by the uncommitted collector of an inverting Darlington driver. Thus when the input to the driver is logic-1, the relay is energized by 15V; and when the driver input is logic- \emptyset , its output is high impedance, releasing the relay.

7.12.1 DC RANGE SWITCHING

(Page 11.9-5)

The three inputs DCRØ, DCR1 and DCR2 carry the DC range switching information, and are decoded by M7a as follows:

	M7a inputs			M7	a outpi	uts
	E	В	Α	Q2	Q1	QØ
Range						
Select	DCR2	DCR1	DCRØ			
1000V	0	0	0	0	0	1
100V	0	0	1	0	1	0
10V	0	1	0	1	0	0
1V	0	1	1	0	0	0
$100 \mathrm{mV}$	1	0	0	0	0	0
10mV	1	0	0	0	0	0
1mV	1	0	0	0	0	0
100µV	1	0	0	0	0	0
Deselect DC	1	1	1	0	0	0

7.12.2 AC RANGE SWITCHING (Page 11.9-5)

The three inputs ACR \emptyset , ACR1 and ACR2 carry the AC range switching information, and are decoded by M7b as follows:

	M7b inputs			М	7b outp	outs
	Ε	В	Α	Q2	Q1	QØ
Range Select	ACR2	ACR1	ACRØ			
1000V	0	0	0	0	0	1
100V	0	0	1	0	1	0
10V	0	1	0	1	0	0
1V	0	1	1	0	0	0
100mV	1	0	0	0	0	0
10mV	1	0	1	0	0	0
1mV	1	1	0	0	0	0

7.12.3 FUNCTION AND RANGING LOGIC

DCV Logic

When un-energized, relay RL4 selects the DC ERROR signal in preference to the AC 1V signal, as input to the Power Amplifier when DC Voltage function is selected. When un-energized, Relay RL8 reduces the permissible overload on the output of the 10V Amplifier, also when DC Voltage is selected.

When 'DC' is selected on the front panel, both DC FNCT (J9-70) and $\overline{I \text{ FNCT}}$ (J9-72) signals are at logic-1. Under these conditions both inputs to NAND M6-12/13 are at logic-1, so M6-11 is at logic- \emptyset and both relays RL4 and RL8 are un-energized. For all other function selections DC FNCT is at logic- \emptyset , so M6-11 is at logic-1 to energize both relays.

AC & DC 10V Range Logic

On the DC 10V Range only, the input to M6-1 is logic-Ø; and on the AC 10V Range only, the input to M6-2 is logic-Ø. Logic-1 occurs at M6-3 to operate relay RL3 only when either the AC or DC 10V range is commanded.

AC & DC 100V Range Logic

The input to Q12-8 is logic-1 only when the DC 100V range is selected, and the input to Q12-9 is logic-1 only on the AC 100V range. Either input gives logic-1 at M12-10, so relay RL2 operates only when either the AC or DC 100V range is commanded.

AC 100V Range Logic

A '100V AC' signal is also passed to activate the 100V Current Sense circuit (see page 11.9-6), only on the AC 100V Range.

DC 100V Range Logic

The decoded DC 100V Range signal at M7a-5 is also connected to the cathode of D31. On other ranges the diode conducts to pull the DC INPUT CLAMP signal to logic- \emptyset (Off), but on the DC 100V Range D31 releases the line so that the PA CLAMP ON signal can set it to logic-1 (On).

AC & DC 1000V Range Logic

The $\overline{1kV}$ signal enters the Power Amplifier at J9-32. It is at logic- \emptyset only when AC or DC 1000V Range is commanded by the CPU, with the OUTPUT set ON. 'BARK' enters at J9-66, and is at logic- \emptyset only if the watchdog has not detected a failure (see Sect. 6). With both inputs to M4-8/9 at logic- \emptyset the output at M4-10 is logic-1 which lights the internal warning LED D70. Relay RL6 is energized if the internal 1kV ENABLE switch on the PA assembly is set to its normal operating position of ENABLE. This allows the AC drive to be passed to the step-up transformers (16kHz signal in the case of the DC 1kV Range, to the HF transformer).

For other ranges, or if the watchdog barks, RL6 is de-energized, removing the AC drive to the step-up transformers. LED D70 is also de-energized.

AC 1000V Range Logic

The input to M13-3 is logic-1 to energize relay RL1 only when the AC 1000V range is commanded. A 'AC 1kV RANGE' signal is also passed to the DC assembly to select the overload sense resistor.

DC 1000V Range Logic

Although the combination of the universal $\overline{1kV}$ Range signal and the AC 1kV signal is used to define the DC 1kV circuitry, two extra facilities are required for the DC 1kV Range. The 16kHz REF FREQ signal has to be switched to the DC modulator. For negative outputs on the 100V Range the 100V Amplifier positive rail is reduced to +38V instead of the +400V supply, so this has to be restored to +400V for the AC signals on the 1kV Range. For these applications the decoded DC 1kV Range signal at M7a-4 is used as input to M4-6 and M6-6.

The REF FREQ signal enters at J9-61 and is enabled at M6-5 by the 1kV Range decode on M6-6. Provided that the PA CLAMP ON signal is Off (ie. at logic-Ø), the 16kHz 'MOD DRIVE' signal is passed to the 1kV DC Modulator (see page 11.9-2).

The POSITIVE signal entering at J9-41 is input to M4-5 and the 1kV Range decode is input to M4-6. If a negative output on the 100V Range is commanded, then both inputs are at logic- \emptyset . The output at M4-4 is logic-1 and M15 causes the LED in M16 to conduct by pulling M16-3 to logic- \emptyset . The photo-transistor of M16 conducts (*see page 11.9-3*), placing a short circuit between the source and gate of Q20, which turns off the +400V supply to the 100V Amplifier driver stage. Q9 conduction causes D56 to conduct, so for negative outputs on the 100V Range the positive rail for the driver is sourced from the +38V supply.

On the DC 1kV Range the +400V supply is required to deal with the AC signal being amplified, so M4-6 at logic-1 inhibits the disabling photo-coupler; M13-15 being open-collector. The same inhibition results for positive outputs on the DC 100V Range (when the +400V is needed to power the driver stage) by M4-5 at logic-1.

7.12.4 'PA CLAMP ON' SIGNAL

PA CLAMP ON is applied before the 1kV DC control loop is broken by the 1kV line, and released when the loop is restored. It is also required on entry into and exit from the 100V DC Range. Other ranges are 'don't care' states.

7.12.4.1 DC 1000V Range Clamp

When the DC 1000V Range is selected, but Output is set Off, the drive is removed from the input to the step-up transformer. The High Voltage assembly polarity relay RL5, in the positive position, connects -38V to the base of the Constant Current chain at Pin 2. The other end of the chain is connected, via the instrument output lines, to the head of the 1kV sense attenuator on the DC assembly. The attenuator output is fed to the inverting input of the Error Amplifier.

Under these conditions, the Error Amplifier 'sees' a negative voltage at the Output terminals, and would drive heavily into saturation on its positive side to correct the output. This would occur regardless of the size of the positive DC Ref voltage being applied on its noninverting input. When the positive Output was reset to On, the power circuitry could generate a massive swing which would result in catastrophic failure. A similar (but polarity-reversed) effect could be present for negative DC Output selections.

This excess loop gain is removed by reversing the position of the polarity switch during the time that the output is turned off, so that the Error Amplifier sees a positive voltage and backs off toward zero. The logic to reverse the polarity is driven by the PA CLAMP ON and POSITIVE signals, employing an exclusive-NOR gate.

In the High Voltage assembly, M2-4 feeds the driver for the polarity changeover relay RL5. The inputs at M4-5 and M4-6 are POSITIVE and PA CLAMP ON respectively.

The required reversal conditions are satisfied as shown:

Selected 'PO Commands	SITIVE'	PA CLAMP ON	M2-4 State	RL5 State	Nominal Output Polarity
-VE-O/P ON	ø	ø	1	Energized	-ve
-VE-O/P OFF	Ø	1	ø	Un-energized	+ve
+VE•O/P ON	1	ø	Ø	Un-energized	+ve
+VE•O/P OFF	1	1	1	Energized	-ve

The PA CLAMP ON signal at logic-1 also disables the 16kHz MOD DRIVE signal to the DC Modulator.

7.12.5 '400V ENABLE' LOGIC

The '400V(2) OFF' signal from the CPU is normally at logic- \emptyset for voltage ranges; but after a 'FAIL 7' message indicates a 400V supply failure, it is toggled three times, attempting to restore the supply.

Thus in normal operation, BARK is logic- \emptyset and the PSI OFF signal from M11-4, also logic- \emptyset , is input to M1-1/6 (*page 11.9-4*). M1 consists of six inverting drivers, each with uncommitted-collector output (as used for the relay drivers). M1-1 at logic- \emptyset allows M1-2 to be pulled to logic-1 by AN1-1/2, or to logic- \emptyset by M1-14. In the lower chain with four inversions, M1-14 is also open-collector, if a 400V or 15V failure has not been detected by the monitors.

Thus for normal operation M1-2 is pulled to logic-1 and the 'ENABLE 400V-' line from M1-15 is held at logic- \emptyset (-15V). With the 'ENABLE 400V+' line it energizes the opto-isolator LEDs in the 400V power supply (PS/I heatsink page 11.13-3).

A failure of either the 400V or 15V supply pulls M1-3 to logic-1, disabling the 400V supply by setting the ENABLE 400V- line to logic-1. If the +15V or -15V rail collapses, the opto-isolator current is cut off in any case, due to zener D24.

7.12.6 'BIAS OFF' LOGIC

On the 100V or 1000V ranges, after receiving a 400V FAIL signal from the monitor, the CPU attempts three times to restore the 400V supply. The foldback current limiting for the supply (in the PS/I heatsink) prevents reinstatement if an overload persists. Thus it is necessary to remove the overload if the supply is to be restored. This is done by setting the BIAS OFF line to logic- \emptyset (-15V), cutting off Q10 (*page 11.9-3*) and removing the output drive.

The three attempts are made by toggling the 400V(2) OFF line (described in *sub-section 7.12.5*). Each time the supply is enabled, R6 and C1 hold the BIAS OFF signal at logic-Ø for about 1ms to allow the supply to build up before the load is reapplied.

After three unsuccessful attempts, the CPU assumes a permanent hardware fault and holds the 400V(2) OFF signal at logic-1.

7.12.7 'LIM ST' LOGIC

This status signal is passed back to the CPU via the SSDA serial link to indicate that certain limits have been exceeded. The $\overline{\text{LIM ST}}$ signal entering the Reference Divider at J4-76 (*page 11.4.4*) can be activated to logic-Ø by any one of nine detectors, as illustrated in the simplified diagram of *Fig. 7.6*.

7.12.7.1 'LIM DET'

The $\overline{\text{LIM DET}}$ signal output from the Power Amplifier at J9-67 (*page 11.9-5*) can result from the LIM DET signal setting the latch M5a. LIM DET is associated with the high voltage ranges, and can be activated by:

- DC Assembly (page 11.5-1/2) AC 1kV Overcurrent Detector, DC Overcurrent Detector (100V & 1000V DC ranges);
- High Voltage Assembly (Constant Current Source) DC 1kV Overvoltage Detector;
- Power Amplifier Assembly AC 100V Overcurrent Detector, AC 1000V Overvoltage Detector. (These two combine to generate the 100V FLAG, which is NORed with 'DC FNCT' before becoming LIM DET.)

NOT100V FLAG is initiated by the AC 100V Overload Detector or AC 1000V Overvoltage Detector (*page 11.9-6*), whenever the 400V supply current peaks are excessive, or the AC 1kV Range drive voltage to the primary of the step-up transformer is excessive.

The LIM DET logic-1 is immediately transferred via M12-3 as the signal T LIM 100V AMP' to the gate of Q14 (*page 11.9-3*). Q14 conduction reduces the 100V amplifier input to zero, so if the overload is external the LIM DET signal should revert to logic-Ø.

7.12.7.2 'LIM ST' Generation

The latch M5a is set by logic-1 on pin 6, for as long as LIM DET remains at logic-1. Its 'Q' output activates the ' $\overline{\text{LIM ST}}$ ' signal via M4-3, informing the CPU. It also reinforces and latches the 'I LIM 100V AMP' signal. $\overline{\text{LIM ST}}$ is also activated if the overload signal 10V FLAG from the 10V Amplifier is at logic- \emptyset when in AC 10V Range.

Other detectors which can provide the $\overline{\text{LIM ST}}$ signal are:

- DC Assembly (page 11.5-1/2) DC Overcurrent Detector (1V & 10V DC ranges);
- Sine-Source Assembly (Constant Current Source) AC 1V Buffer Overcurrent Detector;
- Current/Ohms Assembly DC and AC Current ranges Overvoltage Detector



7.12.7.3 CPU Response

On receipt of the $\overline{\text{LIM ST}}$ signal, the CPU initiates a series of clock pulses on the T LIM RST' line via the SSDA and Reference Divider, so that M5a can be reset as soon as the LIM DET signal clears to logic- \emptyset , M5a 'D' input being strapped to logic- \emptyset (-15V). The CPU also displays the 'Error OL' message.

If the LIM DET line has cleared to logic- \emptyset , the 100V Amplifier input is reinstated by M5a being reset. Furthermore, if the overload was temporary, the LIM DET line remains at logic- \emptyset , and normal operation resumes. The CPU is informed by $\overline{\text{LIM ST}}$ at logic-1, so the I LIM RST pulses are discontinued, and the Error message is removed.

For a persistent overload, the detectors operate once again. The cycle repeats until user action is taken to remove the overload. The Error message continues to be displayed.

If the overload is an internal fault, it is likely that another protection circuit will have detected it and taken its own action.

7.12.8 'LF', 'LF' and '1kV GAIN'

These are signals used to control the gain and compensation of the AC 1kV amplifiers, (*Refer to section 9.?*).

The 'LF' signal is set to logic-1 by the CPU via the SSDA serial link and Reference Divider latches, when the AC 1000V range and the 100Hz or 1kHz frequency ranges are selected. It is inverted as ' $\overline{\text{LF}}$ ' at M11-12, and then inverted as buffered 'LF' at M11-10.

'FREQ RØ' is also CPU-controlled. It is set to logic-1 when either the 1 kHz or 100 kHz frequency range is selected.

 ${}^{'}\overline{LF'}$ and ${}^{'}FREQR\emptyset'$ are combined at M6-10 to give the '1kV GAIN' signal, which is at logic- \emptyset only when the 100kHz range is selected. (The software prevents the 1MHz range being selected on the 1000V range).

7.12.9 THERMISTOR COMPARATOR

Two NTC thermistors situated in different positions on each PA heatsink are part of a bridge network which detects excessive temperatures on the heatsinks.

(Para 7.8.4.3 and pages 11.13-1/2 refer.)

The reference arm of the bridge is formed by R165 and AN9-7/10 in parallel, both in series with AN9-6/11.

The sense arm has four parallel sections, each consisting of one section of AN9 in series with one of the NTC thermistors. Four null detectors are used (M22 and M23), each comparing the voltage at the reference arm junction with that at the junction of one of the sections (TEMP +R/-R/+F/-F).

At 25°C each thermistor resistance is $10k\Omega$. The bridge is unbalanced in favour of open-collector outputs from the four comparators, pulled up to Common-2 by AN2-3/4 and AN2-5/6. Q36 is therefore cut off, and the 'OVERTEMP' signal at J9-31 is at logic- \emptyset (-15V).

If one of the chip temperatures exceeds 100°C, its thermistor resistance falls to the extent that the bias on its null detector is reversed. The null detector output is taken low to -15V, Q36 conducts and the OVERTEMP signal goes to logic-1.

The OVERTEMP status signal is passed to one of the Reference Divider status registers, (*page 11.4-4*), where for safety reasons it is pulled-up by a 1M Ω section of AN2. The CPU reacts to the logic- \emptyset signal by displaying the 'FAIL 1' message, and forcing a recovery sequence:

OUTPUT OFF;

Reference Divider ramp to zero; Remote Sense OFF; Analog Control 'OFF' bit set; Analog Control '1kV' line disabled; Display and Keyboard locked;

After approximately 1 minute, the CPU defaults the instrument to the normal 'OUTPUT OFF' state in the selected ranges with output set to zero. The FAIL 1 message is removed, and the user is at liberty to try another attempt.

Under normal power-up conditions, with the Power Amplifier assembly plugged in and Q36 cut off, AN2-7/8 holds the line more negative than -14V (logic-Ø). If the Power Amplifier is removed, no over-temperature information is available from the heatsinks. In this event, the OVERTEMP signal rises to logic-1, indicating failure.

.

SECTION 8 AC VOLTAGE OUTPUTS - FREQUENCY CONTROL SYSTEM



8.1 DIGITAL FREQUENCY SYNTHESIZER

(Fig. 8.1)

8.1.1 GENERAL

Users normally set the operating frequency by a combination of 'FREQUENCY RANGE' and 'FREQUENCY' display selections. These are memorized by the CPU and translated into two binary control words:

'FREQ R2-Ø'

A three-bit word, five of whose codes represent the five frequency ranges.

'FREQ_{8-Ø}'

A nine-bit word whose value 'n' defines the chosen frequency with respect to the selected frequency range.

Users can select a frequency by means other than pressing a FREQUENCY RANGE key and setting a frequency on the display; for example by using 'Store' or the IEEE 488 digital interface. But regardless of the selection method, the CPU will always compute the two binary words, which then synthesize the selected frequency in the Sine-Source Assembly.

Both words are passed into guard via the SSDA, and latched at the outputs of the Reference Divider Parallel Control registers. A 16kHz reference frequency is also taken into guard, to be divided by two to 8kHz in the Sine-Source assembly.

After entering the Sine-Source assembly, $FREQ_{3-\emptyset}$ effectively multiplies the 8kHz reference by a factor 'n' to determine the frequency of a Voltage Controlled Oscillator (VCO). The VCO frequency (signal 'VCO O/P') is input into a series of frequency dividers, whose ratios are set by FREQ R_{2-\emptyset}. The division ratios are chosen so as to make the dividers generate the Frequency Synthesizer output signal ('SYNTH O/P') at the user-selected frequency.

The purpose of the synthesizer is to provide an accurate frequency reference for the quadrature sinewave oscillator. The oscillator is approximately tuned by selection of circuit constants using the combination of 'FREQ R_{2-0} ' and 'FREQ₈₋₀'.

'SYNTH O/P' acts as the reference in the phase comparator of a Phase-Locked Loop, controlling the frequency of the main Quadrature Sinewave Oscillator to an accuracy determined by the crystal oscillator.

8.1.2 VOLTAGE CONTROLLED OSCILLATOR



8.1.2.1 Generation of 16kHz Reference (Circuit Diagrams 430648 page 11.3-2, 430652 page 11.4-5 and 430446 page 11.6-4)

The 16kHz (INT) signal originates at M16-14 in the Analog Interface (*page 11.3-2*) and is buffered as '16kHz(OG)' (*page 11.3-1*). On the Reference Divider at J4-104, it passes into guard via opto-isolator M3 (*page 11.4-5*), gating with 'DISABLE REF FREQUENCY' and 'BARK' in M24, filtered by R86/C38 to reduce harmonics from the transmission path, and is sent via the Mother Assembly to J6-53 on the Sine-Source Assembly (*page 11.6-4*).

Schmitt-trigger M14 inverts the 16kHz into a symmetrical squarewave, which is then applied as clock to M13a, a bistable connected to divide by two. The resulting 8kHz squarewave is taken as the reference frequency for phase comparator M12. Note that in this configuration the SIG input of M12 is used for the reference, and the divided VCO output signal is applied to the REF input. This is necessary to provide the correct sense in the phase control element M50, because of the inversion of integrator M11.

8.1.2.2 Squarewave Generation by the VCO

The VCO is a discrete-component ECL relaxation oscillator generating an output of frequency 'n' x 8kHz. Its natural frequency is dependent on:

- the value of capacitor C2 (or C2 plus one of C3 C6),
- the value of its continuous discharge current through the phase control element (current mirror M50), and
- the value of its charging current through Q2 on alternate half cycles (4.7mA).

Consider C2 fully discharged. Q4 is off, so all the 4.7mA from Q6 passes through Q5. The collector voltage of Q4 is close to the positive rail, buffered by Q7 and R9 to hold Q5 on. Also, as Q3 is turned off by Q4 collector voltage, Q2 is turned on by its emitter, passing 4.7mA into C2 and the current mirror M50.

Capacitor C2 charges until Q4 turns on. Cumulative Schmitt action passes the fall at Q4 collector to the base of Q5, ensuring a rapid transition between states; so the 4.7mA is transferred from Q5 to Q4. Q3 turns on, its emitter falling quickly to cut Q2 off, so the charging path to C2 etc. is interrupted.

M50 continues to discharge C2, whose voltage falls slowly until Q4 starts to cut off again. The cumulative action is repeated to turn Q2 on, recharging C2. The cycle of charge and discharge continues, generating 'VCO O/P' squarewaves at buffer Q12 emitter.

8.1.2.3 Coarse Frequency Control (Circuit Diagram 430446 Page 11.6-4, and Fig. 8.2)

At any time, only one of the capacitors C3, C4, C5 and C6 can be connected in parallel with C2, by conduction of its associated transistor. This splits the frequency range of the VCO into five bands, governed by the four most-significant bits of the frequency control word FREQ_{8-Ø} acting on M8. The association is shown in *Table 8.1*; note that the VCO frequency bands quoted in the table are correct only because the VCO is under the fine control of comparator M12, within the phase-locked loop. **Datron Handbook Advice**

Model 4708 -Calibration and Servicing Handbook Vol. 1 Part No: 850246 Issue: 1



These advice sheets apply only to the instrument whose serial number is given above.

Introduction

AC Outputs - Improvement to Frequency Control System

In Section 8, Sub-section 8.1 deals with the Digital Frequency Synthesizer. Paras 8.1.2 on pages 8-1 to 8-3 describe the operation of the Voltage Controlled Oscillator.

This addendum changes paras 8.1.2, dealing with the introduction of an integrated VCO chip to replace the discrete VCO previously used, and modifications to the associated circuitry.

This upgrade improves the reliability and maintainability of the Digital Frequency Synthesizer by reducing the critical component count and easing fault diagnosis.

Contract No. F33659-90-C0065 specifies AC voltage (Option 20) and AC Current (Option 30) functions only. Therefore this addendum is pertinent to the contract

The above minor changes are detailed below.

Amendments to Section 8

Pages 8-1, 8-2 and 8-3: Delete the existing pages and substitute the new pages 8-1, 8-2 and 8-3 attached.

Amendments to the Contents and Illustrations List

No changes are required.

Checked by:

- ziette

Date: 22 rol Mary 92

.

SECTION 8 AC VOLTAGE OUTPUTS - FREQUENCY CONTROL SYSTEM



8.1 DIGITAL FREQUENCY SYNTHESIZER (Fig. 8.1)

8.1.1 GENERAL

Users normally set the operating frequency by a combination of 'FREQUENCY RANGE' and 'FREQUENCY' display selections. These are memorized by the CPU and translated into two binary control words:

'FREQ R2.0'

A three-bit word, five of whose codes represent the five frequency ranges.

'FREQ.

A nine-bit word whose value 'n' defines the chosen frequency with respect to the selected frequency range.

Users can select a frequency by means other than pressing a FREQUENCY RANGE key and setting a frequency on the display; for example by using 'Store' or the IEEE 488 digital interface. But regardless of the selection method, the CPU will always compute the two binary words, which then synthesize the selected frequency in the Sine-Source Assembly.

Both words are passed into guard via the SSDA, and latched at the outputs of the Reference Divider Parallel Control registers. A 16kHz reference frequency is also taken into guard, to be divided by two to 8kHz in the Sine-Source assembly.

After entering the Sine-Source assembly, $FREQ_{s,o}$ effectively multiplies the 8kHz reference by a factor 'n' to determine the frequency of a Voltage Controlled Oscillator (VCO). The VCO frequency (signal 'VCO O/P') is input into a series of frequency dividers, whose ratios are set by FREQ R_{2,0}. The division ratios are chosen to make the dividers generate the Frequency Synthesizer output signal ('SYNTH O/P') at the user-selected frequency.

The purpose of the synthesizer is to provide an accurate frequency reference for the quadrature sinewave oscillator. The oscillator is approximately tuned by selection of circuit constants using the combination of 'FREQ $R_{2,\theta}$ ' and 'FREQ_{4,0}'.

'SYNTH O/P' acts as the reference in the phase comparator of a Phase-Locked Loop, controlling the frequency of the main Quadrature Sinewave Oscillator to an accuracy determined by the crystal oscillator.



8.1.2.1 Generation of 16kHz Reference (Circuit Diagrams 430648 page 11.3-2, 430652 page 11.4-5 and 430446 page 11.6-4)

The 16kHz (INT) signal originates at M16-14 in the Analog Interface (*page 11.3-2*) and is buffered as '16kHz(OG)' (*page 11.3-1*). On the Reference Divider at J4-104, it passes into guard via opto-isolator M3 '*rage11.4-5*), gating with 'DISABLE REF FREQUENCY' and 'BARK'

 $\sqrt{24}$, filtered by R86/C38 to reduce harmonics from the transmission path, and is sent via the Mother Assembly to J6-53 on the Sine-Source Assembly (*page 11.6-4*).

Schmitt-trigger M14 inverts the 16kHz into a symmetrical squarewave, which is then applied as clock to M13a, a bistable connected to divide by two. The resulting 8kHz squarewave is applied to the REF input of the phase comparator M12 as the reference frequency, and the divided VCO output signal is applied to M12 SIG input. This provides the correct sense for phase control of the VCO in the phase-locked loop.

8.1.2.2 Squarewave Generation by the VCO

The VCO is an integrated relaxation oscillator generating an output of frequency 'n' x 8kHz. Its natural frequency is dependent on:

- the value of capacitor C5 (or C5 plus one of C1 C4),
- the value of its control voltage from the phase control element (phase comparator M12), and
- the value of the charging current for capacitors C1-C5, M11 pins 6-7 on alternate half cycles.

8.1.2.3 Coarse Frequency Control

(Circuit Diagram 430446 Page 11.6-4, and Fig. 8.2)

At any time, only one of the capacitors C1, C2, C3 and C4 can be connected in parallel with C5, by conduction of its associated JFET. This splits the frequency range of the VCO into five bands, governed by the four most-significant bits of the control word $FREQ_{s,a}$ acting on M8. The association is shown in *Table 8.1*; note that the VCO frequency bands quoted in the table are correct only because the VCO is under the fine control of comparator M12, within the phase-locked loop.

FR	EQ	8-5 k	oits		M8 Outputs		_ vco
8	7	6	5	Range of 'n' Values	at Logic-1	C1-C5 Selection	Frequency Band (kHz)
0	0	0	0	10 to 31	Xø	C5 and C4	80 to 248
0	0	0	1	32 to 63	X1	C5 and C3	256 to 504
0	0	1	x	64 to 127	X ₃₋₂	C5 and C2	512 to 1016
0	1	х	х	128 to 255	X ₇₋₄	C5 and C1	1024 to 2040
1	х	x	x	256 to 500	NONE	C5 only	2048 to 4000

TABLE 8.1 COARSE FREQUENCY CONTROL

8.1.2.4 Fine Frequency Control

(Circuit Diagram 430446 Page 11.6-4, and Fig. 8.2)

In the following description, capacitors C1, C2, C3 and C4 are ignored, but references to C5 should be read as including the appropriate additional capacitor.

The VCO output is fed back to M12 phase comparator via M9 and M13b, which are connected to act as a 9-bit frequency divider. Because the divider is controlled by $FREQ_{t,p}$, the VCO output frequency is always divided by 'n' before being applied to the SIG input of the comparator. The output from the comparator will only be zero if the frequency fed back to M12-3 is 8kHz (ie. VCO frequency is n x 8kHz), and in phase with the 8kHz REF FREQ at M12-6.

The output from M12 is the control voltage, fed to the VCO M11.

The phase control loop seeks to phase-lock the two inputs to the comparator. If they are in phase, the comparator output is at high impedance ('TRISTATE'). In this condition the filter capacitor C14 has no charge or discharge path, so the extremely high gain of the PLL maintains its charge, and thus the voltage at TP6. So the frequency of VCO oscillation remains constant. Thus the loop stabilizes only when the frequency divided by 'n' from the VCO output is in phase with (and therefore at the same frequency as) the reference 8kHz.

In stable operation, therefore, the loop maintains VCO oscillations at $n \ge 8$ kHz, and the feedback dividers reduce this frequency by a factor of 'n' to 8kHz.

Any disturbance in the loop will generate corrections to restore zero phase difference at the inputs of M12. Frequency deviations are therefore detected at an early stage as phase changes, giving a measure of 'phase advance' correction.

8.1.2.5 'INHIBIT' (VCO Off)

The VCO can be switched off by a logic-1 of 0V at M11 pin 5 (INHIBIT signal). This originates in the CPU system, setting FREQ $R_{2.0}$ code to 111 (a non-existent 'R7' range) when AC functions are deselected. It also resets the +2 flip-flop M13a, so that no reference frequency is passed into the phase comparator.

8.1.2.6 VCO Supply Rail Protection

To prevent VCO oscillations appearing on the 15V power rails, the positive rail is heavily decoupled. M50 and M51 provide separate voltage regulation for circuits which are sensitive to the 8kHz reference frequency, thus increasing decoupling at this frequency.

8.1.2.7 VCO Output

The VCO and M12 operate from the +15V/0V supplies. M13, M9 and the frequency dividers which follow the VCO, all operate from the inguard logic 0V/-15V supplies. The VCO output is therefore levelshifted to logic supply levels by Q5, Q6 and Q7. A re-conversion back to 5V levels is accomplished at the input to the phase comparator M12.

D43 also shifts the level of the INHIBIT signal at M11-5 to match the M11 supply levels. D44 limits the maximum negative excursion of M11-5 to one diode drop.

The n x 8kHz 'VCOOUT' output signal from M11 is inverted and levelshifted by Q5, Q6 and Q7 to match the phase and voltage requirements of the frequency divider M9. It is also fed as 'VCO O/P' to the frequency dividers at M5-9 (*page 11.6-5*).

8.1.3 FREQUENCY RANGE DIVIDERS (Fig 8.3)

As mentioned earlier in para 8.1.1, the purpose of the synthesizer is to provide an accurate frequency reference for the quadrature sinewave oscillator. The VCO frequency (signal 'VCO O/P') is input to a series of frequency dividers, whose ratios are set by 'FREQ $R_{2,\theta}$, to make the dividers generate the selected frequency as 'SYNTH O/P'. FREQ $R_{2,\theta}$ is a three-bit word, five of whose codes represent the five frequency ranges.

A second purpose is to clock the Quasi-Sinewave Generator in synchronism with the synthesizer output (and hence with the main quadrature sinewave oscillator output). The synthesizer frequency is a multiple of the Quasi-Sine frequency, except on the 100Hz frequency range, where they are both at the same frequency. Thus the divider ratios are also chosen to generate the correct frequencies for the quasisinewave clock, for each frequency range selected.

8.1.3.1 Divider Ratios

(Circuit Diagram 430446 Page 11.6-5)

Binary/BCD Divider M5 is set for binary division by fixing M5-2 and M5-10 at Logic-Ø. Conversely, M1 is set for decimal division by fixing M1-2 and M1-10 at Logic-1.

BCD counter M2 is set to count up, by fixing M2-10 at Logic-1. Its $\overline{CARRY OUT}$ signal at M2-7 is at 1/10 of its clock frequency, and its Q1 output on M2-6 is at half its clock frequency. Flip-flop M4a is connected to divide its clocks by two.

Multiplexer M6 selects the appropriate source frequency to clock the Quasi-Sinewave generator. In particular, on the 100Hz Range it selects the $\overline{\text{CARRY OUT}}$ from M2, which is then divided by 10 in the quasi-sinewave counter, and returned via J6-51 to be used as SYNTH O/P.

	REQ 7		•		Range of 'n' Values	M8 Outputs at Logic-1	C2-C6 Selection	VCO Frequency Band (kHz)
0	0	,	0	0	10 to 31	Xg	C2 and C6	80 to 248
0	C)	0	1	32 to 63	Xı	C2 and C5	256 to 504
0	C)	1	x	64 to 127	×3.2	C2 and C4	512 to 1016
0	1		x	x	128 to 255	×7-4	C2 and C3	1024 to 2040
1	x		x	x	256 to 500	NONE	C2 only	2048 to 4000

TABLE 8.1 COARSE FREQUENCY CONTROL

8.1.2.4 Fine Frequency Control

(Circuit Diagram 430446 Page 11.6-4, and Fig. 8.2)

In the following description, capacitors C3, C4, C5 and C6 are ignored, but references to C2 should be read as including the appropriate additional capacitor.

The VCO output is fed back to M12 phase comparator via M9 and M13b, which are connected to act as a 9-bit frequency divider. Because the divider is controlled by $FREQ_{8-\emptyset}$, the VCO output frequency is always divided by 'n' before being applied to the REF input of the comparator. The output from the comparator will only be zero if the frequency fed back to M12-6 is 8kHz (ie. the VCO frequency is n x 8kHz), and in phase with the 8kHz REF FREQ at M12-3 (TP14).

The output from M12 is integrated by M11 to drive a DC current into the current mirror M50, which has a gain of two, its output current being drawn from the charge on C2. During the half-cycles of the VCO oscillation when C2 is being charged, the mirror obtains its current from Q2 conduction.

The phase control loop seeks to phase-lock the two inputs to the comparator. If they are in phase, the comparator output is at high impedance ('TRISTATE'). In this condition the integrator capacitors C16 and C18 have no charge or discharge path, so M11's extremely high gain maintains their charge, and thus the voltage at TP6. M11 supplies the input current for M50, the mirror continues to draw the same discharge current from C2, so the frequency of VCO oscillation remains constant. Thus the loop stabilizes only when the frequency divided by 'n' from the VCO output is in phase with (and therefore at the same frequency as) the reference 8kHz.

In stable operation, therefore, the loop maintains VCO oscillations at n x 8kHz, and the feedback dividers reduce this frequency by a factor of 'n' to 8kHz.

Any disturbance in the loop will generate corrections to restore zero phase difference at the inputs of M12. Frequency deviations are therefore detected at an early stage as phase changes, giving a measure of 'phase advance' correction.

8.1.2.5 'INHIBIT' (VCO Off)

The VCO can be switched off by a logic-1 of 0V at the base of Q11 (INHIBIT signal). This originates in the CPU system, setting FREQ $R_{2-\emptyset}$ code to 111 (a non-existent 'R7' range) when AC functions are deselected. It also resets the +2 flip-flop M13a, so that no reference frequency is passed into the phase comparator.

8.1.2.6 VCO Supply Rail Protection

To prevent VCO oscillations appearing on the 15V power rails, which also supply the integrator M11 and current mirror M50, the positive rail is heavily decoupled, regulated by Q8, and all devices whose currents are likely to disturb the rails are supplied through constant current sources (Q1, Q6, Q9 and Q13).

8.1.2.7 VCO Output

The VCO, M11 and M50 operate from the 15V supplies. M12, M9 and the frequency dividers which follow the VCO, all operate from the in-guard logic supplies of +0V and -15V. The VCO output from Q12 emitter is therefore limited by D1 to logic supply levels. A re-conversion back to 15V levels is accomplished at the input to the integrator M11, as TP31 pulses are negative at M11 input.

D1 is a Schottky hot carrier diode of reverse capacitance approx. 2pF. This avoids distorting the high frequency output squarewaves (for 1MHz output, the VCO oscillates at 4MHz).

The output passes through R12 to avoid loading the VCO, and then fed as 'VCO O/P' to the frequency dividers at M5-9 (page 11.6-5).

8.1.3 FREQUENCY RANGE DIVIDERS (Fig 8.3)

As mentioned earlier in *para 8.1.1*, the purpose of the synthesizer is to provide an accurate frequency reference for the quadrature sinewave oscillator. The VCO frequency (signal 'VCO O/P') is input to a series of frequency dividers, whose ratios are set by 'FREQ $R_{2.0}$ ', so as to make the dividers generate the selected frequency as 'SYNTH O/P'. FREQ $R_{2.0}$ is a three-bit word, five of whose codes represent the five frequency ranges.

A second purpose is to clock the Quasi-Sinewave Generator in synchronism with the synthesizer output (and hence with the main quadrature sinewave oscillator output). The synthesizer frequency is a multiple of the Quasi-Sine frequency, except on the 100Hz frequency range, where they are both at the same frequency. Thus the divider ratios are also chosen to generate the correct frequencies for the quasi-sinewave clock, for each frequency range selected.

8.1.3.1 Divider Ratios (Circuit Diagram 430446 Page 11.6-5)

Binary/BCD Divider M5 is set for binary division by fixing M5-2 and M5-10 at Logic-Ø. Conversely, M1 is set for decimal division by fixing M1-2 and M1-10 at Logic-1.

BCD counter M2 is set to count up, by fixing M2-10 at Logic-1. Its $\overrightarrow{CARRYOUT}$ signal at M2-7 is at 1/10 of its clock frequency, and its Q1 output on M2-6 is at half its clock frequency. Flip-flop M4a is connected to divide its clocks by two.

Multiplexer M6 selects the appropriate source frequency to clock the Quasi-Sinewave generator. In particular, on the 100Hz Range it selects the $\overline{CARRY OUT}$ from M2, which is subsequently divided by 10 in the quasi-sinewave counter, and returned via J6-51 to be used as SYNTH O/P.

8.1.3.2 Ratio Selection by Frequency Range (Fig. 8.3 and Table 8.2)

The frequency range selection word FREQ $R_{2-\emptyset}$ is decoded by M29 into five range lines $R_{4-\emptyset}$. These lines perform the following functions:

- Switch ranges in the quadrature sinewave oscillator by relays RL1-RL8 selection of integrator capacitors (page 11.6-1);
- b. Switch ranges in the Cosine Squarer output filter (page 11.6-2);
- c. Adjust the division ratios of Frequency Range Dividers M5 and M1 (page 11.6-5) for range R₄ (1MHz Range),
- d. Select appropriate outputs from the Frequency Range Dividers (page 11.6-5); and
- e. The INHIBIT line turns off the VCO for non-AC functions.

Functions (a) and (b) are described later in Section 8.2. In this description we are concerned mainly with functions (c) and (d).

Table 8.2 shows how frequency range switching derives the synthesizer output frequencies by selecting the appropriate outputs from the dividers. Note that except for the 1MHz Range R_4 , the ratios of individual dividers are not altered.

On the 100Hz Range R ∞ the overall division ratio of 8000 is achieved as for the 1kHz Range, but with a further division by 10 in the quasi-sinewave counter M11 on the AC Assembly.

On the 1MHz Range, R_4 , the division ratio of M5 is changed from 8 to 4. The DP_A inputs M5-5 and M5-6 are primed to Logic-1 and Logic-Ø respectively, whereas on all other ranges the priming is reversed. Range R_4 also alters the division ratio of M1 from 10 to 25, by changing its priming bit-pattern, to correct the quasi-sinewave frequency; but as the synthesizer output is taken through M10-4/3 from M5 output, the adjustment to M1 does not affect the SYNTH O/P frequency.



FREQ. RANGE	FREQUENCY DISPLAY	VCO OUTPUT {n×8kHz}	OVERALL DIVISION RATIO	DIVISION RATIOS		R	QUASI-SINE CLOCK FREQUENCIES	SYNTHESIZER OUTPUT	
	Hz	кНz		м5	M1	M2	M11* (AC PCB)	(J6-50)*	(J6-52)
100Hz (RO)	10-63 64-127 128-330	80-504 512-1016 1024-2640	8000	8 8 8	10 10 10	10 10 10	10 10 10	Hz 100-630 640-1270 1280-3300	Hz 10-63 64-127 128-330
1kHz (R1)	0.30k-0.63k 0.64k-1.27k 1.28k-3.30k	240-504 512-1016 1024-2640	800	8 8 8	10 10 10	10 10 10		kHz 1.5-3.15 1.6-3.175 1.28-3.3	Hz 300-630 640-1270 1280-3300
10kHz (R2)	3.0k-6.3k 6.4k-12.7k 12.8k-33.0k	240-504 512-1016 1024-2640	80	8 8 8	10 10 10			kHz 1.5-3.15 1.6-3.175 1.28-3.3	kHz 3.0-6.3 6.4-12.7 12.8-33.0
100kHz (R3)	30k-63k 64k-127k 128k-330k	240-504 512-1016 1024-2640	8	8 8 8				kHz 1.5-3.15 1.6-3.175 1.28-3.3	kHz 30-63 64-127 128-330
1MHz (R4)	0.30M-1.00M	1200-4000	4	4				kHz 1.2-4.0	kHz 300-1000

* Quasi-sine counter M11 on the AC Assembly divides VCO output at all frequencies, but contributes to SYNTH O/P only on the 100Hz Frequency Range.

TABLE 8.2 SYNTHESIZER OUTPUT - DIVISION RATIOS

8.1.3.3 Frequency Synthesis for the Quasi-Sinewave Generator (Fig. 8.3 and Table 8.3)

The 100Hz frequency range uses the quasi-sinewave counter as a divider in deriving its SYNTH O/P frequency. Although not a direct component of the frequency of the SYNTH O/P signal on other ranges, the quasi-sinewave frequency is deliberately derived in the synthesizer, so that the zero-crossings of its waveform can be synchronized at a time when the main sinewave is also crossing zero. (The main sinewave, of course, can be at a high multiple of the quasi-sinewave frequency.)

The quasi-sinewave frequency is held to a maximum of 330Hz (400Hz on the 1MHz range), to limit errors due to high harmonics. The 1MHz frequency range contains only one frequency band, but the other four ranges are each divided into three bands, corresponding to the three most significant bits of the frequency word $FREQ_{8-\emptyset}$.

Table 8.3 illustrates the way that the three bands affect the quasi-sine frequencies. Note that division ratios of 2, 4 or 10, by M2 and M4a, are selected by FREQ₆, FREQ₇ and FREQ₈ at M6 pins 11, 10 and 9 respectively. Frequency range R_{\emptyset} at M7-2 ensures that on the 100Hz range, the divide-by-10 output of M2 is always selected, regardless of the state of these three bits.

To ensure that the Divide-by-2 outputs of M2 and M4a are locked into the correct phase for quasi-sinewave generation, a synchronizing signal 'CHOP LOCK' is derived from the quasi-sinewave counter 'Q₀' output, entering at J6-75. Following DC-restoration from 8V supplies to the normal 0V/-15V logic supplies by C20/D3/R15/M7, the signal is applied to M4a SET input, and M2 RESET input.

For all frequency ranges, the '100-5kHz' quasi-sinewave generator clock is passed to the AC Assembly via J6-50 and the Mother Assembly. This output is level-shifted by Q42, to the 8V supplies which are used in the quasi-sinewave generator circuitry.

The quasi-sinewave generator reset signal 'SYNC $_{\emptyset}(IG)$ ' (which was transferred into Guard by M2 on the Reference Divider), is input to the Sine-Source Assembly on J6-48 to be similarly level-shifted by M43, before being passed to the AC Assembly via J6-49. This signal, however, is not used on this instrument.

For other details of the quasi-sinewave generator refer to Section 6.6.

		FRI	EQUENCIES SYNTHESIZED IN S	SINE-SOURCE ASSE			
FREQ. RANGE	FREQUENCY DISPLAY Hz	VCO OUTPUT (n × 8kHz) kHz	DIVIDER RATIOS for QUASI-SINEWAVE M5 M1 M2 M4a	OVERALL DIVISION RATIO	QUASI-SINE CLOCK FREQUENCY (J7-50)	QUASI-SINE FREQUENCY (& J7-51) Hz	OUTPUT FREQUENCY Hz
100Hz (RØ)	10-63 64-127 128-330	80-504 512-1016 1024-2640	8 10 10 - 8 10 10 - 8 10 10 - 8 10 10 -	800 800 800	Hz 100-630 640-1270 1280-3300	10-63 64-127 128-330	10-63 64-127 128-330
1kHz (R1)	0.30k-0.63k 0.64k-1.27k 1.28k-3.30k	240-504 512-1016 1024-2640	8 10 2 - 8 10 2 2 8 10 10	160 320 800	kHz 1.5-3.15 1.6-3.175 1.28-3.3	150-315 160-317.5 128-330	0.30k-0.63k 0.64k-1.27k 1.28k-3.30k
10kHz (R2)	3.0k-6.3k 6.4k-12.7k 12.8k-33.0k	240-504 512-1016 1024-2640	8 10 2 8 10 2 2 8 10 10	160 320 800	kHz 1.5-3.15 1.6-3.175 1.28-3.3	150-315 160-317.5 128-330	3.0k-6.3⊾ 6.4k-12.7k 12.8k-33.0k
100kHz (R3)	30k-63k 64k-127k 128k-330k	240-504 512-1016 1024-2640	8 10 2 8 10 2 2 8 10 10	160 320 800	kHz 1.5-3.15 1.6-3.175 1.28-3.3	150-315 160-317.5 128-330	30k-63k 64k-127k 128k-330k
1MHz (R4)	0.30M-1.00M	1200-4000	4 25 10 -	1000	kHz 1.2-4.0	120-400	0.30M-1.00M

TABLE 8.3 QUASI-SINEWAVE FREQUENCY DERIVATION IN FREQUENCY SYNTHESIZER

8.1.3.4 Synthesizer Frequency Analysis

Table 8.4 is provided to allow a complete analysis of the frequencies to be found in the divider circuitry. In part, it duplicates figures from tables 8.2 and 8.3.

FREQ. RANGE (NOM)	FREQUENCY DISPLAY Hz	VCO DIVISOR	f1 VCO OUTPUT (n×8kHz) kHz	f2 M5 OUTPUT (f18) kHz	f3 M1 OUTPUT (f2 – 10) kHz	f4 M2 OUTPUT (f3+10) Hz		f5* M6 OUTPUT (M6- Hz Channels and Divi		f6 J6-51 INPUT (f5+10) Hz
							Xø (f3+2)	X1 (f3-4)	X ₂₋₇ (f3-10)	
100Hz (RØ)	10-63 64-127 128-330	10-63 64-127 128-330	80-504 512-1016 1024-2640	10-63 64-127 128-330	1.0-6.3 6.4-12.7 12.8-33.0	100-630 640-1270 1280-3300			100-630 640-1270 1280-3300	[10-63] [64-127] [128-330]
1kHz (R1)	0.30k-0.63k 0.64k-1.27k 1.28k-3.30k	30-63 64-127 128-330	240-504 512-1016 1024-2640	30-63 64-127 128-330	3.0-6.3 6.4-12.7 12.8-33.0	[100-630] [640-1270] [1280-3300]	1500-3150	1600-3175	1280-3300	150-315 160-317.5 128-330
10kHz (R2)	3.0k-6.3k 6.4k-12.7k 12.8k-33.0k	30-63 64-127 128-330	240-504 512-1016 1024-2640	30-63 64-127 128-330	[3.0-6.3] [6.4-12.7] [12.8-33.0]	100-630 640-1270 1280-3300	1500-3150	1600-3175	1280-3300	150-315 160-317.5 128-330
100kHz (R3)	30k-63k 64k-127k 128k-330k	30-63 64-127 128-330	240-504 512-1016 1024-2640	[30-63] [64-127] [128-330]	3.0-6.3 6.4-12.7 12.8-33.0	100-630 640-1270 1280-3300	1500-3150	1600-3175	1280-3300	150-315 160-317.5 128-330
1MHz (R4)	Hz 0.30M-1.00M	'n' 150-500	kHz 1200-4000	(f1-4) kHz [300-1000]	(f2 + 25) kHz 12-40	(f3-10) Hz 1200-4000			1200-4000	Hz 120-400

TABLE 8.4 SYNTHESIZER DIVIDERS - FREQUENCY ANALYSIS



8.2.1 **PURPOSE and ENVIRONMENT** (*Fig. 8.4*)

The purpose of the oscillator is to define the amplitude-stability, purity and frequency of the sinusoidal output of the instrument on all ranges. Its output is of sufficient constant amplitude to drive the subsequent signal-conditioning circuitry.

After originating in the oscillator, the sinewave amplitude is accurately defined in two output- sense loops, using a low-distortion VCA as control element. The sinewave is set close to its demanded value by analog conditioning in the output circuits.

The output voltage is sensed, attenuated to its 1V Range equivalent, then its mean-square value is compared against that of the quasisinewave reference. The difference is converted into a DC error voltage which corrects the output by adjusting the VCA gain. As the purity and amplitude-stability of the output sinewave depend substantially upon its source, a high quality oscillator is necessary. A 'quadrature' (dual-integrator) circuit is chosen for two main reasons:

- This arrangement allows extensive phase and amplitude controls to be applied, to establish the required high specification.
- Its natural frequency can be easily programmed by electrical selection of its component values.

The oscillator is approximately tuned by selection of circuit constants using the two CPU-derived binary words 'FREQ $R_{2-\Theta}$ ' and 'FREQ_{8-\O'}. These also accurately define the crystal-sourced frequency of the Digital Frequency Synthesizer output, to which the oscillator is phase-locked. Thus the output sinewave frequency accuracy is held to 100ppm.

8.2.2.1 Basic Circuit (*Fig. 8.5*)

The circuit consists of two RC integrators and an inverter, connected in a positive feedback loop. The nominal phase-shift around the loop is 360° (actually 720° : 270° in each integrator, 180° in the inverter).

Assuming perfect integrators, matched components and an inverter gain of exactly -1, this circuit will undergo stable oscillation at a frequency given by:

w = 1/R.C



8.2.2.2 Inadequacies of the Basic Circuit (Figs. 8.5 and 8.6)

For an unrefined practical implementation of the basic circuit, the loop gain and phase response would be as shown in Fig. 8.6.

The two main conditions for stable oscillation at constant amplitude are: exactly unity loop gain, and exactly 360° (or multiple of 360°) of loop phase-shift; so the circuit of *Fig. 8.5* clearly does not satisfy these conditions. Without some attempt to control gain and phase, the loop would be either over- or under-damped, so oscillations would either die away or increase in amplitude until limited by the supply rails.



8.2.3 PRACTICAL QUADRATURE OSCILLATOR (Fig. 8.7)

The method chosen to refine the simple circuit corrects the loop phase-shift to exactly 360° using a feedback signal. Furthermore, it is arranged that this signal is correct only at a given output

amplitude, so the amplitude of stable oscillation is defined. In Fig. 8.7 the correction circuit is added.

8.2.3.1 Phase Correction

The loop phase is corrected by introducing a small cosine term (B.coswt) to be summed with the sine feedback (A.sinwt) at the input to the inverter. The resultant output of the inverter is thus given by:

$$V(t) = -(A.sinwt + B.coswt)$$

= M.sin(wt + \emptyset) ----- 1
where M = $\sqrt{(A^2 + B^2)}$
and sin \emptyset = B/M; cos \emptyset = A/M.

Hence and for B«A: ----- 2

The ø term represents an additional phase shift in the inverter, which by suitable scaling can be made equal to the phase error in the basic oscillator loop. Scaling is achieved by multiplying A.coswt by the DC amplitude error (A²-I_{REF}), as described opposite.

8.2.3.2 Constant Amplitude Control

The above method of phase correction plays its part in controlling the output amplitude. With both sine and cosine terms available, a DC analog of the sinusoidal output amplitude can be obtained utilizing the identity:

$$\sin^2 wt + \cos^2 wt = 1.$$

Equal-amplitude sine and cosine outputs are squared in 4-quadrant multipliers. Their squares are summed to generate amplitude feedback in the form:

$$A^{2}.sin^{2}wt + A^{2}.cos^{2}wt$$

= $A^{2}(sin^{2}wt + cos^{2}wt)$
= A^{2} .

This method therefore expresses the square of the output amplitude as a DC current analog, from which is subtracted a constant DC reference current $I_{\rm REF}$.

The difference current 'A²-I_{REF}' is taken as the amplitude error, which defines the fraction 'B' of the cosine term to be fed back to the inverter as 'B.coswt'.

In a perfect oscillator, this 'cos' feedback would be driven to zero. But in any practical circuit, some small remnant of B.coswt persists at the correct loop phase-shift, correcting the loop gain to within the stability specification.

Acting thus together, the combined feedbacks correct both loop gain and phase simultaneously. The method of amplitude correction prevents the appearance of AC components in the amplitude error signal, thus avoiding unacceptable levels of harmonic distortion due to the cosine multiplier.



8.2.4 FREQUENCY CONTROL

Section 8.1 describes frequency generation in the Frequency Synthesizer. Binary control words computed by the CPU represent user-selections of FREQUENCY RANGE and FREQUENCY. These adjust frequency division ratios in the feedback circuit of a

8.2.4.1 Coarse Adjustment

The Sinewave Oscillator is already approximately tuned to the selected frequency by the two binary control words, which select from weighted values of integration capacitance and resistance:

- Frequency ranges are selected by control word FREQ $R_{2-\emptyset}$, which controls relays to change the values of integrator capacitance.
- Frequencies within a range are selected by the control word FREQ_{8-Ø}, which controls FETs to change the values of integrator resistance.

8.2.4.2 Fine Adjustment (Fig. 8.8)

The oscillator's output is converted into a squarewave and applied as 'signal' to the phase comparator of a second phase-locked loop. The Synthesizer output signal 'SYNTH O/P' is input as reference frequency to the same comparator. The difference is integrated to produce a DC phase error signal, which is applied to control the gain of the inverter stage of the oscillator.

phase-locked loop, and division ratios in subsequent frequency dividers, to set the Synthesizer output signal 'SYNTH O/P' to the selected frequency. Stability and accuracy are assured by a crystal-sourced reference of 16kHz.

It can be shown that the actual operating frequency is a function of the inverter gain. In the frequency domain, the oscillator loop transfer function is given by:

 $G \ge (w_{\emptyset}/s) \ge (w_{\emptyset}/s)$

where G is the inverter gain, w_{\emptyset} is the unity-gain frequency s = j.w, where w is the actual frequency of operation.

For stable oscillation, the loop transfer function must equal 1/0.

Hence	$G.w_{\emptyset}^{2}/s^{2} = 1/\underline{0}$
Therefore	$G.w_{g}^{2} = j^{2}.w^{2} = -1.w^{2}$
and	$w = -w_{\emptyset}.G^{1/2}$

Thus by adjusting the gain of the inverter, the phase error signal from the comparator exerts fine control of the oscillator frequency. This phase-locks the oscillator to the Frequency Synthesizer.



8.2.5 OSCILLATOR OUTPUT

The A.sinwt signal is inverted and buffered out to provide the drive to the output loop VCA. The buffer feedback resistors are positive TC thermistors which compensate for the TC of the VCA input FETs (*refer to section 9*).

QUADRATURE OSCILLATOR CIRCUIT DESCRIPTION

8.2.6 MAIN INTEGRATORS

(Circuit Diagram 430446 page 11.6-1)

The cascaded integrators consist of M19 and M30 together with their input resistors and feedback capacitors. Both circuits are identical in operation, although some slight differences in implementation exist.

8.2.6.1 Frequency Range Switching

The feedback capacitors are selected by the binary control word 'FREQ $R_{2-\emptyset}$ '. This is decoded into five lines $R_{4-\emptyset}$ (*page 11.6-5*), each representing a frequency range. The capacitors for R_4 (1MHz) are fixed, one other set being added in parallel when its range is selected. Relays RL1 to RL8 perform the switching.

8.2.6.2 Frequency Increments

The integrator input resistors are connected in a binarily-weighted ladder network, the total input resistance depending on the pattern of FET conduction. Each FET is turned on by its corresponding binary digit in the frequency control word FREQ_{8-Ø} (appearing as $A_{8-Ø}$ and $B_{8-Ø}$ at the FET gates).

The least-significant bits, representing low frequencies, control the highest-value resistors at the base of the ladder. The most-significant bits, which represent the highest frequencies, control the lowest-value resistors at the top.

Any user-selected frequency in a given frequency range is thus represented by a bit-pattern in the control word, which is repeated in the FET conduction pattern and resistance selection at the input of both integrators.

8.2.7 INVERTER STAGE

The inverter completes the positive feedback loop of the basic oscillator. The very high bandwidth device used for M15 is compensated by C27, and its TO8 case is grounded.

8.2.7.1 Gain Control

The inverter has three inputs:

- **a.** A.sinwt from the second integrator, the basic oscillator feedback loop.
- b. B.coswt from the Amplitude correction loop.
- c. 'FREQ ERROR', a DC current which alters the inverter's input resistance (and hence its gain) by controlling FET conduction, phase-locking the oscillator to the synthesizer output frequency (refer to para 8.2.4.2).

Inputs (a) and (b) [A.sinwt and B.coswt] are summed as currents at the inverting input. The amplitude of the B.coswt signal is determined by the action of the amplitude control loop, described in *sections 8.2.8 and 8.2.9*.

Input (c) controls the gain of the inverter. The A.sinwt is applied via two input resistors R28 and R41 in series. R28 is shunted by the two FETs of Q29, whose the source-drain resistance is altered by the 'FREQ ERROR' current via current-mirrors M16 and M18.

Adjustments to the natural oscillation frequency are made by switching the integrator time constants.

8.2.6.3 Slew Rate and Protection

Emitter-followers at the outputs of the integrator operational amplifiers allow the high slew-rates necessary to be achieved, by buffering any loading effects. The diode clamp networks between output and input prevent latch-up by imposing unity-gain feedback when output peaks exceed approx. 5V.

8.2.6.4 Output Offset Control

The amplitude detector circuit squares the outputs from both integrators. It is therefore important that their DC offset voltages are not included in the squaring computation.

The 'Cosine' offset is removed by adjustment of R50 at the noninverting input of M30, and the 'Sine' offset by R49 at the input of inverter M15. This latter adjustment removes the combined offsets of M15 and M19. (At manufacture, and after any replacement of major board components, the controls are iteratively adjusted for minimum AC fundamental component in the DC amplitude control signal 'V_G' at link 'B'.)

As mentioned earlier, its DC input offset is adjusted by R49 to null the sine DC offset.

Two FETs in series are required for the amplitude levels reached by A.sinwt. R41 is selected to account for differing 'on' resistances of different batches of FETs. This input circuit is a scaled-down version of that employed for the VCA in the main output loop, details of which appear in *Section 9*. A description of the action of the frequency tracking loop follows at *para 8.2.7.2*.

8.2.7.2 Frequency Tracking - General

As stated in *para 8.2.4.2*, the oscillator's output is applied to the comparator of a phase-locked loop. The Synthesizer output is input as reference frequency to the same comparator. The phase-difference pulse train from the comparator is integrated to produce a DC phase error signal, which is applied to control the gain of the inverter stage of the oscillator. This exerts fine control of the oscillator frequency, tracking the Synthesizer frequency.

8.2.7.3 Tracking Comparator

(Circuit Diagram 430844 Page 11.7-6)

After buffering and invertion by M47 on the Sine-source Assembly (*page 11.6-1*), the oscillator A.sinwt output is passed to the AC Assembly via J6-45 and J7-45.

On the AC Assembly, the sinewave is converted into a squarewave by Schmitt bistable Q32/Q33, and level-shifted to logic supply levels of 0V and -15V by D25/Q28. Q28 provides a current-limited load for maximum gain, while D24 and D25 prevent voltage saturation of Q32. Q23 buffers the resulting squarewave into the phase comparator input at M30-6.

The slower zero-crossings at the lowest frequencies could be susceptible to HF noise, so this is filtered, on the 100Hz frequency range only, by Q27 and C48.

The 'SYNTH O/P' squarewave, at the demanded frequency, is transmitted from the Sine-source Assembly at low (1V Full Range) level. This holds the maximum slew rate to a value which avoids inducing interference in other internal circuits. Q20 and Q21 amplify the signal to the CMOS logic levels of 0V and -15V required by the comparator input at M30-3.

Note that current steering is used between Q32 and Q33, and between Q20 and Q21. Also, a constant current source Q22 provides Q23 emitter current. These measures prevent the fast switching edges in the schmitt and amplifier circuits from injecting spikes into the supply rails.

Phase-comparator output M30-5 consists of positive pulses (0V) when the oscillator lags the synthesizer, or negative (-15V) when the oscillator leads. When both are in phase, M30-5 is at high impedance.

At integrator M31 input, zener diode D30 holds the non-inverting input at -6.4V; so for in-phase signals into the comparator, the inverting input seeks the same level. The integrator tends to hold its voltage level (with very slight drift due to capacitor leakage but limited to -9.8V by D32/D33). When the oscillator output lags the synthesizer output, the positive-going comparator pulses are integrated to drive M31-6 slowly more negative. When the phase of the oscillator leads, the integrator output becomes more positive.

The phase control loop seeks to phase-lock the two inputs to the comparator. If they are in phase, the comparator output is at high impedance ('TRISTATE'). In this condition the integrator capacitors C53 and C56 have no charge or discharge path, so M31's extremely high gain maintains a constant charge on the capacitors. The constant voltage on Q37 base maintains a constant 'FREQ ERROR' current.

Q37 appears to be an open-collector amplifier. However, its collector current passes via J7-44 and J6-44, into the two currentmirrors at the input to the oscillator inverter on the Sine-source Assembly (*page 11.6-1*), and thence to the -15V rail.

With constant input current, the mirrors continue to draw the same output current from the AN4 bias network for Q29, so the frequency of the dual-integrator oscillator remains constant. Thus the loop stabilizes only when the oscillator frequency is in phase with (and therefore at the same frequency as) the Frequency Synthesizer output. Any disturbance in the loop will generate corrections to restore zero phase difference at the inputs of M30. Frequency deviations are therefore detected at an early stage as phase changes, giving a measure of 'phase advance' correction.

8.2.8 SINEWAVE AMPLITUDE DETECTOR

The method of amplitude measurement relies on the identity $sin^2wt+cos^2wt = 1$ to convert AC output signals from the oscillator into a representative DC signal.

Squaring Asinwt and Acoswt: $\begin{array}{rcl}
A^{2}sin^{2}wt &=& (A^{2} - A^{2}cos2wt)/2, \\
A^{2}cos^{2}wt &=& (A^{2} + A^{2}cos2wt)/2, \end{array}$

The AC waveforms of $A^2\cos 2wt$ and $A^2\sin 2wt$ are inverted versions of each other, at twice the original frequency, and both are symmetrical about the DC mean value of $A^2/2$.

By summing the two, the AC waveforms are eliminated, leaving a DC signal, A^2 , representing the square of the amplitude.

In the Amplitude Detector, the Vsin and Vcos outputs from the oscillator are squared electronically and summed as a differential current I². This is compared with a constant DC reference current I_{REF} to generate the error current (I² - I_{REF}), which is used to derive an amplitude error voltage 'V_G'. This is filtered and passed to the Amplitude Control circuits (*page 11.6-1*).

 V_G is driven to zero by the action of the amplitude control loop, so that $I^2 - I_{REF} = 0$, and thus $I^2 = I_{REF}$. The loop therefore stabilizes only when the two are equal, and at a constant amplitude.



8.2.8.1 Squaring Circuit Inputs (Circuit Diagram 430446 Page 11.6-1)

Vcos and Vsin are squared independently in a pair of differential four-Quadrant multipliers, each with two identical differential inputs.

The Sine Squarer receives Vsinwt from the second integrator M30 (Q44 emitter), and -Vsinwt from the main inverter (M15-11).

As +Vcoswt is the only natural cosine output from the oscillator, the -Vcoswt signal is derived by inversion in M31. These are both fed as inputs to the Cosine Squarer.

8.2.8.2 Cosine Squarer (Circuit Diagram 430446 Page 11.6-2)

Isolating the Cosine circuit alone as an example, there are two differential inputs. One is applied across M34 pins 13 and 16, and the other across pins 6 and 10.

The multiplying action of the squaring circuitry relies on the exponential transconductance between a transistor's base voltage and its emitter-collector current:

$$I_c$$
 is proportional to $exp(V_{be})$
so V_{be} is proportional to $Ln(I_c)$

The difference between the currents in M34-1 and M34-14 collectors is linearly proportional to Vcoswt (due to M34 emitter resistors AN15). The currents are drawn from the supply through Q55 (which is connected as two matched diodes), but because of the exponential transconductance, Q55 base-emitter voltages increase logarithmically with increase of emitter current. Therefore the differential voltage at Q56 and Q57 bases due to Q55 emitter currents is logarithmic:

 $(V_{Q55-4} - V_{Q55-3})$ is proportional to Ln(V.coswt)

The difference between the currents in M34-9 and M34-7 collectors is also linearly proportional to Vcoswt (due to other M34 emitter resistors AN15). But each collector current is divided between the two halves of the dual transistor in its collector circuit, regulated both by the dual transistor's exponential transconductance, and by its logarithmic differential base voltage.

The combined effect of these two factors is similar to the mathematical operation of multiplying by adding logarithms: a term is produced in each Q56 and Q57 collector current, proportional to the linear product of the two input voltages.

By cross coupling the collectors of Q56 and Q57 as shown, other constant terms are suppressed, and the difference between the currents drawn from AN15-7/8 and AN16-9/10 is proportional to:

Vcoswt x Vcoswt

The inputs are equal, so the differential output current is proportional to $V^2 cos^2 wt$.

8.2.8.3 Sine Squarer

The Sine Squarer behaves in the same way, producing a differential current in its collector loads proportional to V²sin²wt.

8.2.8.4 Cos², Sin² and I_{REF} Summing

In this application, the currents from both Sine and Cosine Squarers are combined in common loads. The voltages developed across the loads will therefore also differ by an amount proportional to the expression $V^2cos^2wt + V^2sin^2wt$. Thus if a reference current was not superimposed, and utilizing the well-known identity $sin^2 + cos^2 = 1'$, a DC voltage would exist between TP9 and TP10 (TP9 positive), equal to:

$$KV^2(\cos^2wt + \sin^2wt) = KV^2$$

where 'K' is a constant at constant temperature, dependent upon identical circuit values in both squarers, and 'V' is the amplitude of both sine and cosine outputs from the oscillator.

However, a reference current is superimposed. The DC current I_{REF} is drawn through the 1kohm load AN15 by M40 (pin 2), reducing the positive value of TP9 voltage to (KV² - KV_{REF}) with respect to TP10. (The reference current is established at a value which includes the scaling factor 'K', by D26 and R91. The value of R91 for correct oscillator amplitude is determined at manufacture). M34 is connected as a diode to compensate for M40 V_{be} temperature drift.

Voltage $K(V^2 - V_{REF})$ is applied to the input of M35a, the unity-gain Summing Amplifier. M35a is connected to remove any common mode present at its input, so at TP11, $K(V^2 - V_{REF})$ is referred to common 2A. At this point it can be recognized as the Amplitude Error Voltage. Moreover, the amplitude loop adjusts the oscillator outputs to drive the error voltage to zero, so the action of the loop also drives V² to equal V_{REF}.

8.2.8.5 Filtering

Because components cannot be matched exactly, some small differences can exist between the \sin^2 and \cos^2 terms. Such differences appear in V_G as the fundamental and second harmonics of the oscillator frequency. These are limited by filtering in the filter formed by M35b and its associated circuit.

It would be possible to set a single low-pass bandwidth for all ranges, but as this would need to filter down to 20Hz for the 100Hz range, it would also impose inconveniently long settling times for the higher frequency ranges. The low-pass bandwidth of the filter is therefore switched between frequency ranges by the $R_{4-\emptyset}$ signals decoded from FREQ $R_{2-\emptyset}$ in the synthesizer (*page 11.6-5*).

The frequency range signals select the appropriate feedback components, by conduction of only one FET from Q47-Q52 per range. (Q48 is not used).

The filter output is the oscillator amplitude DC error signal V_G' , limited to a maximum of approximately 6V by the action of back-toback clamp diodes D24 and D25. V_G passes via link B to the 'Amplitude Control' circuitry (see page 11.6-1). The value of V_G determines the fraction, and its polarity the phase, of the V.coswt signal which is to be added to V.sinwt at M15 input.

8.2.9 AMPLITUDE CONTROL IMPLEMENTATION (Circuit Diagram 430446 Page 11.6.1)

(Circuit Diagram 430446 Page 11.6-1)

Before describing the control circuitry, it is useful to review the various controls imposed on the oscillator (see Figs. 8.4 and 8.7):

- a. Frequency control by phase-locked loop to the frequency of the synthesizer output (albeit with a constant phase lag). This is effected by controlling the gain of the inverter stage of the oscillator. (Input resistance of M15 is changed by adjusting the conduction of FETs Q29.)
- **b.** Phase control to establish exactly 360° loop phase-shift by injecting a small amount of Vcoswt into the oscillator inverter input (via R29).
- c. Amplitude control by adjusting the sense and amplitude of V.coswt added to V.sinwt, so that the loop gain is exactly unity at 360° loop phase-shift, at a constant output amplitude, and at the synthesizer frequency. (M23 gain is adjusted by varying the attenuation of its input signal, using FETs Q41_a and Q41_b.)

Amplitude error is corrected by adding a controlled fraction of either Vcoswt or -Vcoswt to the Vsinwt feedback being applied to the main inverter M15. A push-pull control circuit is employed in order to adjust both amplitude and sense. Vcoswt is input from Q31 emitter to R71, and its inverse is input to R70 from the output of M31, (which also provides the -Vcoswt input for the cosine squarer).

8.2.9.1 V.coswt Amplifier - M23

M23 is connected as a summing VCA, with a fixed feedback resistor R53. Vcoswt and -Vcoswt are applied to opposite ends of its balanced input resistor chain R71, R65, R64 and R70. The center of the chain is the virtual ground of M23, so if the 'on' resistances of Q41_a and Q41_b are equal, the balance is not disturbed and M23 output voltage is zero.

When the Loop-gain Error is zero ($V_G = 0V$), the static conditions set approx. -3V bias on both FETs (depletion mode) to reduce crossover distortion. The FET gates are also bootstrapped by M24 and M25 to half the AC voltage between source and drain.

The DC conditions are:

Q41 _a	Q46 emitter M26 I _{in} M26 I _{out} Q41 _a V _{gs}	-	-0.75V 150µА 300µА -1.5V
Q41 _b	$\begin{array}{c} M32-6\\ Q45 \ emitter\\ M27 \ I_{in}\\ M27 \ I_{out}\\ Q41_b \ V_{gs} \end{array}$, ,	0V -0.75V 150μΑ 300μΑ -1.5V
Amplitude Erro	or:		

M23-6 - zero

The Amplitude Error adjusts the 'on' resistance of $Q41_a$ and $Q41_b$ differentially, due to the inverter M32 in the side feeding $Q41_b$. In the case of a positive V_G of about 0.5V:

Q41 _a	Q46 emitter M26 I _{in} M26 I _{out} Q41 _a V _{gs}	- 50µA
Q41 _b	M32-6 Q45 emitter M27 I _{in} M27 I _{out} Q41 _b V _{gs}	 -0.5V -1.25V 250μA 500μA -2.5V (less conduction)

The output voltage at M23-6 is in the same phase as Vcoswt, increasing with larger amplitude error.

For a negative V_G , M23-6 output voltage assumes the same phase as the -Vcoswt signal, increasing with larger amplitude error.

Transistors Q45 and Q46 act as voltage-to-current converters to drive the 'x2' current mirrors M27 and M26. Voltage reference diodes D20 and D22 provide the crossover bias. D21 and D23 provide clamping when Q45 and Q46 bases are driven positive, preventing V_{be} breakdown.

M23 output (now recognized as 'B.coswt') is summed with the basic oscillator feedback (Vsinwt) at the main inverter input (M15-5). When the amplitude is correct, and the loop phase is exactly 360°, M23 output is zero and does not inject any 'cos' component into the loop.

If the loop gain or phase is in error, then the squarers' output current is not equal to the reference current, V_G is not zero, and a small amount of cos component is fed into the loop. This adjusts the loop phase and gain to correct the oscillator amplitude.

8.3 EXTERNAL FREQUENCY LOCK

The External Frequency Lock allows the instrument output to be synchronized with an external reference frequency of either 1MHz or 10MHz (a tolerance of $\pm 1\%$ on these frequencies is specified).

The main use envisaged for this facility is for a user to improve on the ± 100 ppm frequency accuracy of the instrument, by locking the internal frequency synthesizer to a customer's own frequency standard.



8.3.1 INTRODUCTION

The output sinewave frequency is synthesized in the Sine-Source assembly, normally synchronized to an internally-generated reference frequency of 16kHz. To lock the output to an external reference, it is necessary only to divide the frequency of the reference down to 16kHz and use this instead of the internal reference. The circuitry described in this sub-section is shown in block form in *Fig. 8.10* and carries out the following functions:

- Isolates, limits and buffers the input reference signal to TTL levels.
- Divides the input frequency 'Fe' by 5 and then by 10 (Fig. 8.10).
- Detects whether the Fe is 1MHz or 10MHz; from this it sets the selector to choose either its +5 or +50 input, to give an output of 200kHz. The detector sets the status signal 'EXT REF ST' to Logic-1 whenever either of the two signals is present.
- Divides the selector output by 10, then multiplies by 8 in a phase-locked loop, finally dividing by 10 again to 16kHz to give the signal '16kHz(EXT)'.
- Selects either '16kHz(INT)' or '16kHz(EXT)' in response to the position of the Rear Panel switch S53, and to the presence of a 1MHz or 10MHz External Reference signal. The selected signal '16kHz(OG)' is transferred into guard by opto-isolator M3 on the Reference Divider assembly, and thence as 'REF FREQ' to the digital frequency synthesizer on the Sine Source assembly.

8.3.2 EXT REF SIGNAL INPUT (Circuit Diagrams: 430830 Page 11.17-2; 430604 Page 11.164; 430648 Page 11.3-4.)

The External Reference signal of 1MHz or 10MHz enters the instrument via pins 1 (Hi) and 2 (Lo) of Rear-Panel connector J53 on the Interconnection assembly (*page 11.17-2*). It is transferred via J18 and J3 on the Mother assembly (*page 11.16-4*) to the buffer input circuit on the Analog Interface assembly (*page 11.3-4*).

C59 and R1 remove any DC components of the signal; and R15, D1 and D2 limit its excursions to approximately $\pm 0.7V$ before it is applied to the pulse transformer T1.

The output from T1 drives line receiver M9, C62 setting the DC offset to zero, and R16 providing some noise-immunity.

8.3.3 DIVISION CHAIN

8.3.3.1 '+5' and '+10' Counters M11

The line receiver output at TP24 clocks the ± 5 section of M11 counter. Its frequency is reduced to either 200kHz (for 1MHz input) or 2MHz (10MHz input), and this signal is used to clock the second (± 10) section of M11. This section (and the other two ± 10 counters M28) is connected as a 'bi-quinary' divider to establish a symmetrical mark/space ratio. The frequency at M11-13 is either 20kHz (for 1MHz input) or 200kHz (10MHz input). The outputs from both counters are fed to the dual 4 into 1 line selector M18, which always chooses the 200kHz signal.

8.3.3.2 'EXT FREQ SEL'

When S53 on the rear panel is closed to select External Reference, +5V from S53 enters the Digital assembly at J2-25 (*page 11.2-2*), setting line D2 on the Data bus to Logic-1 each time that M36 is enabled by any IRQ (ie. every 8ms in response to the internal signal RTC IRQ *para 6.1.2.6*). The CPU passes the information to the External Reference Buffer on the Analog Interface assembly via the Precision Divider Input Data Latches. The state of S53 is repeated at M34-4 (*page 11.3-1*) and input to M18-2 (B) to set M18 outputs.

8.3.3.3 1MHZ/10MHz Detector M10

The state of the other input to M18 at M18-14 'A' depends on the frequency of the external reference signal at TP24, which is used to clock M10-2 'B'. Each positive-going edge triggers the first (330ns) monostable, initially setting M10-13 to Logic-1 (*Fig. 8.11*).

If the frequency is 1MHz, M10-13 times out and returns to Logic- \emptyset before the next 1MHz trigger arrives, thus providing a train of negative-going triggers for the second (5.7µs) monostable at M10-9. The first negative-going edge sets M10-12 to Logic- \emptyset , but in this case each succeeding retrigger arrives before the monostable has timed out, and so M10-12 remains at Logic- \emptyset . The output from M10-12 drives M18 control input M18-14 (A).

If the frequency is 10MHz, M10-13 (330ns) cannot time out before the next retrigger arrives at M10-2, so it remains at Logic-1. No negative edges appear at M10-9 to trigger M10-12 to Logic- \emptyset , so the control input to M18-14 remains at Logic-1 as shown in Fig 8.11.


8.3.3.4 M18 Frequency Selections

The input sources to M18-10/11/12/13 are switched to M18-9 according to the following table. The *italicized* frequencies cannot

be obtained because it is **frequency** which controls the A input to M18:

Reference Frequency	'EXT FREQ SEL' M18-2 (B)	1/10MHz Detect. M18-14 (A)	Source Transferred	M18-12 Frequency	M18-13 Frequency
1MHz	1	Ø	M18-12 (2C2)	200kHz	20kHz
10MHz	1	1	M18-13 (2C3)	2MHz	200kHz
No Input, or 10MHz (and Not Selected)	Ø	1	M18-11 (2C1)	٥V	٥V
1MHz (and Not Selected)	Ø	Ø	M18-11 (2C0)	٥V	٥V

8.3.3.5 Further Division of M18 Output

The 200kHz output from M18-9 is divided by a further \pm 12.5 before it becomes the signal '16kHz EXT'. This is achieved in three stages:

$$\pm 10 (M28-3); x8 (PLL); \pm 10 (M28-13).$$

The x10 dividers are connected as bi-quinary counters to maintain the symmetrical squarewave.

8.3.3.6 PLL Frequency Multiplier

The Phase-Locked Loop is formed by M30 and M53. The VCO oscillates at a frequency which when divided by 8 (M53-11) phase-locks to the 20kHz present at TP25. At this frequency (160kHz) the error voltage across C30 is a very low amplitude ripple balanced about 0V DC.

The loop can be regarded as a simplified version of the synthesizer VCO, described in *para 8.1.2.4*. The VCO output is low-pass filtered, then buffered and inverted by Q1 which drives the final ± 10 counter.

8.3.4 INT/EXT Reference Selection

The 16kHz (EXT) signal output from M28-13 is a symmetrical squarewave phase-locked to the External Reference frequency at TP27. It is passed into the same selector (M18) which carries out the 1MHz/10MHz and INT/EXT selection of the divided signal input. The 16kHz (INT) signal is also applied to M18. In this case the other half of the dual selector is employed.

The 16kHz(EXT)REF signal from TP27 is input via M18-3 and M18-4, whereas the 16kHz(INT) signal goes to M18-5 and M18-6. Switching between 1MHz and 10MHz (M18-14) has no effect, as the output at M18-7 selects from shorted input lines. The INT/EXT switching by EXT FREQ SEL (M18-2) selects between the two pairs of shorted inputs to give the 16kHz (OG) output from M18-7. This is buffered out via M5-6, J3-104 (*page 11.3-1*) and the Mother assembly to the Sine Source assembly at J6-53 (*page 11.6-4*).

8.3.5 'EXT REF ST' (M46)

If no external reference signal is present, both M10 monostables remain permanently in their relaxed (timed-out) state. Thus M10-4 and M10-12 are at Logic-1, both inputs to NAND M46 are Logic-1, so its output (EXT REF ST) is at Logic-Ø. For signal frequencies of 1MHz or 10MHz one of the inputs to M46 is at Logic-Ø, so EXT REF ST goes to Logic-1.

M46 output is returned to the CPU, being sensed on the data bus line D4 at each RTC IRQ (M37-13 page 11.2-2), so the CPU knows whether an external reference signal is present or not. It also knows when S53 is selected, and issues the 'Error EF' message on the MODE Display if S53 is selected but no external reference signal is present. This warns the user that with the external reference facility selected, the VCO in the Reference Buffer is free-running in the absence of a locking signal, and is still the reference for synthesis of the instrument output frequency. The output is thus unlocked both from the user's sync source and from the internal crystal oscillator. This is normally because no external reference has been connected to J53 on the rear panel!

SECTION 9 AC VOLTAGE OUTPUTS - AMPLITUDE CONTROL SYSTEM

9.1 INTRODUCTION

This complex system generates the whole range of AC voltage outputs, as defined by its inputs. For the AC Current function, an AC voltage is derived from the internal voltage amplitude loop on the 1V or 10V range to act as an accurate reference. Thus the following description applies also to the generation of that reference.



Feature of Output Controlling Element

Frequency:	Frequency Synthesizer (Crystal-Sourced)
Sinewave Purity:	Quadrature Oscillator
Voltage Range:	Processor, via SSDA and Control Latches
Coarse Amplitude:	Reference Divider

Fine Amplitude: Reference Divider and Quasi-sinewave Generator

Controlling Input to Loop

Constant-amplitude sinewave from Quadrature Oscillator Constant-amplitude sinewave Ranging Signals Accurate DC Reference Voltage (Resolution reduced to approx. 1000ppm FS by 10-bit DAC) Quasi-sinewave RMS value at a resolution of approx. 1ppm FS

9.2 AC VOLTAGE AMPLITUDE CONTROL SYSTEM - BLOCK DIAGRAM (*Fig. 9.1*)

The system elements are described individually in the five subsections from 9.3 to 9.7. The system block diagram at Fig. 9.1

9.2.1 FREQUENCY and WAVESHAPE CONTROL

Sinewave sourcing is the subject of *sub-sections 8.1* (Frequency Synthesizer) and 8.2 (Quadrature Oscillator). The result is a high-purity sinewave of constant 1.9V amplitude, input to the VCA.

9.2.2 OUTPUT RANGING

The microprocessor passes Voltage and Current range selections into guard via the serial data link as described in *sub-section 6.4*.

This range information is held in the Analog Control latches in the Reference Divider Assembly, providing signals to the Output and Sense conditioning circuitry.

Their effects are described in sub-sections 9.4 to 9.6.

9.2.3 COARSE AMPLITUDE SETTING

The 1V Buffer also acts as a coarse amplitude control within each range. The value of its input resistance is adjusted to control its gain, which is incremented in steps of approximately 1000ppm of Full Scale by a 10-bit digital-to-analog converter.

The increments are defined by a 10-bit analog-to-digital converter, which responds to the accurate DC Reference voltages generated by the Reference Divider. The value of the 'DC Ref' voltage is proportional to the values set on the front panel OUTPUT display, as described in *sub-section* 6.5.

This coarse adjustment of output amplitude allows the fine control element (the VCA) to operate within a small dynamic range, minimizing introduced distortion and thus maintaining the high purity of the output sinewave. The operation of the coarse amplitude control is described in *sub-section 9.3*.

9.2.4 FINE AMPLITUDE CONTROL

9.2.4.1 Error Loop

The output amplitude is controlled within the coarse increments by an 'error' loop. The output is sensed at the load for 4-wire connections, or at an internal point in the forward path when 2-wire connection is selected (or imposed).

The sensed output is reduced to 1V Range RMS levels by the Sense Conditioning circuitry (as described in *sub-sections 9.4 and 9.6*), and its mean-square value is compared with that of the Reference Quasisinewave. The difference between the two values is expressed as a DC error, and fed to control the gain of the VCA. throws clear of the handbook, so that it can be used for reference when reading these descriptions.

Because the coarse amplitude control adjusts the error loop gain, and the error itself results from comparison with an amplitude analog, the gain of the error loop would not naturally be constant. Compensation is therefore applied to the error to reduce the loop gain in synchronism with increasing increments of coarse amplitude. (The Error Amplifier feedback resistance is reduced by a second DAC in step with the coarse amplitude ADC. The result is that the loop gain, and therefore the loop dynamics, are virtually linear.)

Details of VCA operation and error compensation are described in *sub-section 9.3*.

9.2.4.2 Mean-Square Comparator

When a value is set on the OUTPUT Display, it describes the RMS value of the output. From the displayed value the Reference Divider generates an accurate DC Reference voltage (stepping in increments of approximately 1ppm of Full Scale), which results in a quasi-sinewave whose peak voltage has the same value. (Thus at 1V Full Range output, the DC Reference voltage and the quasi-sinewave peak voltage are both 1.397V.)

The Crest Factor for any wave is defined as its Peak value divided by its RMS value. For a pure sinewave the figure is $\sqrt{2}$ (say 1.414), whereas the quasi-sinewave crest factor is 1.397. So for the same RMS value of 1V Full Range output, the quasi-sinewave input to the comparator has a peak value of 1.397V, against the sense feedback peak of 1.414V. The comparison is between mean-square rather than RMS values, but when the mean-square difference is zero, so is the RMS difference.

Generation of DC Reference voltage and Quasi-sine wave are described in Section 6.

9.2.4.3 Synchronization

The comparator is based on a sequence of squaring, integration, sampling and subtraction. Its operation and accuracy rely heavily on the synchronism of sinewave and quasi-sinewave, each state-change in the sequence occurring at zero-crossings of both waveforms. Thus both waveforms synchronize to clocks from the synthesizer, even when the sinewave is at a multiple of the quasi-sinewave frequency. The comparison sequence cycles once every ten quasi-sinewave periods.

Comparator operation and synchronization details are described later in *sub-section 9.7*.

9.3 VOLTAGE CONTROLLED AMPLIFIERS

(Circuit Diagram 430446, page 11.6-3)

The circuits described in this section perform the following functions:

- Modify the output of the Sine Source by coarsely tracking the gain of the output amplitude to the requested output voltage, providing stepped coverage of the instrument's dynamic range.
- Provide smooth adjustment of gain, within the coarse steps, in response to error signals from the Sine/Quasi-Sine Comparator.
- Impose the settling rate of the true analog DC reference voltage on both the coarse gain adjustment and the mean-square error (AC AMPL ERROR) scaling.
- Sense excess currents in the output buffer, providing a LIM ST signal to the CPU via the analog control interface.

All the circuits described in this section are located on the Sine Source Assembly. On the circuit diagram, two voltage-controlled amplifiers are shown:

- The 1 Volt Buffer (M45, M46 and the discrete output amplifier). Its input resistance is controlled by the DAC M43.
- The main VCA M48/Q88, whose input resistance is determined by the FET chain Q76 and Q77.

For a general description of the Output Amplitude Control System refer to *sub-sections 9.1 and 9.2*.



9.3.1 GENERAL (Fig. 9.2)

The main VCA receives a constant amplitude sinewave input from the Quadrature Oscillator (Sect. 8). Its gain is controlled by an error voltage, which is obtained by comparing the sensed sinewave output of the instrument with the reference quasi-sinewave.

The 1 Volt Buffer is included in the output signal path on all voltage and current ranges. It also acts as a VCA, since its input resistance is controlled by its 10-bit Digital-to-Analog Converter. The DAC receives its binary input from an Analog-to-Digital Converter, whose numerical output tracks the user's output demand, in increments of size approximately 1000ppm of full scale.

It is also necessary to ensure that the rate of coarse gain adjustment tracks the settling-time characteristics of the DC Reference filter. To

achieve this, the ADC is controlled by the level of the DC Reference voltage. The filtered reference's settling time is thus imposed on the ADC digital output, and hence on the 1V Buffer gain adjustments.

For reasons given in *sub-section 9.1*, it is also necessary to compensate the output loop gain error synchronously with the coarse gain steps. The tracking ADC therefore drives a second DAC, which selects values of feedback resistor in the Error Amplifier. This increments the output-amplitude error loop gain, modifying the AC AMPL ERROR signal which originated in the mean-square comparator.

The tracking ADC and its DACs ensure that the loop has the fastest possible settling time for any selected frequency.

9.3.1 VCA AND 1V BUFFER

The VCA and 1V Buffer combine in cascade to modify the amplitude of the sinewave output from the sine oscillator, accurately covering the instrument's dynamic range (*see Section 9.1 and 9.2*). The eventual output from the 1V Buffer (AC 1V FR) forms the instrument's basic 1V AC range.

9.3.1.1 Main Voltage-controlled Amplifier (Circuit Diagram 430446 Pages 11.6-1 & 11.6-3).

The Sine Oscillator output from $\div 2$ buffer M47 (*page 11.6-1*) is emitter-followed by Q75 to the VCA FET input chain Q76/Q77 (*page 11.6-3*). These dual FETs are enclosed with M47 PTC feedback resistors R136 and R137, in a metal heatsink. The matched FETs Q76/Q77 (R_{DS} ON within 1%) form the variable gain element for the low input-offset amplifier M48, to provide distortion-free and linear control of gain.

Each FET gate is current-bootstrapped from the divider AN18, to maintain a linear relationship between gain and input voltage. C106 and C117 drive the chain at HF. The center of the FET chain is also bootstrapped, M44 ensuring precise AC tracking. Resistors R143 and R135 divide and limit the maximum input resistance, preventing the gain from falling to zero.

9.3.1.2 The 1V Buffer

The buffer consists of a voltage follower with hard current limiting. Amplifiers M45 and M46 buffer the Class A power stage from the capacitance of the input DAC. The first buffer M45 has extremely high DC gain, rolling off at HF due to the feedback of C108. It removes the input DC offsets of M46.

M46 controls the buffer's AC performance; C112 ensures that the non-inverting input appears as a virtual AC ground at HF, allowing source-follower Q74 to develop the AC input across R159.

The discrete output stage provides class A current amplification, avoiding any cross-over distortion particularly at HF. Power transistor Q93 is provided with load and quiescent currents, from constant-current source Q94 (70mA) and constant-current sink Q86 (140mA). *Refer to Fig. 9.3.*

With zero input conditions Q94 is saturated, limiting the quiescent current at 70mA. Only the small bias current for Q92 flows in R144, so the output voltage is just +Vb.

The input signal to Q92 controls Q93, allowing a small signal transistor with good HF performance to adjust the large output currents flowing in R144.

Voltage amplifier Q92 conduction falls during positive half-cycles of input, reducing Q93 conduction. The quiescent current still flows in Q94, but part is now diverted through the output circuit via R144, R112 and L7.

During negative half-cycles of input; Q92 conduction increases, so Q93 conducts more heavily, drawing its extra (load) current through R144, and its quiescent current from Q94. The emitter of Q92 also attempts to go negative, drawing current directly from the load. The combined currents flow into the current sink, so Q86 must be able to sink 70mA quiescent + 70mA load.

The VCA gain is adjusted by the 'AC AMPL ERROR' signal, scaled by M41 and M42. The coarse gain scaling of the 1V buffer derives from the DC Reference voltage 'Ref+'.

The thermal linking to M47 feedback resistors compensates for the FET chain temperature coefficient. The inertia of the heatsink's thermal time-constant also prevents gain modulation due to draughts.

The DC signal 'AC AMPL ERROR' is scaled and then fed to each gate by transistors Q78 to Q81, which have low collector capacitance. The voltage control element formed by these transistors adjusts the DC gate voltages of the FETs in the chain, and hence the input resistance of the VCA.

M48 output is emitter-followed and passed through DC-isolating (and AC-compensating) capacitors C121 and C122 into M43, the 1V buffer DAC.

In the output line, inductor L7 and resistor R112 provide phase compensation for capacitive loading at HF.

If any components in the discrete amplifier are changed, re-adjustment of gain (using M48 feedback resistor R149) may be necessary.



9.3.1.3 Current Detector

Except for a small bias current, all output current from the discrete buffer stage flows in R144, so the current level can be detected by sensing the differential voltage across it. This sense voltage rides on e output voltage; thus to capture it, the current detector is cootstrapped to the AC 1V output.

High-speed dual comparator M49 forms the basis of the Current Detector circuit. Its supplies are bootstrapped via TP29 to the junction of R144 and R112 in the 1V Buffer output. Q82 and Q84 provide constant current drive to 6.2V Zeners D40 and D41, with Q83 and Q85 providing the regulation for the bootstrapped rails at TP35 and TP36.

The comparator latching levels are set by dividers R151/R152 and R153/R154, their values allowing for bias current error in R144. The comparator's output is open-collector when the peak voltage across R144 is less than the positive or negative latch level. Line drivers Q90 and Q91 are cut off, so the $\overline{\text{LIM ST}}$ line at J6-70 is pulled to +15V by AN2 in the Reference Divider (*page 11.4-4*).

When the level is exceeded in either polarity, then either M49a or M49b output goes negative. This turns Q90 and Q91 on, pulling the $\overline{\text{LIM ST}}$ line to -15V (in-guard logic- \emptyset). The signal is passed to the CPU via the serial data link.

This limit is set much lower than the hard current limit of the buffer. If exceeded, the instrument displays 'Error OL', described in Section 2 (Fault Diagnosis). In overload at 35-40mA, a built-in margin of safety allows the instrument to meet most of its specifications.

9.3.2 ADC - DAC TRACKING

As mentioned earlier, it is necessary to track the coarse gain stepping rate to the settling time imposed by the DC Reference filtering. A tracking Analog-to-Digital Converter (ADC) is used to synchronize stepping, ensuring the fastest possible settling time at the selected frequency.

To set circuit conditions for the required output within a range, the gain of the main VCA is set in response to fine amplitude information, in the form of an error signal from the Sine/Quasi-Sine comparator. For constant output amplitude loop gain, the error loop gain also needs to track the coarse amplitude stepping.

For an outline of the Output Amplitude Control System, refer to the descriptions in *sub-sections 9.1 and 9.2*.

9.3.2.1 Use of 'REF+' (Circuit Diagram 430446 page 11.6-3)

The ADC requires a voltage input which tracks the value of instrument AC output demanded by the user, with settling times imposed by the Reference filter. The DC 'REF+' voltage exhibits these characteristics, so is used in this circuit to determine the numerical value of the ADC binary output.

'REF+' originates in the Reference Divider and is used to set the peak value of the quasi-sinewave in the AC assembly. Its value ranges from +0.126V at 9% of Full Range, through +1.397V at Full Range, to +2.794V at Full Scale.

REF+ is input to the Sine-Source assembly at J6-57 and J6-56, then applied to amplifier M41b, which is connected to remove any common mode present at its input. Thus at TP47, M41b output is referred to Common-2A.

Capacitors C99, C130 and C131 filter any HF pickup from the reference voltage, and M41b scales up the DC voltage levels by a factor of 2.43, to:

9% of Full Range	: -0.306V,
Full Range	: -3.395V,
Full Scale	: -6.789V.

A fixed positive version of this Full Scale value is also generated (Q66/D30/D31) as a reference for the tracking ADC M38 at M38-27.

9.3.2.2 Tracking ADC M38 (Fig.9.4)

M38 is a 'System DAC' which can be employed either in 'READ' or 'WRITE' mode. WRITE mode is not used for this function.

In READ mode the binary count can be output continuously from the ten pins DB_{9.0}. An internal 10-bit counter is clocked at 16kHz into pin 9 via level shifters Q53 and Q54. The counter can be controlled by two level-sensitive inputs: CONT 1 and CONT 2 (logic-1 = +5V; logic- \emptyset = 0V) as follows:

CONT 1	CONT 2	Effect on Count
Ø Ø 1	Ø 1 Ø 1	not used Incremented Decremented Frozen

An internal $12k\Omega$ reference resistor and switched resistor ladder form a divider between pin 27 (V_{REF}) and pin 1 (R_{FB}). Their junction is brought out to pin 2 (OUT 1). (See Figs. 9.4 and 9.5.)

The ladder is switched by the 10-bit counter. At zero count it is open-circuit; as the count is increased the ladder resistance reduces in inverse proportion, until at full count of 2^{11} - 1 (corresponding to the instrument Full Scale output), it reaches its minimum of $12k\Omega$.

At Full Scale (FS) the M41b output voltage is -6.789V, into R_{FB} , and the fixed reference into V_{REF} is the positive version of this input, so at FS the OUT 1 voltage is balanced at zero.

For instrument output values below FS, the negative M41b output voltage is linearly reduced, so that the OUT 1 voltage tends to increase positively. By feeding an external comparator which drives the CONT 1 and CONT 2 counter controls, the OUT 1 voltage is used to provide automatic control of the count itself. In the case of a reduced output demand, a lower count is required to increase the resistance of the ladder, resetting OUT 1 to the zero balance.





9.3.2.3 Window Comparator

M37 is a high-speed dual comparator, which accepts OUT 1 as its input voltage, and controls the M38 counter via its CONT 1 and CONT 2 inputs. The 'Counter Freeze' condition of M38, resulting from both CONT inputs being at logic-1, allows hysteresis bias to be applied the comparator to create a 'Dead Band' window.

Each of the two outputs of M37 responds to its input in the same way: high impedance when its non-inverting input is more positive than its inverting input, and pulled low when the inverting input is more positive (uncommitted-collector).

M37a is connected as a non-inverting device, but M37b inverts its input. OUT 1 is input to both circuits. Both inputs are biassed by approximately 15mV to generate the dead-band hysteresis: M37a by R96/R98, R37b by R100/R101.

9.3.2.4 Action for OUT 1 = Zero

Because of the bias, both M37 outputs are pulled low when the voltage at OUT 1 is zero. The inverting level-shifters Q67 and Q68 are both cut off by -15V on their gates, so CONT 1 and CONT 2 are at logic-1. M38 is thus put in the 'Freeze' condition, so its 10-bit output value is held.

In this condition, M36-12 and M36-13 inputs are both at -15V, so M36-10 is also -15V. R99 is therefore placed in parallel with R100, increasing the bias on M37b. The bias on M37a is also increased by Q69 being cut off, placing AN11 and R97 in parallel with R96. The 'Freeze' window is therefore widened, to improve the comparator's noise rejection. (*Refer to Fig. 9.6.*)

9.3.2.5 Action when OUT 1 Voltage Changes

When a user demands a new (greater) output from the instrument, REF+ increases as the Reference filter settles, and the OUT 1 voltage becomes more negative. The bias on M37b is eroded and finally exceeded, so M37-7 is placed at high impedance, pulled up to Common-2C by AN13. Q67 conducts setting CONT 1 to logic- \emptyset , which increments the count to step up the gain in the 1V Buffer.

Simultaneously, M36-12 is set to 0V (in guard logic-1). M36-10 rises from -15V to 0V, switching R99 to shunt R101 instead of shunting R100. Q69 conducts, switching R97 to shunt R98 instead of shunting R96. The bias levels shift back to 15mV, narrowing the hysteresis window.

If the user had demanded a lower output, OUT 1 would have become more positive, exceeding M37a bias. CONT 2 would have fallen to logic- \emptyset , decrementing the counter and reducing the 1V Buffer gain. The effect on the comparator bias would be the same as for the incrementing case.

As the counter changes its numerical value, M38's internal resistance ladder is switched to back-off the OUT 1 voltage. When REF+ finally settles, the OUT 1 voltage once again enters (and widens) the comparator's dead band, The count freezes, and the 1V Buffer gain remains constant. Thus the OUT 1 voltage remains close to zero as the comparator and tracking ADC have a sensitive response to the variations of REF+; but once settled, the wider hysteresis window prevents the comparator from responding to noise.



9.3.2.6 10-bit Digital-to-Analog Converters

M42 and M43 binary inputs are identically connected, so they both behave in the same way:



For low counts the resistance between Vin and O/P 1 is large, and small between Vin and O/P 2. The condition is incrementally reversed as the count increases to high values.

M43

As we have seen; an increase in user output demand increases the DC Reference voltage REF+, so a higher ADC count results. This reduces the resistance between M43 pins 15 (Vin) and 1 (O/P 1), and increases the resistance between Vin and O/P 2; increasing the gain of the 1V Buffer and thus increasing the instrument output. This is the stepped coarse gain adjustment referred to in *sub-section 9.2*.

M42

M42 has a different function. The fine adjustment of output value is incorporated in the 'Gain Error Loop', in which the output sinewave and quasi-sinewave are compared. This comparison generates the 'AC AMPL ERROR', to be used in controlling the VCA gain.

The error loop thus also passes through the 1V Buffer, and the effect of an increase in ADC count would be to increase the error loop gain, possibly overloading the VCA input FETs. This is prevented by reducing the gain of the error amplifier M41a, using M42 to track the steps of the coarse gain adjustment.

With an increase of the ADC count, M41a feedback is increased, as the resistance between M42 pins 15 and 1 is reduced. This reduces the error loop gain to compensate for the increase due to M43. Thus the fine gain remains virtually constant over the full span of coarse gain adjustment.

9.4 AC LOW VOLTAGE LOOP

The circuits described in this section perform the following functions:

- Connect the VCA (1V buffer) output to the instrument's terminals to provide the AC 1V Range: 0.09V to 2V.
- Amplify the VCA output voltages and connect to the terminals for the AC 10V Range: 0.9V to 20V.
- Passively attenuate the basic AC 1V range voltages to provide the millivolt range outputs:

9mV to 200mV	on the	AC 100mV Range
0.9mV to 20mV	on the	AC 10mV Range
90µV to 2mV	on the	AC 1mV Range

 Sense the voltages at the output terminals (or at the load in Remote Sense) and scale the signal to the 1V RMS Full-Range level for comparison with the quasi-sinewave.

- Provide switching of AC voltage output, Range, Guard and Sense, under the control of signals from the Analog Control Interface.
- Detect excess currents in the output circuit, providing a status signal to the CPU via the Analog Control Interface.
- Detect excess voltages on the PHi (I+) output line, providing a status signal to the CPU via the Analog Control Interface.
- Switch the generated 10V range to the model 4600 analog control bus, as described in section 7.3.8. For clarity, these connections have been omitted from Fig 9.7

The circuits in this section are located as follows:

Millivolt attenuator and sensing:AC Assembly.Power amplification:Power Amplifier Assembly.Output control:DC Assembly.Output Terminals:Mother Assembly.Terminal Board.

A simplified block diagram of the low voltage loop and routing appears in Fig. 9.7.



9.4.1 GENERAL

The following description follows the 1V range path from the VCA buffer to the Sine/Quasi-Sine Comparator (at the input of the transfer switch M16). The 10V and millivolts outputs and sense conditioning are included, the outputs also being sourced from the 1V Buffer.

9.4.2 1V LOOP - POWER DELIVERY

9.4.2.1 Sine-Source Assembly

(Circuit diagram 430844 Page 11.6-3)

The 1V Buffer (page 11.6-3) is described in sub-section 9.3, as part of the output amplitude control circuitry. Its output sinewave, signal 'AC 1V' ranging between 0.09V and 2V RMS; is fed out of the Sine-Source assembly on J6-41, via the Mother assembly, and input to the AC assembly on J7-41 (page 11.7-1).

9.4.2.2 AC Assembly

(Circuit diagram 430663 Page 11.7-1)

With the 1V Range selected, relays RL7 (1V) and RL19 (1kV) are energized, but relays RL4, 5, 6, 17, 18 and 20 are not. Therefore the AC 1V signal is passed directly out of the AC assembly via RL7, fuse F1, RL19 and fuse F2 to become the Power-Hi signal 'PHI(ACV)' at J7-27.

The power common 'PLO(ACV)' is sourced from the in-guard Common-2 supply at the star-point Common-2B, passing out via the energized contacts of AC Voltage selector relay RL10, to J7-31.

PHI(ACV) and PLO(ACV) travel via the Mother assembly to the DC assembly at J5-25 and J5-29 respectively (*Page 11.5-2*).

9.4.2.4 Connections to the Terminals (Section 7)

The PHI(V) and PLO(V) lines are routed to the I+ and I- terminals on the front panel exactly as for DC 1V Range outputs.

Descriptions of the processing and routing can be found in the following sub-sections of Section 7:

On the circuit diagrams, the relay contacts are shown in the unactivated condition.

For High Voltage output and High Voltage sense attenuation refer to Sections 9.5 and 9.6.

9.4.2.3 DC Assembly

(Circuit diagram 430536 Page 11 5-2)

Output Switching

The PHI and PLO (ACV) connections are passed to the instrument output terminals via several relay contacts which provide switching for Remote or Local Sense, Remote or Local Guard, and Output On/Off.

If Option 20 is fitted, the terminal lines are switched for function changes on the Current/Ohms assembly. When Option 20 is not fitted, a Current/Ohms Link PCB (Part No. 410288) is fitted in place of the Current/Ohms assembly. This PCB provides direct connections for the signals, on their route to the instrument terminals.

ACV/DCV Switching

For AC voltage outputs, relays RL10 and RL11 are un-energized. The PHI(ACV) line for the 1V range bypasses the 1kV Range current sensing resistors R107 and R108, via contacts 7/10 of the unenergized relay RL13. It then passes directly via TP8, 1A fuse F6, and RL15 contacts (if output is set ON); to the PHI(V) line at J5-19.

When in Remote Sense, the power return line PLO(ACV) is linked from J5-29, via 1A fuses F4 and F3, RL14 and RL15 contacts to become PLO(V) at J5-23.

(For DC voltage outputs, the four ACV lines at J5-25/26/29/30 are disconnected by the Range relays and the ACV relay RL10 in the AC assembly).

Output On/Off:	7.3.6.2
Remote Sense:	7.3.6.3
Remote Guard:	7.3.6.4
Overvoltage Detection:	7.3.7.2
Output to Terminals:	7.3.8

9.4.3 AC 1V LOOP - OUTPUT SENSING

The SHI(V) and SLO(V) lines are routed from the Hi and Lo terminals on the front panel exactly as for DC 1V Range outputs.

9.4.3.1 DC Assembly

(Circuit diagram 430536 Page 11.5-2)

In normal 4-wire operation (Remote Sense selected) with OUTPUT 'ON' on the AC 1V Range, relays RL14 and 15 are energized; RL10 and 11 are un-energized.

SHI(V) enters from the Mother assembly at J5-20, passing directly through RL15 contacts, TP9 and R98, to J5-26 as SHI(ACV).

SLO(V) travels via RL15 contacts and TP10 to J5-30 as SLO(ACV).

With Remote Sense not selected, relay RL14 is unenergized: RL14-9/8 short SHI(V) to the power Hi output PHI(V). RL14-2/3 short SLO(V) to the power Lo output PLO(V).

SHI(ACV) and SLO(ACV) are routed from J5-26 and J5-30 via the Mother assembly to the AC assembly.

The processing and routing back to the DC assembly is described in Section 7, sub-sections 7.3.9.1 to 7.3.9.3.

9.4.3.2 AC Assembly (Circuit diagram 430844 Page 11.7-1)

SLO(ACV) passes via the energized contact of the AC Voltage selector relay RL10, to be referred to the Sine/Quasi-Sine comparator transfer switch common 'SIG LO'.

With the 1V Range selected, relay RL19 ($\overline{1kV}$) contacts are closed, so SHI(ACV) appears at RL19-11 as 'SENSE Hi'. (Refer to the circuit diagram on *page 11.7-2.*)

With the 1V Range selected, relay RL8 (1V) is energized, thus SENSE Hi is applied to the non-inverting input of the Sense Amplifier via R126. RL14 is un-energized as shown, so the inverting input via R115 is referred to SIG LO.

RL3 $(\overline{100V+1kV})$ is energized, connecting the Sense Amplifier output to the Sine/Quasi-Sine comparator transfer switch M16-11 (page 11.7-3). The amplifier is described in sub-section 9.4.4.

9.4.4 AC 1V SENSE AMPLIFIER (Circuit Diagram 430844 page 11.7-2)

The same amplifier is used on the 10V, 1V, 100mV, 10mV and 1mV AC Ranges. Its main purpose is to buffer the sense voltage, providing a high impedance input, low DC offset and flat frequency response.

On the AC 1V and millivolt ranges it is connected as a voltagefollower, sensing always being carried out at the 1V level. The 1V Range sense signal originates at the load in remote sense, or in the DC assembly in local sense. For the millivolt ranges the 'AC 1V' drive signal to the millivolt attenuators is sensed directly (see sub-section 9.4.5).

On the AC 10V range an inverting configuration is employed. The circuit divides by 10, scaling the sense signal down to 1V range levels, for input to the Sine/Quasi-Sine comparator.

Separate arrangements are made for attenuation and scaling on the 100V and 1kV AC ranges. These are described in *Section 9.6*.

9.4.4.1 General Arrangement

A discrete amplifier is used to provide the required slew rate up to 1MHz, all time constants being set well above 1MHz, with the first pole above 5MHz. It is configured into its follower circuit by relay switching.

Relays RL8, RL12 and RL3 are all energized on the 1V range. Relays RL11, RL13, RL14, RL15 and RL16 remain un-energized as shown in the diagram.

Dual JFET Q41 is a unity gain buffer in totem pole configuration. It drives the input protection diodes D37-D40, D44-D47; the screen on Q40 inverting input; and the bootstrap buffer Q46. The total input capacitance is thus reduced to 1-1.5pF.

The differential input amplifier, dual FET Q40, has low input capacitance and low input current. Q36 provides constant-current drive to Q40 and the bootstrapped followers Q38/Q39. R107 permits initial DC input-offset cancellation. The stage gain is low.

Emitter-followers Q34 and Q35 buffer the high-impedance low-gain FET stage, driving a differential signal into the high gain voltage amplifier Q29/Q30. This arrangement has the advantage of placing all the gain in one stage. The single-ended drive to Q31 output stage is taken from Q30 collector.

Q24 and Q25 form a current mirror to equallize the collector currents of Q29 and Q30, preventing signal injection into the sense amplifier power rails.

L6 and L7 isolate the amplifier power rails from the 15V supply at HF. C50 is the main frequency-response compensation capacitor, providing smooth roll-off, with unity gain at around 5MHz.

On the 1V Range, the output from Q31 is returned at low impedance, as 100% negative feedback to the amplifier input, via the closed contacts of RL12-8/14.

9.4.5 MILLIVOLT LOOP

(Circuit Diagram 430844 pages 11.7-1 and 11.7-2)

The basic 1V loop is extended by inserting a switched, passive, attenuator network. The switching circuit connects the selected millivolt output via RL4-13/9 and RL19-11/8 directly to the SHI(ACV) line, not 'PHI'. Thus only the two front panel Sense Hi and Lo terminals are used to connect to the load.

The software forces Remote Sense OFF in the millivolt ranges. Except for a series resistor (R154) on the 1mV range, the AC 1V signal is connected directly to the input of the Sense Amplifier via

9.4.5.1 Millivolt Attenuators (Fig. 9.8)

The AC 1V signal is diverted from its 1V range route by contacts 13/11 of un-energized relay RL7, and applied to the attenuator network.

The fixed chain (formed by R120 in series with the parallel combination of R112B and R110) is permanently connected between RL7-11 and the Common-2 star-point. Three levels of attenuation are achieved by switching R112A and R118. Relay RL5 is energized for the 10mV range only, RL6 for the 100mV range.

RL11-4/5 at RL8-13. The amplifier circuit remains permanently in its non-inverting configuration for all three millivolt ranges, so local sensing is carried out at 1V range levels.

Thus the output value at the terminals depends on both the calibrated value of the AC 1V signal and the division ratio of the attenuator. In addition to the 1V range calibration, each millivolt range is also 'Autocalibrated' separately (*refer to Section 1*).

On the 1mV range, the series resistor R154 is connected between RL7-11 and the Sense Amplifier input via RL11-5, but it is shorted on the 10mV and 100mV ranges by the closed contacts of RL5 and RL6 respectively.

Relay RL4 is energized on all millivolt ranges. The attenuator output is passed out via RL4-8/9 and RL19-11/8 to the SHI(ACV) line. C89 defines the specified bandwidth, filtering noise at HF.

The three arrangements are shown in Fig. 9.8.



9-10

9.4.6 10V LOOP

(Circuit Diagrams: 430446 page 11.6-3, 430618 page 11.9-1/2 and 430844 page 11.7-1)

As noted in *sub-section 9.4.1*, the 1V Buffer is part of the power delivery system for all ranges. On the 10V range its output (AC 1V) passes via J6-41 from the Sine-Source assembly and into the Power Amplifier assembly (PA) at J9-36 (*page 11.9-2*).

The AC1V signal is amplified by a factor of 10 in the inverting 10V Power Amplifier, whose output is placed on the 'AC 10V+100V' line. This 10V range signal returns to the AC assembly at relay contacts RL17-13/4. It passes through RL19-2/5 to the PHI(ACV) line at J7-27.

9.4.7 10V POWER AMPLIFIER (Circuit Diagram 430618 page 11.9-2)

The AC 1V signal enters the PA assembly at J9-36, passing to the input of the 10V Amplifier via relays RL4-9/13 and RL3-9/13. It is referred to Common-2B by developing a voltage across R124.

9.4.7.1 DC Path

The DC path is blocked by C56; M17 is the DC input amplifier, connected as an integrator with diode clamping. M19 operates as an inverter in open loop, so applies high DC gain to the output from M17 on M19-2.

The output from M19 drives both halves of the symmetrical, inverting, discrete power amplifier through current-limiters Q21 and Q24, and is buffered by emitter-followers Q22 and Q23. Commonemitters Q27 and Q29 form a voltage amplifier, driving the complementary output stage Q32 and Q33. Input and feedback resistors R119 and R120 set the gain of the discrete stages to approximately 4.5.

The forward amplification contains three inversions, DC negative feedback being applied to M17 inverting input by R122, defining an overall gain of 10 in conjunction with input resistor R123.

The DC path senses and corrects the DC offsets throughout the whole AC amplifier, referring the output to Common-2A at M17-3.

9.4.7.2 AC Path

The AC path is blocked by the integrator M17, but is applied to the non-inverting input of M19 through the coupling capacitor C56. M19 operates in open loop, applying its output to the discrete power amplifier (*see 9.4.7.1 above*).

The amplifier AC gain is also set to 10 by R122 and R123, the circuit time constants being selected to allow overall instrument output operation over the full frequency range of 10Hz to 1MHz.

9.4.7.3 Power Supplies

M17 and M19 are supplied from $\pm 15V$ common-2A rails, but the discrete amplifier receives power from the $\pm 38V$ supply.

The 10V range outputs then follow the same route (to and from the output terminals) as the 1V signals. Whether in Remote Sense or not, the sensed voltages return via the SHI(ACV) line to the same Sense Amplifier used for 1V range signals.

With 10V range selected, the sense amplifier has an inverting gain of 0.1, returning the signal to the 1V Range levels required by the Sine/Quasi-Sine comparator.

The amplifier has already been described for the DC 10V Range; in this text, the effects on the 10V AC Range of its separate DC and AC paths are considered below.

9.4.7.4 Overload Detection

The $\overline{10V \text{ FLAG}}$ line, connected to TP12, is pulled up to 0V (inguard logic-1) in the Reference Divider assembly (page 11.4.4) by AN2-9/1 (1M Ω). The Error OL message results from this line being driven to logic- \emptyset .

RL8 is energized for the AC 10V Range, so overload detector Q31 reaches Vbe threshold on output current peaks, when the RMS value in R139/R172 and R141 exceeds approximately 80mA. Similarly, Q34 detects peak currents in R147 and R149/R173. In either case, Q34 conducts, pulling TP12 down to -15.7V. The 10V FLAG line is driven to logic-Ø, so the status message is returned to the CPU via the SSDA serial interface, and the Error OL message is displayed.

This does not preclude further increase in output current, but the accuracy specification is not guaranteed.

9.4.7.5 Overload Limiting

If the RMS output current increases to approximately 100mA, the peaks of current cause the V_{be} threshold of Q28 or Q30 to be exceeded, shunting the base current of the corresponding voltage amplifier. This hard-limits the output drive to the final stage.

9.4.7.6 Output Protection

The output current passes through the combination of R144 and L8. At low frequencies the inductor provides a low output impedance, whereas at high frequencies the resistor stabilizes the amplifier when driving capacitive loads.

9.4.8 10V SENSE AMPLIFIER (Circuit Diagram 430844 page 11.7-2)

9.4.8.1 General

A common sense amplifier is used for the 10V, 1V, 100mV, 10mV and 1mV Ranges. Its main purpose is to buffer the sense voltage, providing a high impedance input, low DC offset and flat frequency response.

The operation of the Sense Amplifier for the AC 1V and millivolt ranges, is described in *para 9.4.4.1*. For these ranges it is connected as a voltage-follower.

The AC millivolt ranges' outputs are simply the AC 1V range after passive attenuation; these levels are not sensed directly. The AC 1V signal is sensed before attenuation.

On the 10V range an inverting configuration is employed. The circuit divides by 10, scaling the sense signal down to 1V range levels, for input to the Sine/Quasi-Sine comparator.

Separate arrangements are made for attenuation and scaling on the 100V and 1kV ranges. These are described in *sub-section 9.6*.

9.4.8.2 10V Range Configuration

On the 10V Range, relays RL14 and RL3 are both energized. Relays RL8, RL11, RL12, RL13, RL15 and RL16 remain un-energized as shown in the diagram.

The 'SENSE HI' signal is routed to the inverting input of the amplifier through the closed contacts of RL14 and resistor R115. With relays RL8 and RL11 not energized, the non-inverting input is referred to SIG LO.

The output from Q31 is returned via R121 as negative feedback to the amplifier input, the contacts of RL12-8/14 being open.

Thus the circuit is configured as an inverting amplifier, resistors R115 and R121 scaling the sense signal down by a factor of 10. Extensive screening is employed at the amplifier's virtual ground, bootstrapped by buffers Q46 and Q41 to follow the virtual-common potential. This reduces the input capacitance, which is further compensated by feedback capacitor C60.

9.5 AC HIGH VOLTAGE LOOPS

The instrument includes two high voltage AC ranges. The 100V ranges extends from 9V to 200V full scale, the 1000V range from 90V to 1100V full scale.

9.5.1 AC HIGH VOLTAGE DELIVERY

Both ranges employ the same precision sinewave oscillator and VCA arrangement used for the 1V AC Range, but the techniques necessary to generate high voltages differ from those in the low voltage loops:

On the 100V range, the AC 1V signal is switched directly into the 100V Amplifier, where it is scaled up by a factor of 100, the amplifier output being delivered via the 'AC 10V+100V' line to the PHI(ACV) line on the AC assembly.

For the 1000V range the DC Reference is scaled in software, so that the AC 1V signal Full Scale value represents 1100V output. The signal is routed through extra stages of amplification before being applied to the 100V Amplifier, whose output now drives one of two 1:6 step-up transformers (LF or HF). The power-amplifier gain on the 1000V range is controlled by feedback from the transformer secondary, into the input of the 1000V Error Amplifier. The 'AC 1kV' line transfers the transformer output to the AC assembly, where it is switched onto the PHI(ACV) line. Circuit Diagrams 430844 page 11.7-1 and 430618 page 11.9-1 together illustrate the high voltage AC circuit arrangement and indicate signal flow. The details of the 100V and 1000V ranges are described in sub-sections 9.6 and 9.7.

9.5.2 AC HIGH VOLTAGE SENSING

Guarded high-voltage precision attenuators reduce the AC sense voltage from the Hi and Lo terminals to 1V Range levels. The attenuated voltage is compared with the quasi-sinewave voltage, their mean-square difference being used as an error signal to correct the range output level by controlling the gain of the VCA.

9.6.1 INTRODUCTION

(Circuit Diagram 430618 page 11.9-1)

The AC 1V signal, generated by the 1V Buffer in the Sine-Source assembly, enters the Power Amplifier as for the 10V range; but the 10V Amplifier is bypassed for the high voltage ranges.

On the 100V range, the signal is switched directly into the 100V Amplifier, where it is scaled up by a factor of 100, the amplifier output being delivered via the 'AC 10V+100V' line to the PHI(ACV) line on the AC assembly. Thereafter the output is transferred to the instrument terminals as for the 10V range.

9.6.2 AC 100V RANGE POWER ROUTING (Circuit Diagrams: 430618 pages 11.9-2 and 11.9-3; 430844 page 11.7-1)

'AC 1V' enters the Power Amplifier assembly at J9-36 (*page 11.9-2*). Relay RL3 is un-energized, shorting the 10V Amplifier input; and RL4 is energized, routing the AC 1V signal to the 100V Amplifier as '100V I/P' (*page 11.9-3*).

Relay contacts RL2-8/4 apply the signal to the Gain Stage, which provides drive to the power amplifiers in the positive and negative heat sinks, via J3-12 and J3-11. The single-ended output from the heatsinks at J3-9 passes via R89, L7 and relay RL2-13/9, to RL3-6 (*page 11.9-2*), and onto the 'AC 10V+100V' line via RL4-4/8.

On the AC assembly (page 11.7-1), the signal is routed to the PHI(ACV) line as for the 10V range.

9.6.3 100V AMPLIFIER

The AC 1V signal enters the PA assembly at J9-36, passing to the input of the 100V Power Amplifier via closed relays RL4-9/13 and RL2-8/4. It is referred to Common-2B by developing a voltage across R72.

The 100V Amplifier is described in *Section 7.8*, which deals with the 100V DC outputs.

The description is sub-divided as follows:

7.8.3	100V Amplifier Introduction
7.8.3.1	Input to Gain and Driver Stages
7.8.3.2	DC Offset Correction
7.8.3.3	Signal Processing
7.8.3.4	Driver Regulator
7.8.3.5	Driver Output
7.8.4	100V Power Amplifier
7.8.4.1	Positive Heatsink Assembly
7.8.4.2	Negative Heatsink Assembly
7.8.4.3	Over-Temperature Detection
7.8.4.4	100V Output Connection
7.8.4.5	Heatsink Removal

9.6.4 POWER SUPPLIES AND PROTECTION

The power supplies and protection for the 100V Amplifier are also described in *Section 7.8*.

The description is sub-divided as follows:

7.8.5	Power Supplies and Protection Introduction	7.8.6	PA Power Supply Monitors
7.8.5.1	38V Supply	7.8.6.1	Comparator Supply Protection
	(The 38V supply circuit is also described	7.8.6.2	15V Monitor
	in Section 6.7, para 6.7.3.4.)	7.8.6.3	38V Monitor
7.8.5.2	400V Transformation and Rectification	7.8.6.4	400V Monitor
7.8.5.3	400V Current Control		
7.8.5.4	100V Current Sense and 1kV Overvolts Detector		
	(This detector circuitry is used only for AC High		
	Voltage ranges, and is therefore described in		
	sub-sections 9.6.4.1 and 9.7.6.1 below).		

9.6.4.1 100V Current Sense

(Circuit Diagram 430618 Page 11.9-6)

The 400V(2)B lines enter the Power Amplifier assembly from the PS/I Heatsink at J1-8/6 and are filtered by L1 and L2 before being applied across two neon lamps LP1 and LP3. These lamps are visible from the top and rear of the instrument when the PA board is exposed, indicating that a dangerous voltage is present.

The 400V(2)B lines continue on to power the driver stage of the 100V amplifier, where the voltage is regulated as described in *para* 7.8.3.4.

The 400V(2)C lines supply the power amplifier in the Positive and Negative Heatsinks. On the 100V range, the current in each of these lines is used as an analog of the load placed on the amplifier. (On the 1000V range, any overload is sensed by a series detector in the DC assembly.)

The ' $\overline{100VAC}$ ' line is set to logic-1 (0V) only when the 100V range is selected. Driver Q7 pinches off the FET switch Q6, removing the short from R37, thus allowing the overload detector to operate. In normal use, links LKB and LKC are not connected. Their test purpose is to allow the current mirrors Q1 and Q3 to be powered without the level-shifters Q2 and Q4.

Most of the positive output current for the heatsinks passes through the series combination of R34 and D27, the negative currents through R9 and D4. As the both positive and negative circuits are symmetrical, only the positive circuit is described. Current mirror Q3 diverts approx. 1.8% of the positive supply current into the level-shifter Q4, R36 and into the common reistor R37. Similarly Q1 draws current out of R37. Under no terminal load conditions these two currents are balanced, even if the output voltage is high.

Any AC output load current from the power amplifier is reflected by ripple currents in both positive and negative supplies. The net instantaneous current flowing in R37 alternates in synchronism with the output cycles, its amplitude increasing as the load current increases. So the amplitude of the alternating voltage across R37 is an analog of the output load current, and can be compared against a scaled reference voltage.

A window comparator is formed from the two halves of M2 and the voltage across R37 is applied to both halves. The outputs at M2-12 and M2-7 are uncommitted. Each half is biassed by 2.45V in the correct polarity, provided by the reference zeners D9 and D17 in the 400V Monitor circuit. Unless any voltage peak across R37 exceeds this level, both M2 outputs will be pulled to 0V by R20. The '100V FLAG' line (TP2) therefore remains at logic-1.

Any peak greater than 2.45V overcomes the bias on one half, causing its output to fall to -15V, resulting in the 100V FLAG line being pulled to logic- \emptyset . This signal then sets the limit detector latch M5a (page 11.9-5), as described in para 7.12.7.1.

9.7 AC 1000V RANGE

9.7.1 INTRODUCTION

(Circuit Diagram 430618 page 11.9-1)

The AC 1V signal, generated by the 1V Buffer in the Sine-Source assembly, enters the Power Amplifier as for the 10V range; but the 10V Amplifier is bypassed for the high voltage ranges.

On the 1000V range, the signal is switched via the 1kV x2 Amplifier and 1kV Error Amplifier, before being applied to the 100V Amplifier. The 100V Amplifier output is stepped up to 1000V Range levels by one of two (LF or HF) transformers, whose secondary voltage is delivered via the 'AC 1kV' line to the PHI(ACV) line on the AC assembly. Thereafter the output is transferred to the instrument terminals as for the 10V range.

9.7.2 1000V RANGE POWER ROUTING (Circuit Diagrams: 430618 pages 11.9-2 and 11.9-3; 430844 page 11.7-1; 430537 page 11.14-1)

'AC 1V' enters the Power Amplifier assembly at J9-36 (*page 11.9-2*). Relay RL3 is un-energized, shorting the 10V Amplifier input; and RL1 is energized, routing the AC 1V signal to the 1000V Amplifier chain.

Energized relay contacts RL1-8/4 apply the signal to the Gain x2 Stage, whose output is summed with error feedback, providing drive to the 1kV Error Amplifier.

The 1kV Error Amplifier output is passed as '1kV ERROR O/P' via relay RL1-9/13 to the 100V Amplifier (*page 11.9-3*). It is input through the contacts of un-energized relay RL2-6/4.

The output from the heatsink at J3-9 is transferred directly, as the 'OUTPUT' signal, to the '1kV ENABLE' relay contacts RL6-8 and RL6-9 (*page 11.9-2*). Relay RL7 determines whether the LF or HF transformer assembly is to be used, the OUTPUT signal being applied to the appropriate primary winding.

The secondaries of both transformers are connected into the High Voltage assembly (*page 11.14-1*). Relay RL2 or RL3 selects the appropriate output to be passed on to the AC assembly, via J1-28 and J1-22, as the AC 1kV signal.

The AC 1kV signal is also applied as the negative 'Error' feedback to the 1000V amplifier system. It passes through R138 and R155 on the PA assembly (*pages 11.9-1 and 11.9-2*), to be summed at the inverting input of M18a-2. A single net inversion is present around this loop.

On the AC assembly (*page 11.7-1*), the AC 1kV signal is routed by the contacts of energized relay RL20, and through fuse F2 to the PHI(ACV) line at J7-27.

9.7.3 1kV POWER AMPLIFIER (Circuit Diagram 430618 page 11.9-1)

Amplification to a maximum of 1100V is in four stages:

- 1. Gain x2 Stage: the AC 1V signal is HF-boosted and amplified. For the 1000V range the DC Reference is scaled in software, so that the AC 1V signal Full Scale value represents 1100V output.
- 2. 1kV Error Amplifier: the Gain x2 Stage output is summed with error feedback from the secondary of the step-up transformer.
- 3. 100V Amplifier: possessing a gain of 100, the output from its heatsinks drives one of two (LF or HF) step-up transformers.
- 4. Step-up Transformer: a ratio of 1:6.6 (LF) or 1:6.17 (HF) allows sufficient gain in the system to provide a maximum RMS output of 1100V.

The frequency response of the amplifier is matched to the step-up transformer in use. The 'LF' signal into the amplifier is at logic-1 (0V) only when the 1kV range, and either the 100Hz or the 1kHz frequency range, is selected.

9.7.3.1 Gain x2 Stage

(Circuit Diagram 430618 page 11.9-2)

The AC1V signal is routed via relay RL1-8/4 to be developed across resistor R160. It is filtered by R162/C30 and applied to the non-inverting input of M15.

The feedback divider generates the x2 gain in M15; R159 and C67 providing HF lift to compensate the step-up transformer responses. FET Q35 adds C68 on the 100Hz and 1kHz frequency ranges, activated by the LF signal at logic-1, to boost the lift.

Output from the x2 stage is applied to the 1kV Error Amplifier via its input resistors R156/R95.

9.7.3.2 1kV Error Amplifier

The input resistance to M18a is split between R156 and R95 to allow the saturation detector to reduce the gain in the event of transformer saturation.

At the inverting input of M18a the signal input is summed with the AC 1kV negative feedback signal, output from the selected transformer secondary. The resulting error signal is amplified by the two stages of M18.

On the 100kHz frequency range, the maximum voltage available from the instrument is 750V. A tapping on the HF step-up transformer secondary reduces the maximum output to this level. The signal '1kV GAIN' is therefore set to logic-Ø only on the 100kHz range, cutting off FET Q19 and restoring adequate loop gain.

The second stage, M18b, adjusts the bandpass of the amplifier to match the selected step-up transformer:

100Hz and 1kHz ranges:

Q26 connects C58 and R126 across the input resistor R97; relay RL5 shorts R48, connecting C34 and R93 directly across the feedback resistor R92, also shorting C38 in the output line.

10kHz and 100kHz ranges:

Q26 connects C57 and R125 across the input resistor R97; relay RL5 shorts R47, connecting C33 and R94 directly across the feedback resistor R92, and leaves C38 dominant in the output line.

These measures give the necessary loop compensation for each transformer.

When the 1000V range is selected the amplifier output is fed to the 100V Amplifier via RL1-9/13 as the '1kV ERROR O/P' signal.

9.7.4 100V AMPLIFIER

This operates as for the 100V range, but its output signal 'OUTPUT' is fed directly to relay RL6 contacts for application to the step-up transformer.

The 100V Amplifier is described in *Section 7.8*, which deals with the 100V DC outputs.

The description is sub-divided as follows:

7.8.3	100V Amplifier Introduction
7.8.3.1	Input to Gain and Driver Stages
7.8.3.2	DC Offset Correction
7.8.3.3	Signal Processing
7.8.3.4	Driver Regulator
7.8.3.5	Driver Output
7.8.4	100V Power Amplifier
7.8.4.1	Positive Heatsink Assembly
7.8.4.2	Negative Heatsink Assembly
7.8.4.3	Over-Temperature Detection
7.8.4.4	100V Output Connection
7.8.4.5	Heatsink Removal

9.7.5 STEP-UP TRANSFORMER CIRCUITRY

9.7.5.1 '1kV ENABLE' Relay RL6

Relay RL6 allows the OUTPUT signal from the 100V Amplifier to energize a step-up transformer, providing the following conditions are met:

The $\overline{1kV}$ signal is at logic- \emptyset :

This is a processor-controlled signal, set to logic- \emptyset when the instrument AC output is switched on, in the 1000V range.

The watchdog has not 'Barked'.

On the PA assembly, the '1kV ENABLE' switch S1 is set to 'ENABLE'.

S1 is situated below the left-hand ejector lever (viewed from the front of the instrument), facing the rear of the instrument. It allows the high voltage to be switched off for servicing purposes. A red LED glows when all other conditions are met.

When RL6 is closed, the OUTPUT signal from the 100V Amplifier is switched through to the contacts of RL7.

9.7.5.2 LF/HF Transformer Selection

Relay RL7 is activated by the 'LF' signal, applying the 100V amplifier output to the HF step-up transformer for the 10kHz and 100kHz frequency ranges, and to the LF transformer for the 100Hz and 1kHz ranges.

The two transformers are separately located, their secondaries being connected into the High Voltage assembly. The HF transformer is selected when RL7 is un-energized, its primary being returned to Common-2C. RL7 is energized to select the LF transformer, whose primary current is sensed by the Saturation Detector.

9.7.5.3 Saturation Detector

To obtain the required performance, the LF transformer core is constructed from a material with high remanence. It is possible for the 1kV range to be deselected when the core is magnetized, and subsequently reselected in the same sense, with resultant saturation.

The Saturation Detector circuit is activated by sensing any excess primary current in R114, associated with the loss of reactance. It progressively removes the signal input to M18b during half cycles of the appropriate sense until the core recovers, then automatically returns to its quiescent mode.

The dual amplifier M20 is biassed by R115-R118 to approximately 1V on each input. Under normal operating conditions, the unsaturated core reactance holds R114 current down, so the voltage developed across R114 is insufficient to overcome the bias. The output from both amplifiers is of negative polarity, both diodes D58 and D59 are reverse-biassed, and FET Q18 is cut off by its gate being pulled down to -15V.

When the core saturates, the current in R114 rises rapidly and its voltage exceeds the bias on one of the detector amplifiers. One diode conducts, forcing Q18 into conduction; so the signal feed to M18a is shorted, the current in the transformer core is reduced to zero, and Q18 is cut off again.

On the next half-cycle the current is reversed, so saturation is reduced. If the core saturates on successive half-cycles, they again activate the detector with further reduction. The process continues until the core remains unsaturated over the full dynamic range of the primary current, when the detector becomes inactive.

9.7.6 POWER SUPPLIES AND PROTECTION

The power supplies and protection for the 100V Amplifier are described in Section 7.8.

The description is sub-divided as follows:

- 7.8.5 Power Supplies and Protection Introduction
- 7.8.5.1 38V Supply (The 38V supply circuit is more fully described in Section 6.7, para 6.7.3.4.)
- 7.8.5.2 400V Transformation and Rectification
- 7.8.5.3 400V Current Control
- 7.8.5.4 100V Current Sense and 1kV Overvolts Detector (This detector circuitry is used only for AC High Voltage ranges, and is therefore described in sub-sections 9.6.4.1, and 9.7.6.1 below).
- 7.8.6 PA Power Supply Monitors
- 7.8.6.1 Comparator Supply Protection
- 7.8.6.2 15V Monitor
- 7.8.6.3 38V Monitor
- 7.8.6.4 400V Monitor

9.7.6.1 AC 1kV Overvoltage Detector (Circuit diagram 430618 Page 11.9-6)

On the 1000V Range the primary voltage of the step-up transformer in use is fed as 'AC OVERVOLTAGE DRIVE' from RL6-4/13 (page 11.9-2), via R176 and a screened lead, to the M2 comparator input (page 11.9.6). (The operation of the comparator is described for the 100V Current Sense application in Section 9.6, para 9.6.4.) On the 1000V Range the 100V overcurrent sense resistor R37 is shorted by Q6, whose gate is driven by $\overline{100V \text{ AC}}$ at logic-1.

The HF (1:6.17) step-up transformer primary voltage is divided by R176 and R180 (ie by 1/116), but for the LF (1:6.6) transformer R181 shunts R180 (increasing the division ratio to 1/124.5), activated by the \overline{LF} signal and Q43. The result is that overvoltage is detected on the HF transformer primary at approx. 305V, but on the LF transformer primary at approx. 285V. Taking the step-up ratios into account, the 1kV Overvolts Detector trips at LF or HF for the same secondary voltage: approx. 1880V peak, 1330V RMS. This in turn activates the 100V FLAG signal as on the 100V Range.

9.7.6.2 AC 1kV Overcurrent Detector (Circuit Diagram 430536 Page 11.5-2)

For the AC 1000V range, so as to protect the step-up transformers, overloads are detected directly in the output lines to the terminals. For this range only, resistance is inserted in the PHI(ACV) line in the DC assembly. The voltage across the resistance is rectified and compared against a reference. If the voltage is excessive, the comparator generates a LIM DET signal. At higher frequencies, where the internal and external connections to the load will draw extra capacitive current, part of the resistance is short circuited.

The 'AC 1kV RANGE' signal enters at J5-102 (page 11.5-3). This is at logic-1 to energize relay RL13, only if the 1000V range is selected. RL13 removes the short from R107 and R108.

The 'HIGH I LIMIT' signal enters at J5-98 (also on page 115-3). When the 1000V range is selected, this is at logic-1 only for the 10kHz and 100kHz frequency ranges. It energizes relay RL12, shorting R108, so that higher currents are required to trip the LIM DET signal. As frequency increases, so do the currents taken by the capacitance of the internal tracking and wiring; R107 is compensated by C45 and C49 to bypass this extra capacitive loading.

A diode-bridge rectifies the voltage developed across the selected resistor(s). The voltage is limited to 10V by D31, and resistor R84 sets the trip current level for the opto-isolator M19.

The isolator operates from the 5 volts between -10V and -15V. In normal operation M19 output at M19-6 is open-collector so Q4 does not conduct. When the output current is sufficient to trip M19, Q4 emitter is pulled low and so Q4 conducts, its collector current being drawn through R79.

M18 is a switch which under no-overload conditions is biassed by R79 to +15V; and with its output at -15V, its non-inverting input is set to approx. -2V. When Q4 conducts, its collector is pulled down close to the -15V rail voltage. This is applied to the inverting input of M18, whose output reverses to +15V providing a positive trigger edge to M12-4.

For AC outputs the $\overline{\text{DC FNCT}}$ signal is inactive at logic-1, M12-3 at logic-1 removes the reset which is present for all DC voltage ranges. Monostable M12 is set to produce a logic-Ø at its Q output (M12-6) unless its A input at M12-4 is edge-triggered positively. In normal conditions no trigger is given, so M12-6 remains at logic-Ø, D10 is unbiassed and the LIM DET line remains at the logic-Ø level of -15V.

When M18 output reverses to +15V, M12-6 produces a logic-1 (0V) pulse of 1ms duration, which forward-biasses D10, so the LIM DET line transmits a logic-1 pulse of 1ms duration. Successive positive or negative peaks of overcurrent retrigger the monostable, maintaining its Q output (and thus the LIM DET signal) at logic-1.

9.8 AC HIGH VOLTAGE SENSING

(Circuit Diagram 430844 Pages 11.7-1 and 11.7-2)

The SHI(ACV) signal, returned from the terminals via the Current and Output Control assemblies, enters the AC assembly as for the 10V range; but the 1V/10V Sense Amplifier is bypassed for the high voltage ranges.

On these ranges, the signal is switched into one of two guarded attenuators, both housed in the Attenuator/Cage assembly plugged directly into the AC assembly. Each attenuator is a separate resistor chain which acts as the input resistor to the inverting amplifier M32. The output of the amplifier is passed to the Comparator transfer switch.

9.8.1 100V SENSE AMPLIFIER

The SHI(ACV) signal passes through the contacts of energized relays RL19 and RL15, and is applied via the four pins of J1 into the 100V attenuator chain. The attenuator consists of four $25k\Omega$ 0.1% resistors in series. To eliminate leakage, each junction between the resistors is guarded, the guards being taken to equivalent voltage points on a chain of four capacitors, C64 to C67. The capacitive chain is also driven from the sense signal. The attenuator acts as the input resistor for the 100V/1000V Sense Amplifier M32.

Relay RL13 is un-energized on this range, so R124 acts alone as the feedback resistor, producing an amplifier gain of 1/100. The sense signals are thus reduced to 1V range levels. The amplifier output is routed through the contacts of un-energized relay RL3 as the comparator 'SIG' input, to transfer switch M16-11 (*page 11.7-3*).

9.8.2 1000V SENSE AMPLIFIER

The SHI(ACV) signal is blocked by the contacts of un-energized relay RL15, but RL16 is energized, applying SHI(ACV) as the '1kV SENSE' signal via link LK1 into the 1000V attenuator chain. The chain has ten $50k\Omega$ 1% resistors in series, which combine to form the input resistance for M32. The guards are taken to equivalent voltage points on a chain of eight capacitors, C70 to C77, again driven from the sense signal.

Relay RL13 is energized on the 1000V range, so R123 and R124 act in parallel as the feedback resistance, giving a gain of 1/550. The sense signals are thus reduced to 1V range levels (the 1000V range FS voltage is 1100V; the equivalent 1V range FS voltage is 2V). The amplifier output passes to the transfer switch as on the 100V range.

9.9 SINE/QUASI-SINE RMS COMPARATOR



9.9.1 PURPOSE AND ENVIRONMENT (Fig. 9.9)

The VCA acts as the control element of the Fine Amplitude Control Loop, having variable gain which is adjusted to change the output value.

The main purpose of the comparator, in conjunction with the coarse amplitude control, is to cause the output RMS value to track the value set on the front panel OUTPUT display. It generates a DC error voltage which adjusts the VCA gain.

Because it is part of the fine amplitude control loop, the comparator also corrects output RMS changes due to loading and other disturbances, within the instrument specification.

The Comparator receives two analog inputs:

- a. The reference quasi-sinewave whose RMS value is set by the value on the OUTPUT Display, and is also modified by stored calibration data (*sub-section 6.6*), and
- b. The sensed and conditioned output sinewave, which is compared against the reference quasi-sinewave (*sub-sections 9.4 and 9.5*).

The Comparator output is the DC error voltage resulting from the difference between the mean-square values of the two inputs. As the VCA gain (and hence the output RMS level) is adjusted, the RMS value of the comparator's sense input approaches that of the reference, and the error voltage is driven towards zero. The output value stabilizes when the RMS values of the two inputs are equal.

The buffered DC error signal output from the comparator is adjusted in approx. 1000ppm FS steps by the action of the Coarse Amplitude DAC, to give a virtually constant loop gain. The effects are described in *sub-section 9.3*.

9.9.2 IMPLEMENTATION

Both inputs are scaled to 1V Range levels and compared in an Integration/Sample-and-Hold system. They are sequentially steered through a common squaring circuit into separate 'REF' (Reference²) and 'SIG' (Reference² minus Sense²) averaging integrators.

A capacitor and voltage follower samples and holds the settled REF integrator voltage. It generates a DC 'REF²' signal which is subtracted from the AC 'SIG²' signal. The result is applied to the SIG integrator, then another sample-and-hold circuit generates the 'AC ERROR' signal from the integrator's output.

'AC ERROR' is thus a DC analog of the difference between the 'mean-square' values of the two inputs. It is buffered and applied to the VCA via the Error Amplifier.



	COMPARATOR CYCLING PERIODS									
'X' indicates that switch is closed.	C 1	C 2	C 3	C 4	C 5	C 6	C 7	С 8	С 9	ပစ
States	REFERENCE PATTERN SENSE (SIG) PATTERN				RN					
(a) Squarer input	🗣 qi	uasi-si	ne 🕳	zer	0	-	sine		zei	o
(b) REF SWITCH	х	x	х							
(c) REF INTEGRATE	x	x	x	×		l				
(d) REF SAMPLE					×	i				
(e) SIG SWITCH					İ	×	×	х		
(f) SIG INTEGRATE					i	x	х	x	х	
(g) SIG SAMPLE										×
(h) DC SUBTRACT	x	x	×		İ	x	х	х		
(j) DC SUBTRACT				×	x				х	×
(k) SAMPLE					x					×
ما RMS (1)		COMM	NON-2	2C		{	SIG LC)		2C



9.9.3 METHOD OF COMPARISON (Figs. 9.10 and 9.11)

The comparator is based on a ten-state recycling sequence of squaring, integration, sampling and subtraction. Operation and accuracy rely heavily on synchronization between sine and quasi-sine.

At relevant points in the following description, reference is made to a specific output frequency of 500Hz (1kHz Range), as an example to clarify the following points:

- a. As the output sinewave frequency is varied, the quasi-sinewave tracks an exact sub-multiple of its frequency; except on the 100Hz Range, where both are at the same frequency. In our example at 500Hz, the quasi-sinewave has half the output frequency. The various relationships between output and quasi-sinewave frequencies for different frequency ranges are detailed in *Section 8, Table 8.3.*
- b. The duration of each comparison cycle is always equal to ten quasi-sinewave periods (here 40ms), and each of the 'C' periods persists for one quasi-sinewave period (for 500Hz output 4ms). This effect can be observed using an oscilloscope, say at TP46.
- c. Using this specific case also gives a point of reference for examination of the circuit waveforms using an oscilloscope.

9.9.3.1 The Comparator Sequence (Figs. 9.10 and 9.11)

The table in Fig. 9.11 shows the conduction patterns of the switches in the block diagram of Fig. 9.10, within a complete sequence cycle. The cycle is broadly divided into two similar patterns ('REF' and 'SIG'), each occupying five quasi-sinewave periods. The cycle repeats continuously.

In the following analysis, the effects of the closed switches are described; all other switches are open.

Periods C1, C2 and C3

- **a.** REF SWITCH is closed to input the quasi-sinewave to the squarer.
- **b.** REF INTEGRATE steers the squarer output current into the Reference Integrator.
- c. DC SUBTRACT allows Iref² to be drawn from the summing junction.
- d. RMS Lo has been connected to common 2C since the start of CØ in the previous period, in preparation for REF squaring.

The quasi-sinewave is squared, and the result is output as a current (at twice the input frequency) into the summing junction. The DC current $Iref^2$ is subtracted at the junction, and the residue goes to charge the Reference Integrator capacitor.

(Note that every time that OUTPUT OFF is selected, REF and SIG integrator capacitors are discharged, driving both 'AC ERROR' and 'Iref²' to zero. During the first REF integration when OUTPUT ON is next selected, Iref² remains at zero so the integrator capacitors start charging from zero.)

Period C4

- a. REF SWITCH is opened, removing the input to the squarer.
- b. DC SUBTRACT is opened, subtraction ceases.
- c. DC SUBTRACT closes to input a hard zero to the squarer.
- d. REF INTEGRATE remains closed, allowing the squarer and integrator to settle.
- e. RMS Lo remains connected to Common-2C until the integrator has settled.

The REF integrator remains in its integrating (on) condition during period C4, to ensure that any energy stored in the squarer during C1 to C3 is acquired.

DC subtraction during period C4 would generate an error, as full subtraction was already applied during period C1. DC SUBTRACT is therefore turned off by transferring the source of Iref² from the summing junction to Common-2.

Period C5

- a. REF INTEGRATE opens, stopping the integrator action.
- **b.** SAMPLE closure forces the squarer output to a hard zero, to nullify any leakage effects in the integrator switch.
- c. REF SAMPLE closes, and current from the integrator op-amp charges the sampling capacitor to the integrator capacitor voltage.
- d. RMS Lo is switched from the Ref Common-2C to the Sense SIG Lo in preparation for SIG squaring.

As the sampling capacitor changes its charge, its voltage-follower drives the voltage-to-current converter to change the DC subtraction current. The new $Iref^2$ is sourced from Common-2 during this period, but during the next SIG and REF integration periods, it will be subtracted from the squarer output current at the summing junction.

Periods C6 to CØ

As can be seen from Fig. 9.11, the closure pattern is repeated for SIG squaring, integration and sampling. The SIG circuit action is identical to REF, except that:

- a. the squarer input is now the sensed sinewave;
- b. the subtraction current has been set to a new value during period C5. This does not change again until period C5 of the next cycle;
- c. During period CØ, the 'AC ERROR' output from the SIG sample-and-hold voltage follower is changed, updating the VCA gain via the Error Buffer and Error Amplifier.
- d. RMS Lo was switched from Common-2C to SIG Lo during period C5 in preparation for SIG squaring. It remains connected to SIG Lo during the squaring periods C6, C7 and C8, and also during period C9 for the Sig Integrator settling. At Period CØ it is reconnected to Common-2C in preparation for REF squaring.

9.9.3.2 Comparator Action



The sequence described in 9.9.3.1 is necessarily simplified. When a new output demand changes the amplitude of the quasi-sinewave, a few sequence cycles are required to stabilize the conditions of the Ref integrator, Sig integrator, subtraction current and AC ERROR output. The circuit must also respond to demands for reduced output in addition to those for increases.

The comparator forms part of the output amplitude control loop, ultimately affecting the output voltage and hence the sensed voltage input to the squarer as 'SIG'. As the sequence recycles, the mean-square value of the SIG input sinewave will approach that of the REF quasi-sinewave, and as it does so the AC ERROR output must approach a steady-state value.

The squarer output current has an AC component in its waveform, but Iref² being subtracted at the summing junction is a DC current. In the settled condition, $Iref^2$ is driven on successive cycles to balance the quasi-sinewave REF² AC current (being applied to its integrator) about zero. The final level of $Iref^2$ is just sufficient to be self-sustaining.

Meanwhile, the sensed SIG² current approaches the REF² value, and the same Iref² is a DC analog of the quasi-sinewave mean-square voltage. In the output loop, the VCA is driven until the instrument output (and sensed SIG input) is at the correct level just to generate a self-sustaining 'AC ERROR'. In the comparator, Iref² is subtracted from both SIG² and REF² currents. This maintains the AC AMPL ERROR as an analog of the difference between the quasi-sinewave and the output sinewave mean-square voltages (when the latter is reduced by sense conditioning to 1V Range levels). Thus when the sensed SIG input voltage approaches the quasi-sinewave REF voltage (mean-square values), the AC ERROR approaches stability and the system settles.

9.9.4 COMPARATOR CONTROL LOGIC (Circuit Diagram 430844 page 11.7-3)

The Comparator operating cycle originates at M15, which is a 10-bit sequencing counter, clocked at the quasi-sinewave frequency by the carry-out from M11-12.

The SYNC \emptyset input to M15 RESET is a decoded address, whose function at logic-1 is to disable counters M11 and M15, inhibiting operation of the comparator and generation of the quasi-sinewave. In this instrument, SYNC \emptyset is held permanently at logic- \emptyset , enabling both quasi-sinewave and comparator for AC Voltage and Current functions.

The clock continuously recycles M15 in ascending count through Q_{\emptyset} to Q_9 , ten clocks (ie ten quasi-sinewave periods) constituting one cycle of the comparator sequence. Only one 'Q' output is at logic-1 (+8V) at a time, the remainder being at logic- \emptyset (-8V).

With increase of frequency range, the difference between the frequencies of sensed sinewave and reference quasi-sinewave increases in decade steps. As the comparison is performed at mean-square levels, this frequency difference does not matter, so long as the sinewave is at an exact multiple of the quasi-sinewave frequency. However, to optimize the operation of the Sense/Reference

A further complication: a bias is applied to the squaring circuit to avoid distortion by maintaining permanent conduction. The bias is controlled by the value of the positive reference voltage, and a bias current is superimposed on the subtraction current. These factors will be discussed later during the circuit analysis.

comparator, the zero crossings of the quasi-sinewave are synchronized to occur coincident with a sinewave zero crossing, and all comparator state changes are also synchronized to sinewave zero-crossings.

Synchronization is achieved by clocking M17 so that all the analog switching data changes simultaneously. Thus data is latched from M17 'D' inputs to its permanently-enabled outputs, one complete quasi-sinewave period after it was clocked through M15. This ensures that the transit times of M15, M18 and M20 do not affect synchronism with the quasi-sinewave zero-crossing.

The data is thus strobed through M15 and M17, being delayed by one clock period. This does not affect the operation of the comparator, although it must be accounted for when observing waveforms on an oscilloscope.

The sequence, as described earlier in *sub-section 9.9.3*, begins with REF SWITCH connecting the quasi-sinewave to the squarer input during period C1. The logical origin of the comparator switch state during C1 corresponds to M15-2 (Q1 output) at logic-1; but because of the data delay its actual timing is coincident with the Q2 output of M15-4 at logic-1.

9.9.5 COMPARATOR TIMING LOGIC (Fig. 9.13)

The comparator timing waveforms for the sequence are illustrated in *Fig. 9.13*. To highlight the data delay, the main waveforms are grouped into two blocks: 'REF' and 'SIG', each headed by the states of the comparator cycle. *Line (b)* shows which of M15 (Q) outputs is at logic-1 during each of the states. It can be seen that the effects of M15 output states are delayed by 1 clock period, in the translation to comparator states.

9.9.5.1 Squarer Commons Switching ['REF' and 'SIG' waveforms (d) and (k)]

Waveform (c) shows the variation of M15-12 (Cout). Waveforms (d) and (k) are the direct results of Cout inputs to M17 after the translation by one clock shift (note the inversion at M20-10).

During states CØ to C4, waveform (d) at logic-1 connects the squarer common (RMS Lo) to Common-2 at M16-4 for quasi-sinewave squaring; whereas during states C5 to C9, waveform (k) connects RMS Lo to SIG Lo at M16-8 for sensed sinewave squaring. In both cases, the appropriate common is connected one period ahead of the squarer input, and disconnected at the end of the integrator settling time.

9.9.5.2 Squarer Input Switching

['REF SW' and 'SIG SW' waveforms (e) and (l)]

M15 outputs Q1 to Q3 are 'OR' gated at M18-6 and applied as D2 input to M17. The result is to generate the REF SW waveform (e) at M17-7.

REF SW connects the quasi-sinewave as input to the squarer by M16-13 only during states C1 to C3.

Similarly, SIG SW waveform (1), logically derived from M15 outputs Q6 to Q8, is at logic-1 only during states C6 to C8, connecting the sensed sinewave as input to the squarer by M16-12.

9.9.5.3 Integration and Sample Switching ['INT' and 'SAMPLE' waveforms (f) and (h)]

At any instant, the comparator is either sampling or integrating. The INT waveform is thus the inverse of the SAMPLE waveform.

SAMPLE

M15 outputs QØ and Q5 are 'OR' gated at M18-9 and applied as D3 input to M17. The result is to generate the SAMPLE waveform (h) at M17-10.

Therefore, for CØ and C5 only, SAMPLE provides two enabling inputs to AND gates M13 at M13-2 and M13-5. It also places a hard zero on the squarer output by M7-5 (*page 11.7-4*) when this is disconnected from both integrator inputs. With both input and output at zero volts, any offsets are removed in preparation for the subsequent squaring and integration sequence.

INT

The 'SAMPLE' output of M18-9 is inverted at M20-4, applying logic-1 to the D1 input of M17 for the whole of the cycle except for CØ and C5. The INT output at M17-5 is *waveform* (f), which enables M13-1 and M13-13.

REF INT

INT is 'AND-gated' with REF waveform (d) at M13-11 to generate the 'REF INT' waveform (g), which is at logic-1 only during periods C1 to C4. During this time M7-12 (page 11.7-4) at logic-1 connects the squarer output to the REF Integrator input.

SIG INT

INT is 'AND-gated' with SIG waveform (k) at M13-10 to generate the 'SIG INT' waveform (m), which is at logic-1 only during periods C6 to C9. During this time M7-6 (page 11.7-4) at logic-1 connects the squarer output to the SIG Integrator input.

REF SAM

'SAMPLE' is 'AND-gated' with SIG waveform (k) at M13-4 to generate the 'REF SAM' waveform (j), which is at logic-1 only during state C5. During this time driver M6-1 at logic-1 causes FET Q2 to conduct (*page 11.7-4*), connecting the REF Integrator output to the REF Sample-and-Hold input.

SIG SAM

'SAMPLE' is 'AND-gated' with REF waveform (d) at M13-3 to generate the 'SIG SAM' waveform (n) which is at logic-1 only during state CØ. During this time driver M6-7 at logic 1 causes FET Q3 to conduct (page 11.7-4), connecting the SIG Integrator output to the SIG Sample-and-Hold input.

9.9.5.4 DC Subtraction

['DC SUBTRACT OFF waveform (p)]

Subtraction is required only when either input is being applied to the squarer. As REF SW and SIG SW already exist, it remains only to provide an OR function to join them. The analog circuits need an inverted waveform, so a NAND gate is used. For loading purposes two elements of M20 are connected in parallel: REF SW and SIG SW are combined as *waveform* (p) at M20-3 and M20-11.

Squarer Input Short

When at logic-1 during C4-C5 and C9-CØ, M7-13 places a hard short between RMS Hi and RMS Lo; otherwise the short is released.

Subtraction Current Control

During C1 to C3 and C6 to C8, DC SUBTRACT OFF at logic- \emptyset cuts off D8 (*page 11.7-4*), allowing Q6 to draw subtraction current through D6, D5 and R54. When at logic-1, D8 conducts and sets D5 and D6 in reverse bias, diverting the subtraction current.



9.9.6 SQUARE LAW DETECTOR CIRCUIT (Circuit Diagram 430844 Page 11.7-4 and DC400842 Page 11.7-7)

The basic action of the squaring circuitry is the same as is used for \sin^2 and \cos^2 in the Sinewave Oscillator amplitude loop, but there are some differences in detail (*refer to sub-section 8.2*).

The Square detector is biassed in such a way that it is permanently turned on, to improve bandwidth and permit control of gain scaling. Its differential output voltage at Q109 and Q110 collectors is proportional to teh square of its input voltage, divided by the bias voltage. The bias is derived from the DC version of the demanded signal level REF+ve, the DC output from the reference divider.

Thus the transfer proportionality of the signal magnitude is given by: Vout is proportional to Vin² / Vbias

but as Vbias is derived from REF+ve,

Vin / Vbias is a constant: k,

and the instantaneous squarer gain is:

$$\frac{d(Vout)}{d(Vin)} = \frac{d(\frac{kVin^2}{Vin})}{d(Vin)} = 2k$$

Thus the basic gain equation has no amplitude or frequency components, so is constant over a wide bandwidth and dynamic range. The squarer therefore has a fast response at all signal levels.

The bias is applied as currents to Q116 and Q117 emitter circuits. The transistors in the array of M22 are all used as current generators.

9.9.6.1 Bias Control

The input to Reference Amplifier M24 is the positive DC REF +ve voltage, which varies between approx. 0.14V and 2.8V, depending on the output value selection.

M24 output voltage rises until M22-9 pulls enough current through R50 to reduce M24-3 to zero. The other transistors in M22 act as current mirrors, so their collector currents are defined by the REF +ve voltage and the resistance of R50.

Thus bias current is applied to Q116 and Q117 in direct proportion to the REF +ve voltage, which is an accurate analog of the demanded output value.

9.9.6.2 Current Driver

The 'SIG^{2'} and 'REF^{2'} current outputs from the square detector develop a differential voltage input between the collectors of Q109 and Q110, to the current driver M103. This amplifier generates a single-ended current drive to the integrators.

M103-7 drives current out through R113 and R118 to the integrators while M103-1 cupplies voltage feedback to maintain TP9 node at very near common 2 potential while maintaining high output impedance to the integrators.

Differential input variations between the collectors of Q110 and Q109, due to 'SIG²' and 'REF²' outputs from the Square Detector are translated to single ended currents into and out of the junction at TP9. The current difference passes through R118 to R148 during SIG INT states, and to R149 during REF INT states.

At other times, when both of the integrator input switches M7-8/9 and M7-11/10 are open, the 'SAMPLE' waveform closes M7-4/3 to pass any difference current to Common-2C.

(During the SAMPLE periods, DC SUBTRACT OFF is zeroing the Square Detector input RMS Hi anyway, by shorting to RMS Lo via M7-2/1 - page 11.7-4.)

Resistors R118, R148 and R149 are of very low value compared with the output impedance at TP9, so the driver compliance is high.

9.9.6.3 Output Amplitude Loop - LF Gain Reduction

On the 100Hz Frequency range the gain around the output amplitude loop needs to be less than on other ranges. This compensate for the longer integration times at lower frequencies.

Adjustment is in two stages, using dual open-collector comparator M105:

a. For 100Hz Range selection

The '100Hz' logic signal input to M105-2 is derived in the frequency systhesizer and is at logic-1 when 100Hz range is selected. M105-1 is pulled up by R115 and Q108 conducts connecting R116 across R113, reducing the gain of the M103 voltage to current converter.

b. For frequency selections below 32Hz

The '>31Hz' signal input to M21 is also generated in the Synthesizer.

i. Similar comparator action provides further loop gain reduction for frequencies of 31Hz and below. Both Q107 and Q108 are on to switch in both R116 and R116 across R113.

9.9.7.1 'REF' Integration

The integrator circuit is very basic. Feedback for M12 is by C25, but the input resistance is formed by R149, R35 and the output impedance of the Current Driver, which is heavily predominant. The current from the driver is virtually unaffected by R35 and R149.

M7-11/10 conducts for periods C1 to C4 (REF INT). During C1 to C3 the REF SW waveform inputs the quasi-sinewave to the squarer, and during C4 the squarer settles to its zero input.

The REF² output from the driver is an AC current, which for a constant quasi-sinewave amplitude is integrally charge-balanced about

zero due to the DC subtraction, at twice the quasi-sinewave frequency. C25 therefore receives equal positive and negative charge during each cycle of quasi-sinewave, so the mean voltage at M12-1 does not change.

A discharge path for C25 is provided by Q5/R30. The 'INT HOLD' signal at J7-46 is logic-1 when the instrument is in 'OUTPUT OFF' condition, discharging both REF and SIG integrators. For so long as the output remains 'ON', the INT HOLD signal stays at logic-Ø, and the integrators are never discharged other than by the action of their inputs.

9.9.7.2 'REF' Sample-and-Hold

Q2 conducts during each 'REF SAM' period, when the charge on C25 has settled for the cycle. M12 drives C12 to the voltage on C25, and the voltage follower M4 passes the same voltage as 'REF ERROR' on to the REF V to I Converter.

9.9.7.3 'REF' V to I Converter

The circuit of M19 and Q6 converts the DC voltage output of M4 into the subtraction current. A second function is to draw an extra DC current which compensates for the bias control currents.

The DC 'REF ERROR' voltage from M4-6 is divided by R37/R31 and applied to the non-inverting input of M19. A second input results from the DC bias current drawn by M22-14, defined by the 'REF+ve' voltage and the two resistors AN2-10/7 and R141.

M19 drives FET Q6, which draws current via Q110 emitter, R54, D5 and D6. The current is sunk into Common-2C via R47, R38 and AN2-12/5, and into the -15V supply via the M22-14/12 bias circuit.

Capacitor C34 filters out any HF transients remaining from the switching edges of REF SAMPLE, and D7 protects against positive excursions of Q6 gate.

In the simplified diagram of Fig. 9.10, the subtraction current is shown as being sourced by the summing junction. In reality, it is taken from Q110 emitter for three main reasons:

- a. The Current Driver input bias is removed, allowing a zero-offset reference.
- **b.** The control bias for the squarer is compensated at the earliest opportunity, reducing the required dynamic range of the driver.
- c. Q110 emitter voltage remains virtually constant for all squarer inputs.

Q2, C12 and M4 are low-leakage devices and M4 input circuit is screened, at low impedance, to the sampled voltage. Thus the 'Droop' is specified as less than $20\mu V$ during the 'Hold' part of the cycle when Q2 is not conducting.

Relocating the subtraction point does not affect the essential action of the square detector and driver, because of the current-mirror action of the driver.

Subtraction is valid only during times when a quasi-sinewave or sensed sinewave is being input to the Square Detector. Thus for periods C1 to C3 and C6 to C8, diode D8 is held in reverse bias by the signal 'DC SUBTRACT OFF' at logic-Ø. During periods C4, C5, C9 and CØ, the signal is at logic-1, so D8 conducts and reversebiases D5 and D6. The subtraction current passed by Q6 is then diverted through D8 from M20-11/3, the 'DC SUBTRACT OFF' parallel NOR gates' output being at logic-1 (page 11.7-3).

When an operator selects a different output value, the result is a change in amplitude of the quasi-sinewave. This unbalances the integrator input, so C25 charges to a different mean voltage at the output of M12. The DC subtraction current change takes place over a few comparator cycles until balance is restored, when C25 and C12 will have charged to a new voltage.

9.9.8 'AC ERROR' SIGNAL GENERATION

9.9.8.1 Integration and Sampling Circuit

The SIGNAL Integration and Sample-and-Hold circuitry is identical to the REF arrangement described in *Section 9.9.7*. Moreover, the SIGNAL Integrator M12 is the other half of a matched pair with the REF Integrator.

The difference lies in the timing. Switch M7-6 allows current to pass into the SIG integrator only during periods C6 to C9, so it is the SIGNAL (sensed sinewave)² current minus the (DC REF)² subtraction current which is integrated.

The integrator voltage is sampled and output as the 'AC ERROR' DC voltage (*sub-sections 9.2.4 and 9.9.2*), into the output amplitude control loop.

9.9.8.2 Output Amplitude Loop Action

Consider the case of 'OUTPUT OFF'

- a. The quasi-sinewave has an amplitude determined by the 'OUTPUT' display value:
- **b.** The quasi-sinewave is squared and appears as a current in R35 during periods C1-C4, but because Q5 is conducting, the REF integrator capacitor C25 is discharged. Thus the DC subtraction current is effectively zero (it is actually sufficient to cancel the DC current in R35 due to the squarer bias).
- c. The AC ERROR signal voltage is zero, as Q4 conduction prevents any charge on the SIG integrator capacitor C26. Also, the output amplitude is zero, hence the sensed output applied to the squarer is zero.

Therefore during periods C6-C9 the current in R35 is zero.

Now consider the case when OUTPUT is switched ON, with the OUTPUT display set to the minimum value of 9% of range:

As the quasi-sinewave is already present, it is squared into a negativegoing waveform in R35.





During the first comparator cycle, this appears as a voltage at TP9 thus:

(Quasi-Sinewave)²

Zero Reference



The standing bias on the Ref. V to I Converter has immediately set the $(quasi-sinewave)^2$ to an approximate zero mean.

The (quasi-sinewave)² current is integrated across C25, resulting in a positive 'REF ERROR' voltage after period C5, and hence a positive subtraction current in R35. The effect of the current can be seen in the TP9 voltage waveform: an increase of (quasi-sinewave)² amplitude is accompanied by a positive shift as its mean value seeks coincidence with zero.

After a few comparator cycles the current in R35 becomes chargebalanced about zero, the DC subtraction current stabilizing to a steady-state value.

Meanwhile, during the 'SIG' sections of the comparator cycle, the positive subtraction current is integrated across C26. A negative 'AC ERROR' voltage is generated, which increases the instrument output voltage via the VCA. This increase is detected by the sense feedback circuits. After squaring, the result is an AC current in R35, whose mean level begins to offset the effect of the subtraction current on the SIG integrator.

After a few comparator cycles, the AC SIG² mean current and the DC subtraction current are equal and opposite, so the current fed through R35 into the integrator is charge-balanced about zero. The integrator capacitor C26 is thus being charged and discharged by the same amount during each half-cycle of output (SIG² current being at twice the output frequency), so the AC ERROR voltage stabilizes.

Fig. 9.14 illustrates three stages in the process of increasing output from zero; observing the current in R35 (ie. the voltage at TP9), the 'AC ERROR' signal, and the output sinewave. The waveforms are not to scale.

Stage 1.

This is the first cycle that the quasi-sinewave starts to charge C25. During period C6 a non-zero subtraction current is applied to the SIG integrator, resulting in a non-zero value of 'AC ERROR', starting at CØ as the integrator voltage is sampled. This causes the instrument sinewave output to rise from zero.

Stage 2.

On the next cycle the subtraction current imposes a positive shift on the R35 waveform during C1-C3 and C6-C8. The squared quasisinewave does not change in amplitude, but it is more equally balanced about zero, so the next increase in subtraction current will not be so great.

During C6-C8 the sinewave is being applied to the squarer, so TP9 exhibits its squared waveform shifted positively by the subtraction current. A smaller increase in 'AC ERROR' and output sinewave results, as the AC input to the SIG integrator is more equally balanced about zero.

Stage 3.

In this state the loop has stabilized. The squared quasi-sinewave and sensed sinewave are both charge-balanced about zero, the subtraction current and 'AC ERROR' have reached constant values, and the instrument output is stable.

9.9.8.3 'AC ERROR' V-to-I Converter

(Circuit Diagram 430844 page 11.7-6)

To avoid pick-up during transit, the AC ERROR voltage is converted into a current, for transmission to the Error Amplifier on the Sine-Source Assembly. One half of M3 is used as a unity-gain inverting buffer, and the other as a voltage-to-current converter. The relay RL1 is not fitted, so M3-7 is linked directly to the test switch S1 'NORM' terminal.

At M3-7 the DC 'AC ERROR' voltage is inverted and used to drive the current converter via AN1-3/12. The current in AN1-4/13 is mirrored by the current in AN1-11/6 (AC AMPL ERROR), which is sourced in the Sine-Source Assembly by M41a, the Error Amplifier (Circuit Diagram 430446 page 11.6-3).

As the AC ERROR signal DC voltage is varied by the comparator, the current in M41a input resistance also varies, and is converted into a varying voltage at M41a-1. This voltage is used to control the main voltage-controlled amplifier M48 via Q71.

For further information about the VCA, refer to Section 9.3.



9.10 LOGIC CONTROL OF AC OUTPUTS

The general aspects of analog control functions are discussed earlier in *sub-section 7.10*, subdivided as follows:

Logic Levels
Heat Reduction
Update Considerations

The AC signals are routed through the DC assembly on their way to the terminals and back; for the 10V, 100V and 1000V ranges they are amplified in the Power Amplifier assembly. The signals are subject to digital controls incorporated in those assemblies.

Descriptions of the controls in the DC and PA assemblies are indexed in *sub-sections 9.10.1 and 9.10.2*, below.

9.10.1 DC ASSEMBLY - LOGIC AND RELAY DRIVES (Circuit Diagram 430536 Page 11.5-3)

The AC voltage output and sense signals pass through the DC assembly, and are affected by the analog control signals present there.

The effects of the control logic on the DC assembly are detailed in *Section 7*, subdivided as indexed, except for the 'HIGH I LIMIT' and 'AC 1kV RANGE' Logic.

As these two signals are activated only on the AC 1kV Range, their effects are described in *sub-section* 9.7.6 (but reference is also made to relays 12 and 13 in *para* 9.4.2.3).

7.11.1 Introduction 7.11.1.1 Latched Bistable Relays 7.11.1.2 'Tristate' Relay Drivers 7.11.2 Clamp Assembly 7.11.2.1 UPD(IG) Distribution Buffer Clamping 7.11.2.2 7.11.3 DC Assembly Switching Logic 7.11.3.1 DC Range Switching Logic 7.11.3.2 Function and Output Switching Logic

9.10.2 PA ASSEMBLY - LOGIC AND RELAY DRIVES (Circuit Diagram 430618 Page 11.9-5)

The extensive switching needed to control the many modes of operation of the Power Amplifier assembly, is described earlier in *Section 7.12*. The subjects are subdivided as listed below:

		7.12.7	'LIM ST' Logic
7.12.1	DC Range Switching	7.12.7.1	'LIM DET'
7.12.2	AC Range Switching	7.12.7.2	' <u>LIM ST</u> ' Generation
7.12.3	Function and Ranging Logic	7.12.7.3	CPU Response
7.12.4	'PA CLAMP ON' Signal		·
7.12.5	'400V ENABLE' Logic	7.12.8	'LF', 'LF' and 'IkV GAIN'
7.12.6	'BIAS OFF' Logic	7.12.9	Thermistor Comparator

9.10.3 AC ASSEMBLY LOGIC AND RELAY DRIVES (Circuit Diagrams 430844 Page 11.7-5)

The analog control signals are transferred into guard on the Reference Divider assembly, and latched as 'Q' outputs in the Serial/Parallel Data Converter. Offset positive logic is used:

$$logic-\emptyset = -15V$$
, $logic-1 = 0V$.

The signals enter the AC assembly via J7 from the Mother assembly.

M28 and M29 are inverting, open-collector Darlington drivers. The relay-drive logic places a logic-1 (0V) on the input of the selected drivers and logic-Ø (-15V) on those not required. A selected driver operates its relay by pulling its output to -14V.

9.10.3.1 Range Switching (Page 11.7-5)

Range control data is input as a 3-bit code on ACR_{\emptyset} , ACR_1 and ACR_2 lines. The bit-pattern is decoded to '1 of 8' by M25, to energize the correct relays for the selected range. In this instrument only eight of the M25 'Q' outputs are connected. The resulting variants are listed in *Table 9.1* against range selections.

9.10.3.2 AC FNCT and I FNCT Logic (Page 11.7-5)

In addition to its primary function of controlling AC Voltage range switching, the AC assembly logic also needs to respond to AC Current range selections if Option 20 is fitted; because the AC voltage reference for the Current/Ohms assembly is generated by the Voltage circuitry. For this purpose the two signals \overrightarrow{AC} FNCT and \overrightarrow{I} FNCT are used.

AC FNCT is at logic- \emptyset only when AC Voltage output is selected, holding M25-11 'D' input at logic- \emptyset , and energizing relays RL2 and RL10. This connects the star-point at Common-2B to the PLO(ACV) line (J7-31) and SIG LO to the SLO(ACV) line (J7-32) (page 11.7-1). The bit-patterns controlling the voltage range switching are shown on Table 9.1.

I FNCT is at logic- \emptyset only when Current output is selected, holding M25-11 'D' input at logic- \emptyset , and energizing relays RL2 and RL9. This connects the ACI REF lines (J7-69 to J7-72) to the ACV lines (*page 11.7-1*). The 10V range output is used as reference for the 100mA, 10mA and 1mA Current ranges, but the 1V range output is used for the 100µA and 1A ranges. The bit-patterns controlling the current range switching are also shown on *Table 9.1*.

The signals AC FNCT and I FNCT are never at logic-Ø at the same time in normal operation. The only time they are at logic-1 together is when all outputs from the Control Data latches in the Reference Divider are 'Tristated'. 'DCI' ensures that RL2 and RL9 cannot be energized by selection of DC Current ranges. Whenever a switching command has been received, the CPU performs a control-data transfer and the $\overline{UPD(IG)}$ line from J7-53 is pulsed to logic-Ø for 50ms. Q19 is turned on, applying +15V to the relays connected to its collector. The selected relays are thus energized by 30V, but after the $\overline{UPD(IG)}$ pulse has ended Q19 turns off, and they are held on by the -12.6V between -1.4V at the cathode of D20 and -14V at the selected driver output. This method reduces the heat, generated locally by energized relay solenoids, in the relay contacts.

FETs Q42 and Q43 damp the coils of RL12 and RL13; diodes D59 and D60 isolate parts of the printed circuit to these relays, which are sensitive to power-common breakthrough when they are deselected. D55 and D56 are overswing diodes.

9.10.3.3 'AC Zero'

For zero output, the lines from the voltage generators to the I+ and Iterminals are disconnected by deselection of the ranges, and a hard short is placed across the output lines by RL18.

The ACR₂₋₀ code is '1,1,1'. This sets M25-4 to logic-1 (energizing relay RL18) and all other M25 range outputs to logic-Ø (the resultant bit-pattern is shown in Table 9.1). Thus all ranges are deselected, but relays RL2 (ACV and ACI), RL3 (AC Low Voltage Output), RL10 (ACV) and RL19 ($\overline{1kV}$) remain energized. Relay RL18 connects the PLO(ACV) star-point of Common-2B to the PHI(ACV) line.

9.10.3.4 'BARK DELAYED'

The 'BARK' signal does not affect the AC assembly relays. However, if the Watchdog is activated, the CPU imposes OUTPUT OFF conditions and forces the Precision DC Reference to ramp down to zero, so the PHI REF voltage also falls to zero.

All outputs from the Control Data latches in the Reference Divider (*page 11.4.4*) are Tristated' by the BARK DELAYED' signal. This allows the pull-up resistors (AN4 and AN5) to become effective.

The $\overline{AC \text{ FNCT}}$ and $\overline{I \text{ FNCT}}$ are pulled to logic-1, and the ACR_{2-0} code is '1,1,1'. This imposes 'AC Zero' conditions on the analog circuit, but RL2, RL9 and RL10 are also de-energized. So the DC precision reference is disconnected from the input to the quasi-sinewave generator; the ACI(REF) is disconnected from the input to the AC Current circuitry, and the Sense and Power Lo lines are disconnected from the sense amplifiers.

Function	Range	Ra	ange Co	ode	M25 (at Lo	M25 Output Relays Energized [* = Energized] at Logic-1																			
Note 1:					, D ,	Pin	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
AC Volts (AC FNCT at Logic-Ø, IFNCT at Logic-1)	1000∨	ο	0	0	0 0	3	•								•			•			•				•
	100V	0	0	1	<u>a</u> 1	14	· •								٠					•		•		•	
	10V	0	1	0	02	2	•	•							•				•			•		•	
	1V	о	1	1	03	15	•	•				•	•		•		٠							•	
	100mV	1	0	ο	Q4	1		•	•		•				•	•	•							•	
	10mV	1	0	1	Q5	6 ·	.	•		•					•	•	•							•	
	1mV	1	1	0	Q6	7	•	•							•	•	•							•	
	Any	1	1	1	07	4	•	•							•								•	•	
AC Current (AC FNCT at Logic-1, iFNCT at Logic-0)	100µA 1A	0	1	1	03	15		•					•											•	
	1mA 10mA 100mA	. 0	1	0	Q2	2	•							•					•			•	<u></u>	•	

Note[1] In normal operation, unless the SAFEtY message is displayed; either AC FNCT or I FNCT, but not both, will be at Logic-Ø.

TABLE 9.1 AC ASSEMBLY SWITCHING LOGIC

SECTION 10 CURRENT OUTPUTS AND RESISTANCE (Option 30)

10.1 DC AND AC CURRENT

The circuits described in this sub-section perform the following functions:

- Divide the DC reference voltage by 10 to (-2V to +2V).
- Generate a DC output current whose value varies directly as the reduced value of the DC reference Voltage.
- Convert the ACI Reference Voltage into an AC reference current, having a high-impedance source.
- Generate an output current whose value varies directly as the value of the AC reference current.
- Provide switching of the DC or AC Current Range and Output, under the control of the Analog Control Interface.
- Sense excess output (compliance) voltage, providing a status signal to the CPU via the Analog Control Interface.

The voltage-to-current converter is located on the Current/Ohms assembly, providing five DC and five AC ranges of current output. The nominal full range values are 1A, 100mA, 10mA, 1mA and 100 μ A, each extending to 100% overrange, for both DC and AC Current selections. The output is drawn from the instrument I+ and I-terminals; the Hi and Lo terminals not being used.

10.1.1 VOLTAGE-TO-CURRENT CONVERTER

Fig. 10.1 shows the basic arrangement. A DC or AC reference voltage is developed across R1 between the output and the inverting input of the high-gain amplifier. Its output connects to its other input by a 'shunt' network, part of which carries the output current.

The combined feedback forces the differential input to zero. The current in the positive feedback path is adjusted until the full value of the reference is developed across the path. For example in *Fig. 10.1* no current flows in R2, so all of VRef is developed across Rs. The values of VRef and 'shunt' Rs thus determine the value of current flowing in the external circuit. Rs is switched to select the range, and VRef is varied to set the output current within the range.



10.1.2 AC CURRENT GENERATOR (Circuit Diagrams 430614 Page 11.8-1 and 430540 Page 7.13-3)

Because a return path is needed for the output current, a 'compliance' signal voltage appears between the I+ and I- terminals. The magnitude of this voltage is specified in the User's Handbook, and the specification is met by floating the input to the output amplifier.

On the DC ranges the floating DC reference is input directly into the output amplifier, which therefore acts as a voltage to current converter in the style of Fig. 10.1. Resistors R44 and R45 provide 10:1 attenuation, to set the 'VRef' to 1/10 of the reference value.

For AC ranges the ACI Reference is buffered from the output amplifier in a two-stage circuit. A fixed voltage-to-current conversion stage is followed by a range-switchable current amplifier (the latter is the voltage-to-current converter for DC ranges). The combination is simplified at Fig. 10.2.

In the figure, the AC Reference voltage is applied via two resistors R1 and R3 to both inputs of the first stage. It is arranged for the resistor values to conform to:

$$\frac{R2}{R1} = \frac{R4}{R3}$$

so the output impedance of the stage is virtually infinite, and its output 'floats'.

The second stage is a current amplifier, receiving the output current of the fixed stage to generate a voltage across R5. This voltage is repeated across R6, whose value is range-switched. Any resistor Rs does not affect the output, carrying no current. The current amplifier supplies are bootstrapped to improve common mode rejection.



10.1.3 DC AND AC REFERENCE - SOURCING AND SCALING

The DC output currents are bipolar, controlled within each range by the value of reference voltage (REF) applied directly from the Reference Divider. On all DC ranges, REF is divided by 10 in the input attenuator. On the 1mA, 10mA and 100mA ranges, the span is $\pm 20V$, so a full scale span of $\pm 2V$ can be applied across the selected range shunt.

To optimize the choice of components and minimize the number of relays required for range switching, the DC reference for the other two ranges is additionally divided by 10 in software. On the 1A Range a full scale span of ± 200 mV can be applied across its 0.1 Ω shunt, and for the 100 μ A Range the ± 200 mV can be applied across the combined shunt resistance of 1000 Ω assigned to the 1mA Range.

The AC output currents are controlled within each range by the value and frequency of the ACI(REF) voltage. This reference voltage is generated by the circuitry used for AC voltage ranges: the 10V Range for the 1mA, 10mA and 100mA ranges; but the 1V Range for the 100 μ A and 1A ranges. Thus the same shunt values and switching relays can be used for both AC and DC current outputs. The highest frequency available is 5kHz.

10.1.4 DC CURRENT REFERENCE '(REF)' (Circuit Diagrams 430652 Page 11.4-3 and 430614 Page 11.8-1)

The (REF) signal is the main DC reference for the whole instrument. It is sourced in the Reference Divider on J4-9/10/11/12 (*page 11.4-3*) as a 4-wire output, which enters the Current/Ohms assembly from the Mother assembly on J8-1/2/3/4 (*page 11.8-1*). Relay RL7 is activated for DC Current Ranges, so the PHI(REF) and PLO(REF) levels are sensed at TP3 and TP4 respectively.

(REF) is divided by R43/R44, so 1/10 of (REF) is developed across R43, and applied between the inverting input of the V-I converter and the output of the Darlingtons on the PS/I heatsink at J19-7 (one of the relay contacts RL1-2/3 or RL1-10/11 is always made).

10.1.5 AC CURRENT REFERENCE 'PHI (ACI REF)' (Circuit Diagrams 430844 Page 11.7-1 and 430614 Page 11.8-1)

On the 100 μ A and 1A ranges, the AC 1V Range circuit provides the 2V RMS Full Scale reference; on the 1mA, 10mA and 100mA ranges the AC 10V Range circuit provides 20V RMS at Full Scale.

On the AC assembly (*Page 11.7-1*), for T function, RL9 is energized and RL10 is not. The reference voltage for the current generator is derived from the PHI (ACV) and PLO (ACV) signals; and sensed at the input to the Current/Ohms assembly. The sensed ACI REF is returned to the appropriate connections on the 1V/10V Sense Amplifier. The 4-wire connections are made via J7, pins 69 to 71, to the same pins of J8 on the Current/Ohms assembly.

The AC preamplifier M8 divides the reference voltage by 10, so that the value of the RMS voltage applied to R43 is the same as the DC voltage applied for corresponding range and output settings.

10.1.6 RANGE SELECTION

Fig. 10.3 shows two Range configurations of the current amplifier. In each case V Ref is 10% of the reference voltage. RL1 is a bistable latching relay, in which the polarity of the solenoid current determines which state is selected. Solenoid current is not required for hold-on, being necessary only to change state.

The voltage across the I+ and I- terminals is allowed to rise to 3V DC or RMS with full compliance. Each range incorporates a series resistive element connecting the range selection relay contact to the I+ terminal. These resistors enhance the stability of the circuit, with reactive loads.

10.1.6.1 1A Range (*Refer to Fig. 10.3a*)

Relay RL1 is activated to close contacts 8/9, 11/10 and open contacts 2/3. Relays RL2, 3, 4, and 5 are not energized. The only output current path available is through the 0.1Ω shunt R80. Thus in the positive feedback path all of V Ref is developed across R80, and no current flows in R79, R8, R9 or R10. As V Ref is scaled to 100mV DC or RMS Full Range, the full range output current in R80 is: $100mV/0.1\Omega = 1A$.

10.1.6.2 100mA, 10mA, and 1mA Ranges (*Refer to Fig. 10.3b*)

Relay RL1 is activated so that contact RL1-3/2 is closed, contacts RL1-10/11 and 8/9 are open. One relay from RL2, 3 and 4 is energized by range, RL5 is also energized on the 10mA and 100mA ranges for extra HF filtering. All currents now avoid the 0.1Ω shunt, passing instead through the 10Ω shunt R79.

R79 is mounted with R80 on a separate heatsink assembly, plugged into the main Current/Ohms assembly (refer to the Layout Drawing, *page 11.8-1* for alternative versions).

On the 100mA range, VRef is scaled to 1V DC or RMS Full Range, so the full range current flowing through R79 to the I+ terminal via RL3-14/8 is: $1V/10\Omega = 100$ mA.

For the 10mA range, R8 (90.00 Ω) is included in the current path, so the full range output current is reduced to 10mA. 900.0 Ω (R9) is added on the 1mA range.

10.1.6.3 100µA Range (*Refer to Fig. 10.3b*)

The hardware is switched as for the 1mA range, but either the DC REF voltage is scaled in software to 1V full range, or the ACI REF voltage is obtained, as for the 1A range, from the AC 1V range circuitry. Thus VRef is scaled to 100mV DC or RMS Full Range, and the full range output current is 100μ A.

10.1.6.4 10A Range

The selection of the 10A range is only possible if a model 4600 amplifier is connected to the instrument using the digital and analog control busses, as described in sections 6.1.9 and 7.3.8. Since the 4600 relies on the provision of an input voltage to convert to an output current, operation of the 4708 in 10A range is discussed in the DC Voltage and AC Voltage generation sections.


10.1.7 DC VOLTAGE-TO-CURRENT CONVERSION

The value of the REF input sets the output current value, scaled for range as described earlier. REF is coupled: Hi (TP3) to the output, and Lo (TP4) to the inverting input through R44.

The conversion amplifier is in two sections: a voltage preamplifier on the Current/Ohms assembly (*page 11.8-1*), and a power amplifier on the PS/I Heatsink assembly (*page 11.13-3*). The latter is also drawn, for convenience, on *page 11.8-1*.

The whole amplifier is also used as the Current Amplifier for AC output currents. In that case it is preceded by the AC preamplifier M8 (*sub-section 10.1.9*).

10.1.7.1 Voltage Preamplifier

M3, M4 and Q6 form a high-gain, chopper-stabilized voltage amplifier. M3, itself a chopper-stabilized amplifier of high gain and approximately 10Hz bandwidth, trims the input offset of Q6, which provides the bandwidth necessary to pass the signal frequencies and reject common-mode noise.

M4 contributes additional gain and drives the high-current output stage via link TLE. Its load, consisting of R26, R23 and R28 shunted by Q7 in the Heatsink assembly, is supplied with a constant current by Q9, D6 and Q11. Additional frequency compensation is provided by C43 and R81.

The supplies to Q6 and M3 are bootstrapped by M7 for commonmode rejection, also linearizing the preamplifier's dynamic response. Extensive screening and filtering is employed to eliminate the effects of the chopping spikes at the inputs and output of M3.

10.1.7.2 High Current Output Stage (Circuit Diagrams 430614 Page 11.8-1 and 430540 Page 11.13-3)

The main current amplifier and temperature-sensing driver load (Q7) are located on the PS/I Heatsink assembly. The quiescent current 'SET I_0 ' adjustment is situated on the Current/Ohms assembly.

10.1.7.3 Temperature Compensation

Transistor Q7, thermally attached to the heatsink and in parallel with R26, R23 and R28 on the Current/Ohms assembly, acts as the load for the preamp. buffer. As the heatsink temperature increases, Q7 conduction increases, reducing the drive to the current amplifier. This compensates for increased intrinsic quiescent current in the two Darlington output devices.

10.1.7.4 Quiescent Current Adjustment

FET Q9 acts as constant 1.4mA ballast for the 3.3V zener diode D6, which sets the voltage across R27 to approx. 2.6V. This establishes the collector current in Q11, generating a constant current in the buffer load.

The voltage across the load is supplied to the PS/I heatsink as drive for the high-current amplifier. The tapping at J8-110 sets the base conduction level of Q7 on the heatsink, which in turn sets the level of its collector conduction, adjustable by R23. This therefore adjusts the quiescent current in the output devices Q1 and Q2.

10.1.7.5 Power Amplifier

Darlington emitter-followers Q1 and Q2 form the power output amplifier, current-limited by Q5 and Q6. The bias is set to provide some 100mA of quiescent current, which reduces the output resistance of the stage, improving the dynamic response of the output current. This also suppresses any tendency for the drive from

10.1.8 AC VOLTAGE-TO-CURRENT CONVERSION

10.1.8.1 AC Voltage-to-Current Converter M8 (Circuit Diagram 430614 Page11.8-1)

The reference voltage PHI(ACI REF) is applied to the inverting input of M8 via resistor R45, with R46 as feedback resistor. Similarly R47 and R48 are connected on the non-inverting side. The 18M Ω resistors R82 and R83 shunt R47 to allow compliance adjustment by R31. R86 refers the input to Common-I1, the main 'signal' common.

10.1.8.2 Current Amplifier

The output AC current from the converter, flowing through R48 to restore M8 input virtual-common, passes via R85 into the Current Amplifier feedback resistor R43. It generates a reference AC voltage between the output of the whole Current Amplifier and its inverting input. This is reflected on its non-inverting side by the current flowing through the range-switched output 'shunts'.

the preamp buffer to fluctuate for output currents around zero; as the

drive voltage must slew through approximately 1.3V after switching

one device off before the other is switched on. The current shunts

complete the feedback and output circuits, the output current being

fed to the I+ terminal via protection circuitry and output switching.

The whole amplifier is also used as the Voltage-to-Current Converter for DC output currents (*sub-section 10.1.8*). The Preamplifier and Output sections have the same operation as in the DC case.

10.1.9 OUTPUT PROTECTION

Diodes D18 and D19 are 5V, 5 Watt zeners, placing an absolute limit on the excursions of output voltage. The output compliance specification is valid only up to 3V DC or RMS at the output terminals. Nevertheless, occasions may arise when a user overloads the circuit by attempting to drive current into open circuit (e.g. by disconnecting from a load with OUTPUT ON). In this case D18 and D19 protect any voltage-sensitive load by limiting the output voltage to 5V. But before the voltage reaches this limit, the overvoltage protection circuit generates the LIM ST signal.

10.1.9.1 Guard Buffers

M1 guards out the leakage of D18 and D19 in normal operation, and protects against other leakage, by maintaining the output screens and shields around the output circuitry at the output potential. In addition to its bootstrap function, M7 also acts as a buffer for guards around the amplifier input, thus preventing any common-mode disturbances from affecting the performance of the main amplifier.

10.1.9.2 Overvoltage Detection

The output guard buffer M1 drives the overvoltage detection circuit. M15 divides the output voltage by two and acts as an inverting full-wave rectifier, accommodating AC and both polarities of DC. The full-wave rectified voltage at M15-14 thus increases negatively as the output voltage increases, charging C32 to its mean value at M15-10. M15-9 is biassed to -2.2V, so M15-8 reverse biasses D10 unless the terminal voltage exceeds 4.8V RMS, when M15-8 swings to the negative rail and pulls the LIM ST line to -15V (logic- \emptyset).

The diode D10 is part of a diode-OR gate, linking $\overline{\text{LIM ST}}$ to the $\overline{\text{LIM ST}}$ line, which enters the Reference Divider at J4-76. The CPU receives the $\overline{\text{LIM ST}}$ status signal via the SSDA serial interface, and if at logic-Ø presents the 'Error OL' message on the MODE display. If in the 100mA or 1A range, the Output is turned off and the DC precision reference is ramped to zero, to limit the power developed as heat within the instrument. Other sources and the effects of the $\overline{\text{LIM ST}}$ signal are described in *sub-section 7.12.7*.

10.2 RESISTANCE

10.2.1 INTRODUCTION

Eight standard resistors are mounted on the Current/Ohms Assembly, each being part of a combination whose total resistance is factoryadjusted to a value close to nominal. They are 4-wire connected to the instrument terminals by range-selection relays. Nominal values are 10Ω , 100Ω , $1k\Omega$, $10k\Omega$, $100k\Omega$, $1M\Omega$, $10M\Omega$ and $100M\Omega$.

10.2.2 RESISTOR CIRCUITS

10.2.2.1 4-Wire Connection Symmetry. (Circuit Diagram No. 430614 *Page 11.8-3*).

For any given resistor combination, the connections on the Hi side are made through contacts of the same relays used for the Lo side, except for the ' Ω OUTPUT' relays RL24 and RL25. This ensures that both sides of each resistor connect to the front panel terminals through the same number of similar thermal connections.

To achieve the low leakage required for the Megohm ranges, particularly for the $100M\Omega$ range, a further relay RL17 is used to isolate the parallel leakage paths of the lower range circuits.

The use of latching relays eliminates the heating effect from their solenoids. But it is important that all non-thermal relay contacts are made back-to-back to cancel thermal effects. Thus only the connections to non-latching relays RL24 and RL25 actually need to be back-to-back, although most others are.

This symmetrical, 4-wire arrangement transfers the stability and accuracy of each resistor to the front (or rear) panel terminals.

10.2.2.2 4-Wire Junctions and Pre-set Trimming.

R63, R64, R65 and R72 are 4-wire resistors, so for 10Ω - $10\kappa\Omega$ selections the 4-wire junction is at the standard resistor itself. These resistors are parallel-trimmed. R62, R74, R73 and R71 are two-wire resistors. For these higher resistance values, $100\kappa\Omega$, $1M\Omega$, $10M\Omega$ and $100M\Omega$, series trimming is used and the 4-wire junctions enclose the series chain.

Trimming resistors are selected and adjusted in the factory, in a carefully-controlled environment, against traceable standards.

10.2.3 METHODS OF CALIBRATION

10.2.3.1 Routine Autocalibration

The nominal value of each standard resistor is labelled below its RANGE key. When the key is pressed, the OUTPUT display does not show nominal; but instead gives the value measured at its most recent calibration. This is the main criterion for many users, rather than having the resistor internally trimmed to nominal. So routine recalibration consists of accurately measuring the resistor value and setting the display to read that measured value, without removing the instrument covers (*sub-section 1.2.10*). The factor which corrects the nominal value to the measured value is stored in non-volatile RAM on the Digital assembly.

During recalibration, if a user enters a value on the OUTPUT display which is outside the span of the calibration memory, the instrument displays "Error 6" (Section 1.2). As any resistor drift is normally just a fraction of the span, "Error 6" appears only when an erroneous value is entered, (eg. if a resistor's value has been changed by the stress of an overload).

10.2.3.2 Internal Adjustment

A severe overload can alter a resistor's value, possibly taking it out of its calibration memory span. To restore the value to one which can be entered from the front panel, each resistor combination includes an internal trimmer (*para 10.2.2.2*). A procedure for adjustment of the trimmers is given in *sub-section 1.5*, but this should be limited to values less than about 50ppm outside tolerance. If a resistor is found to be more than \pm 50ppm outside its tolerance, it is likely to be unserviceably damaged, so it is advisable to have such a resistor tested or replaced by an agent of Datron Instruments.

10.2.4 USE OF 'Remote Sense' KEY

10.2.4.1 4-wire/2-wire Display Values.

In Ω function, selection of Remote Sense mode (Key LED lit) displays the measured value for the 4-wire connection, but with the Remote Sense LED unlit, the 2-wire value is displayed.

10.2.4.2 Two-wire Connections.

To avoid the intrusion of extra thermal voltages, no additional switching is employed for selection of 2-wire connections. Users are recommended to connect only to the Hi/Lo terminals, so the 2-wire mode should be recalibrated at these terminals.

10.2.5 OHMS ZERO

With Ω function selected, pressing the zero key on the front panel closes the contacts of relay RL16. This provides a true 4-wire short, the existing resistor remaining connected.

If the Remote Sense LED is lit, the displayed value is zero and cannot be calibrated; but if unlit, the resistance of the short plus internal wiring can be measured and entered on the display, using four-wire measurement at the Hi and Lo terminals. Subsequently, each time the 'Zero' key is pressed in ' Ω ' function with the Remote Sense key LED unlit, this entered value will be displayed.

10.3 FUNCTION SWITCHING.

10.3.1 OUTPUT CONNECTIONS - FUNCTION ROUTING (Circuit Diagram 430614 Pages 11.8-1 and 11.8-3)

The PHI, PLO, SHI and SLO connections are routed via the Current/Ohms assembly, and it is there that they are switched between functions. The outputs of the three functions V, I and Ω are switched by separate relays onto the terminal lines (*Fig 10.4*):

Voltage Outputs

Relays RL8, RL9, RL24 and RL25 are de-energized as shown on *pages 11.8-1 and 11.8-3*. The DC or AC Voltage Power and Sense connections to the DC assembly are routed out to the I+, I-, Hi and Lo terminals via latching relay RL23 closed contacts.

NB If Option 20 is not fitted, the Current/Ohms Link pcb is fitted in its place to make direct connection from the DC assembly to the terminals (Section 3).

Current Outputs

Relay RL23 contacts are latched open; relays RL24 and RL25 are unenergized; relays RL8 and RL9 are energized to connect the output from the selected shunt to the PHI and PLO lines only.

Resistance

Relay RL23 contacts are latched open; relays RL8 and RL9 are unenergized; relays RL24 and RL25 are energized to connect the selected standard resistor to the four PHI, PLO, SHI and SLO lines, regardless of the state of Remote/Local switching. To avoid the intrusion of extra thermal voltages, no additional switching is employed for selection of 2-wire connections.



CURRENT/OHMS ASSEMBLY ANALOG CONTROL 10.4

INTRODUCTION 10.4.1

(Circuit Diagram 430614 Page 11.8-2)

10.4.1.1 Control Signals

The analog control signals are transferred into guard on the Reference Divider assembly, and latched as 'Q' outputs in the Serial/Parallel Data Converter. Offset positive logic is used: $logic-\emptyset = -15V$, logic-1 = 0V.

The signals enter the Current/Ohms assembly via J8 from the Mother assembly.

10.4.1.2 Types of Relays

Guarded Reed Relays

Relays RL2, 3, 4 and 5 are guarded reed relays activated and held on by 15V.

24V Relays

Relays RL 8, 9, 24 and 25 are 24V relays, activated during the 50ms UPD(IG) pulse by approx. 30V, but held on by 15V.

Polarized Relays

Relays RL1, 7, 10, 11, 12, 13, 14, 16, 17, 18, 19, 20, 23 and 26 are 6V latching relays, activated by approx. 7.5V; between M10-13 at -7.5V and either 0V or -15V from the drive output of the clamp assembly. These relays, strung out between the output of their bias amplifier (M10) and the Clamp assembly, are activated only during the 50ms UPD(IG) pulse. They are polarized bistable relays, which require no hold-on power.

LATCHING RELAYS AND CLAMPING 10.4.2

The Ohms and DC Current circuitry is mainly controlled by lowthermal relays, many contacts being fitted back-to-back to reduce temperature effects. For the fastest response, the output relays RL8, 9, 24 and 25 are not latched, but can trip out quickly if the power supply fails, removing any sensitive circuitry from the terminals.

All the other Ohms relays, the AC/DC Current changeover relays, 1A Range relay, and Voltage output relay are latched; allowing holdon without power, to minimize the internal temperature at their contacts. As they are polarized they need a bipolar actuating drive, which is provided by 'Tristate' relay drivers and a bias amplifier.

10.4.2.1 Latched Bistable Relays (Circuit Diagram 430614 page 11.8-2).

As can be seen from the circuit diagram on page 11.8-2, the relays are strung out between the output of their bias amplifier (-7.5V at M10-13) and the drive outputs from the Clamp assembly.

The bias amplifier M10 is a frequency-compensated voltage follower, buffering the tapping of attenuator AN5/R97. So one side of each relay is held permanently at -7.5V. The relay drivers on the Clamp assembly can provide outputs at 0V or -15V when enabled by the UPD(IG) pulse, but return to tristate when disabled. A relay is therefore driven to one or the other of its bistable states during update, then magnetically latched in the chosen state when the driver output returns to open-circuit.

All the latched relays except RL17 operate in the same polarity sense: when its driver output updates at logic-1 (0V), the relay latches to select its nominal function; for a logic-Ø (-15V) update, the function is deselected. For RL17 these conditions are reversed. In the analog circuit diagrams, the relay contacts are shown in their deselected state, equivalent to the un-energized state of a conventional non-latching relay. In the analog descriptions relays may be referred to as being 'energized' or 'un-energized'.

'Tristate' Relay Drivers 10.4.2.2 (Circuit Diagram 430669 Page 10-9).

The relay drivers (M1 and M3 on the Clamp assembly) are octal 'Tristate' buffers. Each chip is served by two inverted enable inputs on pins 1 and 19 (four buffers - half the chip - per enabling input).

Whenever a switching command has been received, the CPU performs a control data transfer and the UPD (IG) line from J8-60 is pulsed to -15V for 50ms.

Generally, the switching logic places a logic-1 (0V) on the input of selected drivers, and logic-Ø (-15V) on those whose function is not selected. Because all the buffers are non-inverting, during the update pulse a driver selects its function by setting its output voltage to 0V, deselecting by pulling its output voltage to -15V. The driver serving RL17 (M3-15/5) performs in reverse, J13-15 being pulled to logic-Ø to allow selection of the lower resistance ranges.

10.4.3 CLAMP ASSEMBLY

(Circuit Diagrams 430614 Page 11.8-2 and 430669 Page 10-9).

On the Current/Ohms Relay Drive Logic circuit diagram the Clamp assembly is shown in block form (*page 11.8-2*). Also, the pcb pin numbers correspond to the pin numbers of the buffer chips: J14 and J15 being the connections to M1 and M3 respectively. For signals crossing the block from bottom to top, the output of each non-

10.4.3.1 UPD(IG) Distribution

As the $\overline{UPD(IG)}$ signal is distributed as the 'enable' to 16 buffers, it is itself buffered by M16 at M16-3 before being fanned out. So the four $\overline{UPD(IG)}$ connections at the left of the block are inputs to four sets of four buffers.

10.4.3.2 Buffer Clamping

(Circuit Diagram 430669 Page 10-9).

The 40244 octal buffer can be sourced from several manufacturers. Some variants are protected against SCR avalanche if the output voltage were to exceed the rail voltage, but some are not. Each buffer drives its output into the solenoid of a relay, and is switched on and off by the update enable. The self inductance of the solenoid can generate back EMFs well in excess of the rail voltage, so to guard against the possibility of catastrophic failure, it was decided to provide external protection in the form of a clamp circuit.

On the Clamp assembly Q1, Q2, Q3 and Q4 form two power supplies, each delivering a regulated voltage of a diode-drop less than the rail voltage, called '+VE CLAMP' and '-VE CLAMP'.

A diode connected from the buffer output to each of the clamp lines allows the output voltage to rise to the rail voltage but not to exceed it (see Fig. 10.5).

inverting buffer is drawn opposite its input, so the function remains unchanged as it crosses the block. As a further aid to identification, the pins of any one buffer are numbered so that the input and output numbers add up to 20.



10.4.3.3 BCD - Decimal Decoder M2

The function of M2 is to decode the octal Ohms Ranging signal $R\Omega_{2-\emptyset}$ with the Ω ZERO signal, providing switching information for individual relays. To provide flexibility for other applications, the inputs and decoded outputs for M2 are taken out to pins of J18, the outputs being linked back to selected pins of J13 and J14. These connections are shown on *page 11.8-2*.

Refer to sub-section 10.4.6 and Table 10.3 for a discussion of the M2 decode and resultant relay operation.



CURRENT / OHMS CLAMP CIRCUIT Drawing 430669

10-9

10.4.4 V, I AND Ω FUNCTION SWITCHING

10.4.4.1 Function Relays

The Function relays are located at top right of the circuit diagram on page 11.8-2.

RL8 and RL9, when energized, select the Current function.

RL24 and RL25 select the Ohms function.

RL23 connects the Voltage outputs to the instrument terminals.

For the analog connections refer to sub-section 10.3.

10.4.4.2 Voltage Output

Selection of the DC or AC Voltage function at the front panel also deselects Current and Ohms functions in software. The \overline{I} FNCT and $\overline{\Omega}$ FNCT signals are set to logic-1, and decoded by M17-8, M16-10 and M16-11 to set the V OUTPUT signal to logic-1. This activates relay RL23, connecting the voltage output lines to the front panel terminals.

The IR_{2-Ø} code is '1,1,1', setting only M6 'Q7' (pin 4) output to logic-1. Thus the Current range relays RLs 2, 3 and 4 are all unenergized. Relays RL8 and RL9 are un-energized, disconnecting the current output and shorting it to the current common-I1. RL1 is latched in the $\overline{1A}$ position, selecting R79 in preference to R80; and RL5 connects the 10mA/100mA filter.

Since I FNCT is at logic-1, the DCI and ACI signals are at logic-Ø; relays RL7 and RL26 are un-energized, disconnecting the DC and AC references from the current circuitry.

(Refer to Circuit Diagram 430844 Pages 11.7-1 and 11.7-5) In the AC assembly, the logic-1 $\overline{I \text{ FNCT}}$ signal (J7-86) de-energizes RL9. This disconnects the ACI REF lines (J7-69 to J7-72) from the ACV lines. Thus the voltage to current converter (M8 on the Current/Ohms assembly) receives no input voltage, and so no current is generated. AC FNCT connects the ACV lines only for voltage ranges.

10.4.4.3 Current and Ohms Function Switching

Their Function selection logic is included later in the descriptions at sub-sections 10.4.5 and 10.4.6.

Function		Signals				Relays Activated				
	OFF	BARK	I FNCT		DCI	AC FNCT	Curre RL8 RL9	RL24 RL25	s Assembly RL23 RL7 RL26 (Latching Relays - * = Pin 1 at Logic-1)	AC Assembly RL9 RL10 RL2 RL2
DCI ACI	Ø	Ø Ø	Ø	1 1	1 Ø	1 1	*		*	*
DCV ACV	Ø	Ø Ø	1 1	1	Ø Ø	1 Ø			*	*
Ω	ø	Ø	1	Ø	Ø	1		*		

TABLE 10.1 CURRENT/OHMS ASSEMBLY - FUNCTION LOGIC

10.4.5 CURRENT SWITCHING LOGIC (Circuit Diagram 430614 Page 11.8-2)

10.4.5.1 'I OUTPUT' Relays RL8 and RL9

Whenever a switching command has been received, the CPU performs a control-data transfer and the $\overline{UPD(IG)}$ line from J8-60 is pulsed to logic-Ø for 50ms. Q1 and Q7 remain cut off until the pulse arrives. The pulse turns Q1 and Q7 on, applying +15V to the relays connected to Q1 collector.

Any selected relays are thus energized by 30V, but after the $\overline{UPD(IG)}$ pulse has ended they are held on by the 13.3V between -0.7V at the

cathode of D2 and -14V at the selected driver (M20) output. This method reduces the local heat, generated by energized relay solenoids, in the relay contacts.

The **IFNCT** and OFF signals are decoded so that RL8 and RL9 are energized only when the Current function has been selected and Output is ON.

(i.e. RL8/9 are energized if M16-4 [OFF-I FNCT] = logic-1).

10.4.5.2 'DCI' and 'ACI' Relays RL26 and RL7

The IFNCT, BARK and DC I signals are decoded so that RL7 and RL26 can be energized only when the Current function has been selected and the Watchdog has not BARKed.

Under these conditions; if DC Current is chosen, then the DC I signal is at logic-1, so M9-10 is also at logic-1 and RL7 closes its contacts to apply the DC Reference 'REF' to its voltage-to-current converter. If AC Current is chosen; DC I is at logic-Ø, so M9-9 goes to logic1 and RL26 closes its contact. This connects the output from its voltage-to-current converter M8 to the input of its current amplifier.

10.4.5.3 Current Range Relays RL1, 2, 3, 4 and 5

M12 is a Darlington open-collector inverting driver array. The relay drive logic places a logic-1 (0V) on the input of the selected drivers and logic- \emptyset (-15V) on those not required. A selected driver operates its relay by pulling its output to -14V.

The octal Current Ranging signal $IR_{2:\emptyset}$ is decoded by M6 to provide four individual outputs for Range relays:

Range	M6	Relay	Reference	Source
_	Output		DC	AC
1A	Q2	RL1	-2V to +2V	1V Range
100mA	Q3	RL3	-20V to +20V	10V Range
10mA	Q4	RL2	-20V to +20V	10V Range
1mA	Q5	RL4	-20V to +20V	10V Range
100µA	Q5	RL4	-2V to +2V	1V Range

The Q3 and Q4 decoded outputs for the 100mA and 10mA ranges are ORed at M17-6 to operate RL5, which introduces HF filter capacitor C49 on both these ranges.

RL1 is a bistable latching relay with a single operating solenoid. A logic-1 at pin 1 switches the 1A range on, and a logic- \emptyset switches it off. Normally pin 1 is floating on open collector, so the relay remains latched in one bistable state with its solenoid un-energized. During the 50ms UPD(IG) pulse, non-inverting buffer M1 on the Clamp assembly is enabled, allowing the M6 Q2 state to change RL1 over (if programmed), before the UPD(IG) pulse ends.

10.4.5.4 Current Zero-Output

DC Current Zero

The DC Current output can be continuously incremented between its negative and positive Full-Scale outputs. Thus zero output can be selected by operator-adjustment of the 'REF' value using the 'OUTPUT' keys, or pressing the 'Zero' key, which ramps REF to zero. The zero value is corrected during Routine Autocalibration.

AC Current Zero

For AC zero output, as each range operates only between 9% and 200% of nominal, zero cannot be selected by adjustment of the OUTPUT keys. The AC zero is normally obtained by using the 'Zero' key which, through software, disconnects the lines from the current generator to the I+ and I- terminals.

The 'OFF' signal is set to logic-1, and the IR_{2-Ø} code is 'Ø,Ø,Ø'. This sets all M6 outputs to logic-Ø, so the Current Range relays RLs 2,3 and 4, and the filter relay RL5, are all un-energized, and RL1 latches in the $\overline{1A}$ position (R79 is selected in preference to R80).

Relays RL8 and RL9 are de-energized by the OFF signal, to opencircuit the I+ and I- terminals, and short the current amplifier output to common-I1. While setting OFF to logic-1, the CPU also forces the Precision DC Reference to ramp down to zero, so the AC reference voltage also falls to zero, and the current generator has no input. Thus the high current amplifier is not trying to produce an output current, and will not be damaged.

Function	Range	Range Code	M6 Output Pins	Relays Activated	
		IR _{2-Ø} IR ₂ IR ₁ IR _Ø	Q2 Q3 Q4 Q5 Q7 2 15 1 6 4	RL1 RL1 RL2 RL3 1+ 1- 12- 12+ (Latching)	RL4 RL5 RL8 RL9
V or Ω	N/A	1 1 1	1	*	*
DCI or ACI	100µA 1mA 10mA 100mA 1A	1 Ø 1 1 Ø 1 1 Ø Ø Ø 1 1 Ø 1 Ø	1 1 1 1	* * * * * * *	* * * * * * * * *
ACI ZERO	Any	ØØØ		*	

TABLE 10.2 CURRENT RANGING LOGIC

10.4.6.1 Output Switching.

Whenever a switching command has been received, the CPU performs a control-data transfer and the $\overline{UPD(IG)}$ line from J8-60 is pulsed to logic-Ø for 50ms. Q1 and Q7 remain cut off until the pulse arrives. The pulse turns Q1 and Q7 on, applying +15V to the relays connected to Q1 collector.

Any selected relays are thus energized by 30V, but after the $\overline{UPD(IG)}$ pulse has ended they are held on by the 13.3V between -0.7V at the cathode of D2 and -14V at the selected driver (M20) output. This method reduces the local heat, generated by energized relay solenoids, in the relay contacts.

The $\overline{\Omega \text{ FNCT}}$, BARK and OFF signals are decoded so that RL24 and RL25 are energized only when the Ohms function has been selected, Output is ON and the Watchdog has not barked.

(i.e. If M16-9 $[\overline{OFF} \cdot \Omega FNCT \cdot \overline{BARK}] = \text{logic-1}$, RL24 and RL25 are energized).

10.4.6.2 Range Switching

Range control data is input as a 3-bit code on ΩR_{\emptyset} , ΩR_1 and ΩR_2 lines. The bit-pattern is decoded by M2 in the Clamp assembly to activate the correct relay(s) for the selected range. The resulting variants are listed in *Table 10.3* against range selections.

Relay RL17 is activated to connect the lower Ohms ($<1M\Omega$) ranges to the output line only when the Megohm ranges are not activated. This reduces the parallel leakage (*para 10.2.2.1*). NOR gate M19-6 combines the signals which will activate RL17; bearing in mind that the polarized RL17 connections between its driver and the -7.5V rail are the reverse of all the other latching relays. Thus it closes its contacts when M19-6 is at logic- \emptyset (-15V), **not** logic-1 (0V).

The signal states which cause RL17 to close its contacts are:

	$\overline{\Omega FNCT}$	- logic-1	(Ohms function not selected);
or	Ω R2	- logic-Ø	$(10\Omega, 100\Omega, 1k\Omega, \text{ or } 10k\Omega \text{ selected});$
or	ΩZERO	- logic-1	(Ohms Zero selected);
or	J18-1	- logic-1	(Clamp assembly M2 Q4 @ logic-1
			- $100k\Omega$ range selected).

10.4.6.3 Ohms Zero.

The $\overline{\Omega}$ FUNCT and Ω ZERO signals are NORed by M19-10 and inverted by M17-12 so that RL16 is activated either when the Ohms function has been selected and the Zero Key has been pressed, or at times when the Ohms function is not selected.

Range	(9	nge C ΩR _{2-Ø} ΩR ₁		M2 'Q' Output (Clamp Assembly)	Relays Ac (All latching		
10Ω 100Ω 1kΩ 10kΩ 100kΩ 1MΩ 10MΩ 100MΩ	Ø Ø Ø 1 1 1	Ø Ø 1 Ø Ø 1 1	Ø 1 Ø 1 Ø 1	QØ Q1 Q2 Q3 Q4 Q5 Q6 Q7	RL13 RL10 RL14 RL12 RL11 RL20 RL19 RL18))))))))	Each relay selects when pin 1 = Logic-1 (0V)
Ω Zero	(All	Rang	e relays	deselected)	RL16		Relay selects when pin 1 = Logic-1 (0V)
Ranges <	:1 Μ Ω (exclue	ding Ω]	Zero)	RL17		Relay selects when pin 12 = Logic-1 (0V)

TABLE 10.3 OHMS RANGING LOGIC

10.4.7 DEFAULT AND STATUS LOGIC

10.4.7.1 'OFF'

The OFF signal is combined with the $\overline{I \text{ FNCT}}$ and $\overline{\Omega \text{ FNCT}}$ signals to ensure that when the instrument OUTPUT OFF key is pressed, the selected function's circuitry is disconnected from the terminals. For Current outputs, RL8 and RL9 disconnect the terminals from the current output; and for Resistance, RL24 and RL25 disconnect the standard resistor.

10.4.7.2 'BARK'

The BARK signal is combined with the $\overline{\Omega \text{ FNCT}}$ and DC I signals to ensure that when the Watchdog barks, the selected function is disabled. For DC Current outputs, RL7 disconnects the REF signal from the High-current V-to-I converter; for AC Current outputs, RL26 disconnects the drive from the AC reference V-to-I converter to the High current amplifier; and for Resistance, RL24 and RL25 disconnect the standard resistor.

The effects of BARK DELAYED follow after 47ms.

10.4.7.3 'BARK DELAYED'

If the Watchdog is activated, the BARK signal is generated, and 47ms later all outputs from the Control Data latches in the Reference Divider are "Tristated' by the 'BARK DELAYED' signal. On the Current/Ohms assembly, this allows the pull-up resistors (AN1) and pull-down resistors (AN3) to become effective. At the same time the BARK DELAYED signal sets a -15V pulse on the UPD (IG) line for 1.5 seconds (M41 on page 11.4-5), to ensure that the latching relays on the DC and Current/Ohms assemblies will respond to the default state.

The full effect of the default is that relays RL5, RL16, RL17 and RL23 are activated, the remainder are not:

The Current and Ohms circuits are disconnected from the terminals, but relay RL23 connects the Power and Sense lines from the DC assembly to the terminals. However, on the DC assembly the same default has disconnected the voltage output from the lines.

The Current ranges are deselected, but relay RL5 holds the HF filter in circuit.

All Ohms standard resistors are deselected as well as disconnected from the terminals; the 4-wire Ohms-Zero short is activated, but is also isolated from the instrument terminals by RL24 and RL25.

As the Watchdog detects certain malfunctions in processor or Analog Control transfer operation, the default is a safe holding state, and subsequent changes will depend on the reaction of the CPU to the event. The Watchdog is described in *sub-section* 6.4.6.

10.4.7.4 'I/Ω ST'

The I/Ω ST line at J8-98 is pulled down to -15V (logic-Ø) for as long as the Current/Ohms assembly is fitted in the instrument. This state is passed back via the Reference Divider (J4-68) and the SSDA serial link to the CPU (Circuit Diagram 430652 page 11.4.4). Thus the CPU recognizes that the Current/Ohms assembly is fitted, and can operate the appropriate programs.

.

DATRON INSTRUMENT FAILURE REPORT

(This form must accompany all warranty claims.)

Da	ate
Submitted by (Name)	
Name of Company	
Address	
Datron Instrument Model No.	
Datron Instrument Serial No.	
Date of purchase (if known)	
Customer Order Number	
Datron Sales/Service Center	

Symptoms of Failure

Please describe the symptoms of failure, including any relevant diagrams (use a separate sheet if necessary).

TERMS AND CONDITIONS OF SALE

1. GENERAL

The acceptance of a quotation, of any goods supplied, advice given or service rendered includes the acceptance of the following terms and conditions and no variation of or addition to the same shall be binding upon us unless expressly agreed in writing by us. Any order shall be subject to our written acceptance.

2. QUOTATION

Unless previously withdrawn our quotation is open to acceptance in writing within the period stated or where no period is stated within thirty (30) days after its date. We reserve the right to correct any errors or omissions in our quotation. Unless otherwise stated all quotations are firm and fixed. The prices quoted are based on manufacture of the quantity and type ordered and are subject to revision when interruptions, engineering changes or changes in quantity are caused or requested by the customer.

3. LIABILITY FOR DELAY

Any delivery times quoted are from the date of our written acceptance of any order and on receipt of all information and drawings to enable us to put the work in hand. Where delivery is to take place by instalments each such instalment shall constitute a separate contract. We will use our best endeavours to complete delivery of the goods or services in the period stated but accept no liability in damages or otherwise for failure to do so for any cause whatsoever. In all cases of delay the delivery time shall be extended by reasonable period having regard to the cause of delay.

4. PAYMENT

Payment shall be made net cash within thirty (30) days of delivery or in accordance with the payment terms set out in the quotation. Unless specifically stated to the contrary payment shall be in pounds sterling. In the event of any payment to us being overdue we may without prejudice to any other right suspend delivery to you or terminate the contract and/or charge you simple interest on overdue amounts at the rate of 2.5% above the ruling Bank of England Minimum Lending Rate. No payment to us shall in any circumstance be offset against any sum owing by us to you whether in respect of the present transaction or otherwise.

5. INSPECTION & TEST

All goods are fully inspected at our works and where practicable subjected to our standard tests before despatch. If tests are required to be witnessed by your representative notice of this must be given at the time of placing the order and notice of readiness will then be given to you seven (7) days in advance of such tests being carried out. In the event of of any delay on your part in attending such tests or in carrying out inspection by you after seven (7) days notice of readiness the tests will proceed in your absence and shall be deemed to have been made in your presence and the inspection deemed to have benn made by you. In any event you shall be required promptly after witnessing a test or receiving test results of witnessed or unwitnessed tests to notify us in writing of any claimed defects in the goods or of any respect in which it is claimed that the goods do not conform with the contract. Before you become entitled to reject any goods we are to be given reasonable time and opportunity to rectify them. You assume the responsibility that the goods stipulated by you are sufficient and suitable for your purpose and take all steps to ensure that the goods will be safe and without risk to health when properly used. Any additional certification demanded may incur extra cost for which a special quotation will be issued.

6. DELIVERY AND PACKING

All shipments are, unless otherwise specifically provided, Ex-works which is the address given on the invoice. An additional charge will be made for carriage and insurance as necessary with the provision that all shipments shall be insured and this insurance expense shall be paid by the purchaser. Where special domestic or export packing is specified a charge will be made to cover the extra expense involved.

7. DAMAGE IN TRANSIT

Claims for damage in transit or loss in delivery of the goods will only be considered if the carriers and ourselves receive notice of such damage within seven (7) days of delivery or in the event of loss of goods in transit within fourteen (14) days of consignment.

8. TRANSFER OF PROPERTY & RISK

Title and property of the goods shall pass when full payment has been received of all sums due to us whether in respect of the present transaction or not. The risk in the goods shall be deemed to have passed on delivery.

9. WARRANTY

We agree to correct, either by repair, or at our election, by replacement, any defects of material or workmanship which develop within the warranty period specified in the sales literature or quotation after delivery to the original purchaser. All items claimed defective must be promptly returned to us carriage paid unless otherwise agreed no warranty is made concerning components or accessories not manufactured by us. We will be released from all obligations under warranty in the event of repairs or modifications made by persons other than our own authorised service personnel unless such repairs are made with our prior written consent.

10. PATENTS

We will indemnify you against any claim of infringement of Letters Patent, Registered Design, Trade Mark or Copyright (published at the date of the contract) by the use or sale of any goods supplied or service rendered by us to you and against all costs and damages which you may incur and for which you may become liable in any action for such infringement. Provided always that this indemnity shall not apply to any infringement which is due to our having followed a design or instruction furnished or given by you or to the use of such goods or service in association or combination with any other article, material or service not supplied by us. This indemnity is conditional on your giving to us the earliest possible notice in writing of any claim being made or action threatened or brought against you and on your permitting us at our own expense to conduct litigation that may ensue and all negotiations for a settlement of the claim or action. You on your part warrant that any design or instruction furnished or given by you shall not cause us toinfringe any Letter Patent, Registered Design, Trade Mark or Copyright in the execution of your order.

11. DOCUMENTATION

All drawings, plans, designs, software specifications, manuals and technical documents and information supplied by us for your use or information shall remain at all times our exclusive property and must not be copied, reproduced, transmitted or communicated to a third party without our prior written consent.

12. FRUSTRATION

If any contract or any part of it shall become impossible of performance or otherwise frustrated we shall be entitled to a fair and reasonable proportion of the price in respect of the work done up to the date thereof. For this purpose any monies previously paid by you shall be retained against the sum due to us under this provision. We may dispose of the goods as we think fit due allowance being made to you for the net proceeds thereof.

13. BANKRUPTCY

If the purchaser shall become bancrupt or insolvent, or being a Limited Company commence to be wound up or suffer a Receiver to be appointed, we shall be at liberty to treat the contract as terminated and be relieved of further obligations. This shall be without prejudice to our right to claim for damages for breach of contract.

14. LEGAL INTERPRETATION

Any contract will be deemed to be made in England and shall be governed and construed for all purposes and in all respects in accordance with English Law and only the Courts of England shall have jurisdiction.



Datron Sales and Service Representatives Worldwide

COUNTRY and REPRESENTATIVE	Telephone	Telex	Fax
AUSTRALIA Scientific Devices Pty. Ltd 2 Jacks Road, South Oakleigh, Victoria 3167	3 579 3622	AA32742	3 579 0971
AUSTRIA Walter Rekirsch Elektronisch Geraete GmbH Obachgasse 28, A-1220 Wien	& Co. 222 253626	134759	222 2572 75
BELGIUM Air-Parts International B. V. Avenue Huart-Hamoir, 1-Box 34, 1030 Bruxelles	2 241 6460	25146 AP1 B	2 241 8130
BRAZIL Comercial Goncalves Rua Deocleciana, 77, Cep 01106 Ponte Pequena, Sao Paulo SP	11 2294044	22104 34272	
CHINA Tianjin Zhong Huan Scientific Instruments Co No. 59 Zhao Jia Chang Street, Hong Qiao Section, Tianjin	o rp. Tianjin 753732		
DENMARK Instrutek A/S, Christiansholmsgade 8700 Horsens	5 611100	61656	5 615 658
EASTERN EUROPE Amtest Associates Ltd Amtest House, 75-79 Guildford Street, Chertsey, Surrey KT16 9AS, England	0932 568355	928855	0932 561919
EGYPT & MIDDLE EAST EPIC 20-22 Ashmoun St, PO Box 2682, Horriya, Heliopolis	2 661767 2 669861	23033 CHAKA UN 23315 EPIC UN	2 662839 2 668924
FINLAND Profelec OY PO Box 67, 00421 Helsinki 42	0 566 4477	125225 PROFE SF	0 566 2998

4708 Calibration and Servicing Handbook

Sales and Service

COUNTRY and REPRESENTATIVE	Telephone	Telex	Fax
FRANCE M. B. Electronique 606 Rue Fourny, Zi de Buc, 78530 Buc	1 39 568131	695414	1 39 565344
WEST GERMANY WAVETEK Electronics GmbH Freisinger Straße 34, 8045 Ismaning	0 89 96 09 49-0	5 212 996 WVTK D	0 89 96 71 70
GREECE American Technical Enterprises SA PO Box 3156 39, Agiou Konstantinou Street, Athens 10210.	5240620 5240740	216046 ATE GR	5249995
HONG KONG Eurotherm (Far East) Ltd 18/F., Gee Chang Hong Centre, 65 Wong Chuk Hang Road, Hong Kong	5 8140311 (Sales) 5 546391 (Service)	72449 EFELD HX 72449 EFELD HX	5 8735974 5 8700497
INDIA Technical Trade Links 42, Navketan Estate, Mahakali Caves Road, Andheri (East), Post Box No. 9447, Bombay 400 093	22 6322412	1179261 TTL IN	9122 634 2204
IRELAND Euro Electronic Systems Unit 3, Greenmount House, Greenmount Office Park, Harolds Cross, Dublin BW.	0001 535955		0001 534229
ISRAEL DAN-EL Technologies Office 60, Pinkas St. Tel-Aviv 62151.	3 453157	342105	3 459281
ITALY(1) Sistrel SPA Via Pellizza da Volpedo 59 20092 Cinisello Balsamo, Milano	02 618 1893	334643	02 618 2440
ITALY(2) Sistrel SPA Viale Erminio Spalla 41 00142 Roma	06 504 0273	625857	06 504 0067
ITALY(3) Sistrel SPA Via Cintia Parco S. Paolo 35 80126 Napoli	081 767 9700		081 766 1361
JAPAN G & G Japan Inc No. 406, 12-14, 4-Chome, Hongoh, Bunkyo-ku, Tokyo	3 8130971	2722884 ICHAIN J	3 8159216

COUNTRY and REPRESENTATIVE	Telephone	Telex	Fax
KOREA Sama Trading Corporation CPO Box 2447, Seoul	2 733 9336	K26375 SAMATR	2 733 8481
MALAYSIA TME Systems Pte Ltd 21 Moonstone Lane, No. 06-01, Poh Leng Building, Singapore 1232	286 4608	786 37545	288 5935
MOROCCO Minhol SA 64 Rue El Mortada, Casablanca 02.	254945	24064	254969
NETHERLANDS Air Parts International BV PO Box 255, 12 Kalkovenweg, 2400 AG Alphen aan den Rijn	1720 43221	39564	1720 20651
NEW ZEALAND G. T. S. Engineering Ltd 5 Porters Avenue, Eden Terrace, PO Box 9613 Newmarket AUCKLAND	9 392 464		9 392 968
NORWAY Morgenstierne & Co. Olaf Helsets vei 1, P.O. box 15 - Bogerud N-0621 Oslo 6	2 289490	71719 MOROF N	2 289494
PORTUGAL Decada SA Rua Margarida, Palla. 11, 1495 Alges.	1 4103420	24476 ESPEC P	1 4101844
SAUDI ARABIA Electronic Equipment Marketing PO Box 3750, Riyadh 11481,	1 4771650	401120	1 4785140
SINGAPORE Mecomb Singapore Ltd Sime Darby Centre, 895 Dunearn Road, 04-2 Singapore 2158	469 8833	RS 23178	467 1905
SOUTH AFRICA Altech Instruments (Pty) Ltd PO Box 39451, Wynberg 2018	11 887 7455	422033	
SPAIN ESSA (Equipos y Systemas SA) C/Apolonio Morales 13-B, Madrid 16	1 458 0150	831 42856	

4708 Calibration and Servicing Handbook

Sales and Service

COUNTRY and REPRESENTATIVE	Telephone	Telex	Fax
SWEDEN Ferner Electronics AB Snormakarvagen 35, Box 125, S-16126 Stockholm-Bromma	8 802540	10312 FERNER S	8 250226
SWITZERLAND			
Kontron Electronic AG Bernerstrasse-Süd 169, 8048 Zurich	1 435 4111	822196 + KOEL CH	1 432 2464
TAIWAN			
Evergo Corporation Room A, 9th Floor, 305 Section, 3 Nan King East Road, P. O. Box 96-546, Taipei	2 7150283/4/5	27027 EVERGOEC	2 7122466
UNITED KINGDOM			
Datron Instruments Ltd Hurricane Way, Norwich Airport, Norwich, Norfolk NR6 6JB, England	0603 404824	975173	0603 483670
UNITED STATES of AMERICA Datron Instruments Inc c/o Wavetek RF Products Inc. 5808 Churchman Bypass, Indianapolis, Indiana 46203	(317) 780 - 7 1	TWX (810) 341 3226	(317) 788 5999
Wavetek Northeast Area Sales 1 Executive Blvd. Suite 206, Suffern New York 10901	(914) 357 5544		(914) 357 5609
Wavetek Western Area Sales 9045 Balboa Avenue, San Diego, California 92123	(619) 565 9234	TWX (910) 335 2007	(619) 565 9558

For customers in countries not listed please contact DATRON INSTRUMENTS in the United Kingdom:

Datron Instruments Ltd			
Hurricane Way, Norwich Airport,	0603 404824	975173	0603 483670
Norwich, Norfolk NR6 6JB, England			

Datron Handbook Advice

Model 4708 -Calibration and Servicing Handbook Vol. 1 Part No: 850246 Issue: 1



These advice sheets apply only to the instrument whose serial number is given above.

Introduction

Pre-Calibration - Improved Procedure

In Section 1, Sub-section 1.6.2; page 1-35 deals with the pre-calibration of the Full Range : 10% Full Range ratio. This addendum introduces and improved procedure for this pre-calibration, by providing a revised page 1-35.

The Volume 1 of the Calibration and Servicing Handbook for Model 4708 contains technical circuit descriptions.

AC 1V Buffer - Increased Output Current Capability

Section 9 describes the Amplitude Control System, and Sub-section 9.3 deals with the AC 1V Buffer. Paras 9.3.1.2 and 9.3.1.3 on page 9-16 refer to current levels in the AC 1V Buffer stage, and to the threshold levels of the output current detector circuit.

This addendum corrects these current levels for an upgraded output capability of 50mA from the 1V Buffer, with consequent changes to the overcurrent threshold levels.

The effects of this upgrade are to generate the Error OL fault condition at a higher output current threshold on the 1V AC range than hitherto.

In Section 2, (Page 2-8) the diagnostic guide for Error OL is amended by this addendum.

AC 1000V Range - Improvement to HF Transformer Performance

In Section 9, Sub-section 9.7 deals with the AC 1000V Range. Paras 9.7.5.2 on page 9-16 refer to selection of the appropriate stepup HF transformer.

This addendum adds a new paragraph 9.7.5.4, dealing with the introduction of a high wattage damping resistor to counter possible resonances in the 750V secondary of the HF Transformer.

This upgrade affects the dismantling and reassembly of the LF and HF Transformer Assemblies.

In Section 3, (Pages 3-10 and 3-11) the dismantling and reassembly procedures are amended by this addendum.

Options

The 4708 offers optional functions to suit user requirements.

Contract No. F33659-90-C0065 specifies AC voltage (Option 20) and AC Current (Option 30) functions only.

This handbook provides information on the whole range of options provided for the instrument. Users are therefore requested to ignore information related to options which were not purchased.

Specifically:

Because Option 10 was not ordered, the DC Assembly (part no. 400536, subsection 11.5) is not fitted in this instrument. Instead, the Output Control Assembly (400909; 11.5), resides in the same PCB slot.

Option 30 can cover three functions: DC Current, AC Current and Resistance; depending on other options fitted. If Resistance is ordered, the 'Current/Ohms' PCB Assembly (part no. 400614; 11.8) is used. Because Resistance was not ordered, the Current Option PCB Assembly (401008; 11.8) is fitted in this instrument. This provides AC Current function, in conjunction with Option 20. All references to 'Current/Ohms Assembly' and part no. '400614' should be read as 'Current Option Assembly' and part no. '401008'

The above minor changes are detailed in the two data pages attached to this sheet.

Checked by:

Chatte

Date: 22nd May 92

Addendum A to 850246-1.0



DANGER HIGH VOLTAGE



THIS INSTRUMENT IS CAPABLE OF DELIVERING A LETHAL ELECTRIC SHOCK] when connected to a high voltage source





FRONT or REAR terminals carry the Full Input Voltage THIS GAN KILL I

Guard terminal is sensitive to over-voltage It can clamage your Instrument !

Unless you are sure that it is safe to do so, DO NOT TOUCH the I+ I= HI or Lo leads and terminals

DANGER

PART 3

REFERENCE

SECTION 11

Servicing Diagrams

SECTION 12

•

Component Lists

SECTION 11 4708 SERVICING DIAGRAMS



FIG. 11.1 ASSEMBLY LOCATIONS WITH INDEX

SECTION 11 4708 SERVICING DIAGRAMS

Contents

Front Assembly	
Keyboard Encoder and LED Driver	11.1-1
Display Driver High Voltage	11.1-2
Digital Assembly	
Display Multiplexing Logic	11.2-1
Microprocessor	11.2-2
Memory and Battery Backup	11.2-3
IEEE 488 Interface	11.2-4
I-C Power Supplies	11.2-5
Analog Interface Assembly	
Lower Reference Divider Counter	11.3-1
Upper Reference Divider Counter	11.3-2
Master Clocks and Analog Control Serial Link	11.3-3
Frequency Lock, Watchdog Driver and I-C Power Supplies	11.3-4
Reference Divider Assembly	
Most-Significant Switch and Filter	11.4-1
Least-Significant Switch and Filter	11.4-2
Summing Amplifier	11.4-3
Serial/Parallel Data Converter	11.4-4
Out/In Guard Interface and Watchdog	11.4-5
Power Supplies	11.4-6
Calibrates Bafaranaa Assambly	
Calibrator Reference Assembly	
Calibrator Reference Assembly	11.4-7
DC Assembly	
DC Assembly	
100mV, 1V, 10V, 100V and 1kV Outputs Output Switching and Overload Sense	11.5-1
Relay Drive Logic	11.5-2 11.5-3
Power Supplies	11.5-3
DC Clamp	11.5-5
	11.0-0
Output Control Assembly	
Output Switching and Overload Sense	11.5-6
Relay Drive Logic	11.5-7
Power Supplies	11.5-8
Sine Source Assembly	
Sine Oscillator	11.6-1
Oscillator Amplitude-Detector and Reference	11.6-2
VCA, 1V Buffer and Current Detector	11.6-3
Digital Synthesizer	11.6-4
Frequency Range Dividers, Control Logic and Power Supplies	11.6-5
AC Assembly	
Switching Overview	11.7-1
Sense Amplifier and Reference Inverter	11.7-2
Outrai Sing, Constant and Timing Lasis	11.7-3
Quasi-Sine Generator and Timing Logic	11.7-4
Quasi-Sine Generator and Timing Logic AC/DC Transfer Detector and Integrators	
Quasi-Sine Generator and Timing Logic AC/DC Transfer Detector and Integrators Relay Drive Logic and Power Supplies	11.7-5
Quasi-Sine Generator and Timing Logic AC/DC Transfer Detector and Integrators	11.7-5 11.7-6
Quasi-Sine Generator and Timing Logic AC/DC Transfer Detector and Integrators Relay Drive Logic and Power Supplies Phase Detector & Integrator and Power Supplies	
Quasi-Sine Generator and Timing Logic AC/DC Transfer Detector and Integrators Relay Drive Logic and Power Supplies Phase Detector & Integrator and Power Supplies Current / Ohms Assembly	11.7-6
Quasi-Sine Generator and Timing Logic AC/DC Transfer Detector and Integrators Relay Drive Logic and Power Supplies Phase Detector & Integrator and Power Supplies Current / Ohms Assembly Voltage-to-Current Converter	11.7-6
Quasi-Sine Generator and Timing Logic AC/DC Transfer Detector and Integrators Relay Drive Logic and Power Supplies Phase Detector & Integrator and Power Supplies Current / Ohms Assembly Voltage-to-Current Converter Logic and Relay Drive	11.7-6 11.8-1 11.8-2
Quasi-Sine Generator and Timing Logic AC/DC Transfer Detector and Integrators Relay Drive Logic and Power Supplies Phase Detector & Integrator and Power Supplies Current / Ohms Assembly Voltage-to-Current Converter Logic and Relay Drive Standard Resistors and Switching	11.7-6 11.8-1 11.8-2 11.8-3
Quasi-Sine Generator and Timing Logic AC/DC Transfer Detector and Integrators Relay Drive Logic and Power Supplies Phase Detector & Integrator and Power Supplies Current / Ohms Assembly Voltage-to-Current Converter Logic and Relay Drive	11.7-6 11.8-1 11.8-2
Quasi-Sine Generator and Timing Logic AC/DC Transfer Detector and Integrators Relay Drive Logic and Power Supplies. Phase Detector & Integrator and Power Supplies Current / Ohms Assembly Voltage-to-Current Converter Logic and Relay Drive Standard Resistors and Switching Current / Ohms Clamp	11.7-6 11.8-1 11.8-2 11.8-3
Quasi-Sine Generator and Timing Logic AC/DC Transfer Detector and Integrators Relay Drive Logic and Power Supplies Phase Detector & Integrator and Power Supplies Current / Ohms Assembly Voltage-to-Current Converter Logic and Relay Drive Standard Resistors and Switching Current / Ohms Clamp	11.7-6 11.8-1 11.8-2 11.8-3 11.8-4
Quasi-Sine Generator and Timing Logic AC/DC Transfer Detector and Integrators Relay Drive Logic and Power Supplies Phase Detector & Integrator and Power Supplies Current / Ohms Assembly Voltage-to-Current Converter Logic and Relay Drive Standard Resistors and Switching Current / Ohms Clamp Power Amplifier Assembly Block Diagram	11.7-6 11.8-1 11.8-2 11.8-3 11.8-4 11.9-1
Quasi-Sine Generator and Timing Logic AC/DC Transfer Detector and Integrators Relay Drive Logic and Power Supplies Phase Detector & Integrator and Power Supplies Current / Ohms Assembly Voltage-to-Current Converter Logic and Relay Drive Standard Resistors and Switching Current / Ohms Clamp Power Amplifier Assembly Block Diagram 10V and 1kV Amplifiers	11.7-6 11.8-1 11.8-2 11.8-3 11.8-4 11.9-1 11.9-2
Quasi-Sine Generator and Timing Logic AC/DC Transfer Detector and Integrators Relay Drive Logic and Power Supplies Phase Detector & Integrator and Power Supplies Current / Ohms Assembly Voltage-to-Current Converter Logic and Relay Drive Standard Resistors and Switching Current / Ohms Clamp Power Amplifier Assembly Block Diagram 10V and 1kV Amplifiers 100V Amplifier	11.7-6 11.8-1 11.8-2 11.8-3 11.8-4 11.9-1
Quasi-Sine Generator and Timing Logic AC/DC Transfer Detector and Integrators Relay Drive Logic and Power Supplies Phase Detector & Integrator and Power Supplies Current / Ohms Assembly Voltage-to-Current Converter Logic and Relay Drive Standard Resistors and Switching Current / Ohms Clamp Power Amplifier Assembly Block Diagram 10V and 1kV Amplifiers	11.7-6 11.8-1 11.8-2 11.8-3 11.8-4 11.9-1 11.9-2 11.9-3

Out-guard Power Supply Assembly Main Digital Supply, Display Supply and Common Mode Null	11.10-1
In-guard Power Supply Assembly	
Common-2 Supplies and Current Option Supply	11.11-1
Reference Common-4 and ±8V Common-2 Supplies	11.11-2
±38V Power Supply Assembly	
±38V Power Supply with Mother Assembly Components	11.12-1
Heatsink Assemblies	
Output Power Amplifier (Positive Half)	11.13-1
Output Power Amplifier (Negative Half)	11.13-2
±400V(2)B Regulator; Current Option Output Stage	11.13-3
High Voltage Assembly	
High Voltage Switching and Logic	11.14-1
Constant Current Source Assembly	11.14-2
Transformer Assemblies	
Mains (Line) Transformer	
L.F. and H.F. Transformer Assemblies	11.15-1
	11.15-2
Mother Assembly (Edge Connector Pin Index with each Layout Drawing)	
Sheet 1	11.16-1
Sheet 2	11,16-2
Sheet 3	
Sheet 4	11.16-3
Sheet 5	11.16-4
	11.16-5
Interconnections	
Circuit Diagrams Sheets 1 and 2	11.17-1
Interconnection Assembly	
Connections with Power Input Module and Mains Transformer	11.17-2
Terminal Board Assembly	
Sheet 1	11.17-3
Instrument Assembly	
4708 Sheet 1	44 40 4
	11.18-1
	11.10-1
Main Assembly Layout Drawings	11.10-1
Main Assembly Layout Drawings Sheet 1	11.18-1
Main Assembly Layout Drawings	
Main Assembly Layout Drawings Sheet 1 Sheets 2 and 3	11.18-1
Main Assembly Layout Drawings Sheet 1 Sheets 2 and 3 Chassis Assembly Layout Drawings	11.18-1 11.18-2
Main Assembly Layout Drawings Sheet 1 Sheets 2 and 3 Chassis Assembly Layout Drawings Sheets 1 and 2	11.18-1
Main Assembly Layout Drawings Sheet 1 Sheets 2 and 3 Chassis Assembly Layout Drawings Sheets 1 and 2 Sheets 3 and 4	11.18-1 11.18-2
Main Assembly Layout Drawings Sheets 1 Sheets 2 and 3 Chassis Assembly Layout Drawings Sheets 1 and 2 Sheets 3 and 4 Sheets 5 and 6	11.18-1 11.18-2 11.18-3
Main Assembly Layout Drawings Sheet 1 Sheets 2 and 3 Chassis Assembly Layout Drawings Sheets 1 and 2 Sheets 3 and 4	11.18-1 11.18-2 11.18-3 11.18-4
Main Assembly Layout Drawings Sheet 1 Sheets 2 and 3 Chassis Assembly Layout Drawings Sheets 1 and 2 Sheets 3 and 4 Sheet 5 and 6 Sheet 7	11.18-1 11.18-2 11.18-3 11.18-4 11.18-5
Main Assembly Layout Drawings Sheet 1 Sheets 2 and 3 Chassis Assembly Layout Drawings Sheets 1 and 2 Sheets 3 and 4 Sheets 5 and 6 Sheet 7	11.18-1 11.18-2 11.18-3 11.18-4 11.18-5
Main Assembly Layout Drawings Sheet 1 Sheets 2 and 3 Chassis Assembly Layout Drawings Sheets 1 and 2 Sheets 3 and 4 Sheet 5 and 6 Sheet 7	11.18-1 11.18-2 11.18-3 11.18-4 11.18-5
Main Assembly Layout Drawings Sheets 1 Sheets 2 and 3 Chassis Assembly Layout Drawings Sheets 1 and 2 Sheets 3 and 4 Sheets 5 and 6 Sheet 7	11.18-1 11.18-2 11.18-3 11.18-4 11.18-5 11.18-6
Main Assembly Layout Drawings Sheet 1 Sheets 2 and 3 Chassis Assembly Layout Drawings Sheets 1 and 2 Sheets 3 and 4 Sheets 5 and 6 Sheet 7 Rear Panel Assembly Panel Assembly Option Fitting Instructions	11.18-1 11.18-2 11.18-3 11.18-4 11.18-5 11.18-6 11.18-6
Main Assembly Layout Drawings Sheet 1 Sheets 2 and 3 Chassis Assembly Layout Drawings Sheets 1 and 2 Sheets 3 and 4 Sheets 5 and 6 Sheet 7 Rear Panel Assembly Rear Panel Assembly Option Fitting Instructions Option 20:	11.18-1 11.18-2 11.18-3 11.18-4 11.18-5 11.18-6 11.18-6 11.18-6
Main Assembly Layout Drawings Sheet 1 Sheets 2 and 3 Chassis Assembly Layout Drawings Sheets 1 and 2 Sheets 3 and 4 Sheets 5 and 6 Sheet 7 Rear Panel Assembly Rear Panel Assembly Option Fitting Instructions Option 80: 115V 60Hz	11.18-1 11.18-2 11.18-3 11.18-4 11.18-5 11.18-6 11.18-6 11.19-1 11.19-1
Main Assembly Layout Drawings Sheets 1 Sheets 2 and 3 Chassis Assembly Layout Drawings Sheets 1 and 2 Sheets 3 and 4 Sheets 5 and 6 Sheet 7 Rear Panel Assembly Rear Panel Assembly Option Fitting Instructions Option 80: 115V 60Hz Option 90: Rack Mounting	11.18-1 11.18-2 11.18-3 11.18-4 11.18-5 11.18-6 11.18-6 11.18-6
Main Assembly Layout Drawings Sheets 1 Sheets 2 and 3 Chassis Assembly Layout Drawings Sheets 1 and 2 Sheets 3 and 4 Sheets 5 and 6 Sheet 7 Rear Panel Assembly Rear Panel Assembly Option Fitting Instructions Option 80: 115V 60Hz Option 90: Rack Mounting Option 42: Rear Output	11.18-1 11.18-2 11.18-3 11.18-4 11.18-5 11.18-6 11.18-6 11.19-1 11.19-1
Main Assembly Layout Drawings Sheets 1 Sheets 2 and 3 Chassis Assembly Layout Drawings Sheets 1 and 2 Sheets 3 and 4 Sheets 5 and 6 Sheet 7 Rear Panel Assembly Poption Fitting Instructions Option 20: Current / Ohms Option 80: 115V 60Hz Option 90: Rack Mounting Option 10: DC Voltage	11.18-1 11.18-2 11.18-3 11.18-4 11.18-5 11.18-6 11.18-6 11.19-1 11.19-1 11.19-1
Main Assembly Layout Drawings Sheets 1 Sheets 2 and 3 Chassis Assembly Layout Drawings Sheets 1 and 2 Sheets 3 and 4 Sheets 5 and 6 Sheet 7 Rear Panel Assembly Rear Panel Assembly Option Fitting Instructions Option 80: 115V 60Hz Option 90: Rack Mounting Option 42: Rear Output	11.18-1 11.18-2 11.18-3 11.18-4 11.18-5 11.18-6 11.18-6 11.19-1 11.19-1 11.19-1 11.19-1 11.19-2





11.1-1





11.1-2





11.2-1





11.2.2

-




11.2-3





11.2-4





Circuit Diagram No. 430796-1.0 Sheet 5

DIGITAL ASSEMBLY I/C Power Supplies







0.... þ M30 Ĩ Ŧ ŝ õ **(14**) **6** R 27 M28 0 N M53 പ അ (157) ŧD അ C25) ∰ ∎ řФ Φŧ 9 δ ţ ٢w ž ēΦ $\mathbb{O}_{\tilde{s}}^{p}$ œ **€ C**43 H (**C**\$J) **6**+3 ₽D ₽D đ ⊕₽ M 43 414 ŝ 346 M4 ۴D $\mathbb{O}_{\mathtt{f}}^{\mathtt{f}}$ ŧΦ لم $\oplus_{\tt F}^{\tt a}$ TEST POINT TERMINAL GEOCOT 27 DEF <u>(38</u>) 3 **7**2 <u>(11)</u> (382) (m)⁺ - Ro --5 M29 M42 M 12 ž ž - 435 ΰ¢ <u>(1</u>) 322 (12) (**5** CR ζ M 34 ζ M32 62 M 5 Ĩ (\$2) 3 M22 M52 ζ Ж ζ 744 44 2 ţ 38 120 17.H ζ ζ θīΨ ٢D (125) æ 30 30 PCB. 410264-2 M50 414 ζ HIJ M 35 39 35 Ε 3 ŝ ۶ <u>...</u> 3 30 3 M26 M27 M 25 9f E ŧΦ \sim <u>(13</u>) MAKE LINK FROM 22 SWG BTC WIRE 540002. LINK TO FORM 6 MM HIGH LOOP. 38 • ζ ζ M48 M24 ξŦ M45 30 30 M39 ζ P M38 MbJ (BROWN) CIRCUIT BOARD EJECTOR 630117. 2 of 1 1 1 3 - - - 0 m3 Ť ĩ ŧ ¥SF Ê Φĩ M55 OEL R 0 <u>(10)</u> 5 **P**

MOUNTING I C.4 Newwo Pathele USED TO MOUNT 8 605059 55 1.4 605060 1-3, 6-9, 12-4, 19-27, 39, 41, 42, 45, 40, 50, 53, 54 1.6 605061 42, 15, 15, 13-4, 17-39, 41, 42, 45, 47, 48, 51, 52, 10, 11, 18 2.4 605064 44
PART Nº 605059 605060 605061 605064

N.B. GLASS BRAD 650243 FITTED TO EACH LEG. DF THE FOLOWING SOMPONENTS - CI-CEJ. CI-CES, CO3-CSB, CAI-C4G, C4B, C4B, CSI-CSS, CGI. 22 04



11.3-1

Layout Drawing No. 480648-1.4 Sheet 1 © Datron instruments 1989 ANALOG INTERFACE ASSEMBLY



Θ M30 Ĩ ŝ 222 Ŭ ₽ ē **3** <u>(1)</u> MIO M28 M53 32) E ත ŧD C40 97 E ۹W 47 Σ Ē⊕ $\oplus_{\tilde{\mathbf{z}}}$ w (1) **C4**5) Ð ₽D $\mathbb{O}_{\mathbf{F}}^{\mathbf{F}}$ M41 M 43 λ 4 ŝ ۶D $\mathbb{O}_{\mathbf{f}}^{\mathbf{f}}$ ŧΦ <u>رتمی</u> (585) (**71**5) 2 M42 β ž Σ Ψ 325 (12) 3 38 M32 N 35 ž (\$22)] M22. 2 M52 3 Mŝi 38 07W Ĩ ζ ζ fί 38 PCB. 410264-2 0 ζ M2b MSD ζ Ψ 38 35 ĹΨ 3 ξ μŞ 38 38 M26 M27 7 H 25 ŧD 38 30 M24 ζ ĘΨ 8*W 30 30 M38 LEH

(HROWN) CIRCUIT BOARD EJECTOR 630117 201

Φĩ

⊕≢ o 5\$ E

 \overline{c}

AS^E

(197)



Nº WAYS PART Nº		MUUNIING TOS	
-	•7 L	USED TO MOUNT	N* OFF
8 60	605059 55	55	_
14 60	5060	605060 1-3, 6-9, 12-14, 19-27, 35, 36, 40, 43, 46, 49, 50, 53, 54	38
16 60	1905	605061 4-5,15,16,17,29,31-34,37-39,41,42,45,47,48,51,52, 10,11,18	52
24 60	605064 44	44	-
			ļ



11.3-2



Layout Drawing No. 480648-1.4 Sheet 1 ANALOG INTERFACE ASSEMBLY

4708





Circuit Diagram No. 430648-1.1 Sheet 3

Layout Drawing No. 480648-1.4 Sheet 1 ANALOG INTERFACE ASSEMBLY





		MOUNTING LCS	
- WATS	Nº WATS PART Nº	USED TO MOUNT	N+ OFF
60	605059 55	55	-
4	605060	605060 1-3, 6-9, 12-14, 19-27, 35, 36, 40, 43, 46, 49, 50, 53, 54	28
ē	605061	605061 4-5,15,16,17,29,31-34,37-39,41,42,45,47,48,51,52, 10,11,18	52
24	605064 44	44	-
			1



11.3-4



480652-4.1 Sheet 1

Layout Drawing No.

REFERENCE DIVIDER ASSEMBLY









Sheet Layout Drawing No. 480652-4.1

© Datron Instruments 1989

REFERENCE DIVIDER ASSEMBLY







27 97 51 87 87 87 87 - 8120 - 8120 - 9514 <u> 249</u> <u> 248</u> Ē. (In Contraction of the contract **Gen Gen** (61) MAKE LINKS (IK.) PROMI ZZAWE BITC MARE 340002, LINKS TO PORM GAM MALEOR M38 Mas TIPOO O THE - 6013 - 6013 - 2013 RL2 RLI (M34 M32 C 53 NGA 5 SWALED STANDOFF GI2025 1 663 M30 R+00 Μ C 4 6 Ì £ Ð 5 9000 WIRE LINK 540006 EAN C44 C45 GTP31 FSV TERMINAL 602001 14 011 (NIB, RTB, R1B, 44B, R514 RBI) ٢ 5 M2G Ŧ C#3 Ĩ œ. 2 0000 CONNECT WIRE 640006 BATWIEN 34-52 C M29-15, 34-61 To M29-4 4 WAY -1" PCB PLUG 604053 BOLDERED INTO MAIN PCB. - <u>111</u> - <u>112</u> 690 CEN I MAY Gran (ND) (MD) M24 0 M 1651 РОИНТ 168МИЛАL (610007) / ЗЕОFF 4 I INY 9 5 BED CP6 (N SULGONS FLABER 90000) REF SULCONS RUBBER 900001 I.C. LADA (SOLDER BUS OF BOARD) I.S. LADA (SOLDER BUS OF BOARD) I.S. LADA REDUCE RED CUTTRACE OF DURY SUB OF BOARD CUTTRACE OF DURY SUB OF BOARD ME2 3 DRILL A \$1.0 mm HOLE IN FINS' 52 C 61 . AS DHONN . (M2U) 8 C31 C24 ž (મઐ(અછ) (૧ઽ૦) MIN. ме ме E (i N 18 •**•** C 73 (**5** (8 NOR CAL BUR I SI 2 EIM MIS 41W () Trad (22) (922) (224) (⊕^r3£ E <u>(ci5</u>) -{<u>R56</u>}-MIG ME M9 Ξw PCE 410257-(3) 8151 γ́ N57 (e) Ð M3 |> M4 |> M6 , MID, MIS, MIZZ, MIZS, MIZ 632 ð 8 9 FIT MI3, M24, M34, M37, M36 ON 14 WAY DIL. SOCKET 605060 5 W MOUNTING ICS FIT MI, MAM4, MG-M9, M40, M26, M28, ON 8 WAY DIL DOCKET 603059 II MOUNT RISA (159, RHS, RHS, DY-DS, D45, PH + D29 INSULATING BEAD (+ PER LEAD) 630024 FIT MIC, MIL, MIL, MIS, , MIB, MIS, MI M29, M30, M31, M36 ON 16 WAY DIL, SOCKEY 605061 13.01 ¢ φ (RED) CIRCUIT BOAKD EJECTOR RIIB 6 II 9 хk ৳ ٢ Ort I Ì ζ t 75 1 2 2 3 ন্দ্র 0





480652-4.1 Layout Drawing No.

Sheet

© Datron Instruments 1989 **REFERENCE DIVIDER ASSEMBLY**















27 91 51 11 11 67 940 (640) - 6213 - 6213 - 6213 ġġ Ē 5**P**)E MAKE LINKE (LE.) FROM ELEMB RIC MAR 540002, LINKE TO PORM EMMILEOR Œ 85M Mas ξĐ Inter H Hann -R12 RLI MM [68 [68] **M 35** N32 **C 53** 858 621 621 621 621 621 621 R105 1 M30 663 R 100 M C 4 6 **64**8 ÷ G 5 তাতাতাত WIRE LINK 540006 204 **;** • ***** (a) - w2 FSV TERMINAL 602001 14 55 (Rib, Rea, Rab, Rab, Rab, Rob) 0 A RG . Ф \$ Ŧ C 42 COMMECT WIRE 640006 BETWIEN 34-52 6 N29-13, 34-61 TD M29-4. 4 WAY -1" PCB FLUG 604.043 244 KOLDAHED INTO MAIN PCB T 9 **č**ologo 1221222 22M 18 668 M24 HEN ULI INJ UK M23 Ē TERMINAL (610007) SEOFF θ C CNY BED CT NI SULCONS RUBBER 900004 REP SUCCON RUBBER 900004 ICLIDAS (SAURY BRID RUBBER POOR ICLIDAS (SAURY BRID RED ROARD) IEAN ARDING RED CUTTANCE OF COMPAGINON BOARD CULTANCE OF COMPAGINON BOARD CULTANCE OF COMPAGINON M82 5 1 DRILL A \$10mm HOLE IN PINES 52 6 61 . AS BHOWN. 5 O O O O O O (g POINT C 31 **0-0**-C27 TEST Ħ θ 140 In the second se M19 Mil AN2 ž É (ซ) ⊕≇ C23 ៰−⊡¯៰ ۵ 100 CAL EIM Mi4 NI5 - Ros θre $\Phi^{t}_{\boldsymbol{\xi}}$ C15 - [856-]-6W (MIO Ē PCB 410257-ž 3 [[213] έ M37 . -- R122 , ₩ Φī MOUNTING IC. FIT MI.M4M4, MG-M9, M40, M74, M28, M41 ON 8 WAY DIL SOCKET 603059 11 *** ***#** MOUNT REAL RID, RID, RID, DT-09, DES, DI + 029 OH 9 FIT MIS, M24, M83, M87, M84 ANI Ŷ Ø (RED) CIRCUIT BOARD EJECTOR Ð ñ Rus ¥ ত ৾ ⊕,[ŝζ ζ ī L 2 2 t 15 1 $\overline{\mathbb{C}}$ TD) 0

, MIB, MIS, M22 , M25, M27

605061

FIT MIO, MII, MIA, MIS, ME9, MB0, MB1, MB6 OM 16 WAY DIL SOCKET F

REFERENCE DIVIDER ASSEMBLY Power Supplies Circuit Diagram No. 430652-4.0 Sheet 6





TO J4 Mother Per A50604



 4708

 CALIBRATOR REFERENCE

 Circuit Diagram No.

 DC400761-1.0

 Sheet 1







11.5-1





11.5-2





11.5-3

To January Monthly





TO J5 MOTHER PCB. 430604

Circuit Diagram No. 430536-4.0 Sheet 4

Power Supplies

11.5-4



© Datron Instruments 1989

Layout Drawing No. 480668 1.0 Sheet 1

FROM 604057 (6 OFF) MAKE HEADER PLUGS




DC CLAMP ASSEMBLY Circuit Diagram No. 430668-1.1 Sheet 1















480446-11.0 Sheet 1 Layout Drawing No.

© Datron Instruments 1989



11.6-1



Layout Drawing No. 480446-11.0 Sheet

© Datron Instruments 1989

	Datron Handbook A	dvice	
	Model 1700		Addendum B to 850247-2
		ervicing Handbook Vo Issue: 2	I. 2 Instrument Serial Number
	This advice sheet and		
	encer ap	plies only to the instrument	
A Contract of A	cuon 11.6 contains the layout	and size i	whose serial number is given above. arce Assembly. onent lists in Section 12, dealing with the reviously used, and modifications to the
This Comp	upgrade improves the reliabil	the discrete VCO p	urce Assembly. onent lists in Section 12, dealing with the reviously used, and modifications to the I Frequency Synthesizer by reducing the critical AC Current (Option 30) functions only.
Minor	bove minor changes are deta Revision the affected pages as follow Pages	iled below.	AC Current (Option 30) functions only.
11	11.6-1) to)	Descrip tion	Action
12	11.6-5) 400446 Sheets 1-27	Sine Source Assembly Sine Source Assembly	Delete the five pages, and substitute the attached five new pages 11.6-1 to 11.6-5 Delete the 27 pages. Substitute the attached: LD400446-11.5 Sheet 1 and LP400446-11.5 Pages 1-12
Checked by	"	Date: 22.0	2 May 92

*



Layout Drawing No. 480446-11.2 SINE SOURCE ASSEMBLY

Sheet

© Datron Instruments

0 H





480446-11.2 Layout Drawing No.

SINE SOURCE ASSEMBLY

Sheet 1

© Datron Instrument





Layout Drawing No. 480446-11.2

Sheet

© Datron Instrumen





SINE SOURCE ASSEMBLY

© Datron Instrument





Sheet Layout Drawing No. 480446-11.2

SINE SOURCE ASSEMBLY

ħ

© Datron Instrumen



		DATE	57.8	20.62		1811	0/1/2	5 346	9.9	2.0.0	14	12.5	9.5.61	22.6.8	8. 8 9 9 8	280	13.7.8	4.12.8	MON	SCHAT 19/16/															
DI VVÌ	~ \	ECO	1958	8.1 2045 29.10X	2283 5.6.84	2404 4.1.8	0/1/22 0322 24/10	2561 25/3/6	2638 4.2.8	101 2749 29 8	2850 2841		10.3 2902 19.5.8		10.5 2987 1	11.0 2287203	3378	3500	3713	3653															
		REVISION	0	C 20 0	2-6	1 1	5 5				10.2	2.01	60	4.0	10.5		2	2.	£	+ v =															-
DESCRIPTION	DRAWING	SHEET NUMBER											155		REVI						_		 		 	_	 p		.				· · · · · · · · · · · · · · · · · · ·		
DAPONENT	480446	1	0.8	C d	2		0.1		10.0					10.1	0.2	0 11				5	-		_			4_	_					1			
PARTS LIST	LP400446	ALL																		₹ v = =			1							_				_	,
SCHEMATIC	430446	I	8.0 8.0		20				10.0				5.1		ŝ	2=	?								_			_				-			
SCHEMATIC	430446	2	8:0		2.0				10.0 10.0					_		0 1	2		_	=	-			-		-				_				_	
SCHEMATIC	430446	3	8.0	- C 20					10.0					_		9	?		3	5			 -	<u> </u>			_			_	_				
SCHEMATIC	430446	4	8.0	C	0.0				10.0						2				_		-				1	 	_			÷-↓	1	-		\downarrow	
Schematic	430446	5	8.0	0	ר ה ו				10.0	+				10.1		0 11	2		+	(=			_			+	-+	+-	$\left \right $	-		+		+	
FUNCTIONAL TEST PROC.	4 60446/п	1-7	8.0		0 0 0	9.2			10.0	-	2	10.2		-		0	2							<u> </u>	 +		_				-			-+-	
FUNC, TEST TICK LIST	47044 <i>G</i> /FT	1	8-0		2.0				10.0			1.01				0.10	2																		
										+															_										
PCB	410171	-			+					1	1					T				2															
HOTES	NDICATES N AT ISSUE LEY	O CHÂN	IGE ANG	то •	DO	c s					n u			1	DAI DAI 5.		85	9	15 15 17 17	D 85		APPC		4:)S CB		00	RCE	L		40			6	

DATRON INSTRUMENTS LTD PARTS LIST 07-Jan-92 DESC: ASSY PCB SINE SCURCE 4700 DRG NO: LP400446-11 REV: 5 PAGE NO: 1

DESIG	PART NO	DESCRIPTION	PRINC MANUF	MANUE PART NUMBER	CLASS	UM QUANTITY CHANGES	
R4 R5 R6 R7 R8	011003 011002 012003 012002 013920	R25 MF 100K 1% .12W 50PPM R25 MF 10K0 1% .12W 50PPM RE5 MF 200K 1% .12W 50PPM R25 MF 20K0 1% .12W 50PPM R25 MF 302R 1% .12W 50PPM	MEC MEC MEC MEC MEC	HE 100K 1% 50PPM H3 10K0 1% 50PPM H2 200K 1% 50PPM H2 20K9 1% 50PPM H2 392R 1% 50PPM	A A A A A	EA 1 EA 6 EA 1 EA 1 EA 1 EA 1	
R9 R10 R11 R12 R15	011501 011002 012001 014321 000103	RES MF 1850 18 .12W SOPPM RES MF 1080 18 .12W SOPPM RES MF 2800 18 .12W SOPPM RES MF 4832 18 .12W SOPPM RES CF 108 5% .25W	MEC MEC MEC MEC NEOHM	HE 1850 1% SOPPM HE 10K0 1% SOPPM HE 2K00 1% SOPPM HE 4K32 1% SOPPM CFR25 10K 5%	A A A A A	EA 3 EA - EA 2 EA 2 EA 6	- 8 JAN 1992
R17 R22 R23 R24 R25	000100 000123 000122 000332	RES CF 10R 5% .25W RES CF 12K 5% .25W RES CF 1K2 5% .25W RES CF 3K3 5% .25W	NEOHM NEOHM NEOHM NEOHM	CFR25 10R 5% CFR25 12K 5% CFR25 1K2 5% CFR25 1K3 5% CFR25 1K0 5%	A A A A	EA 4 EA 1 EA 2 EA 1 EA 5	
R26 R27 R28 R29 R30	000272 011001 012001 011001 047153	RES CF 180 5% 1254 RES CF 287 5% .25W RES MF 1800 1% .12W 50PPM RES MF 2800 1% .12W 50PPM RES MF 715K 1% .12W 50PPM	NEOHM MEC MEC MEC MEC	CFR25 2K7 5% H3 1K00 1% 50PPM H3 2K00 1% 50PPM H8 1K00 1% 50PPM H8 715K 1% 50PPM	A A A A A	EA 1 EA 2 EA - EA - EA 2	
R31 R32 R33 R34 R35	013573 011783 018872 014422 012262	RES MF 357K 1% .12W 50PFM RES MF 178K 1% .12W 50PPM RES MF 88K7 1% .12W 50PPM RES MF 44K2 1% .12W 50PPM RES MF 22K6 1% .12W 50PPM	MEC MEC MEC MEC MEC	H8 357K 1% SOPPM H8 178K 1% SOPPM H8 88K7 1% SOPPM H8 44K2 1% SOPPM H8 22K6 1% SOPPM	A A A A A	EA 2 EA 2 EA 2 EA 2 EA 2 EA 2	
R36 R37 R38 R39 R40	011132 015621 012801 000152 000152	RES MF 11K3 1% .12W SOPPM RES MF 5K62 1% .12W SOPPM RES MF 2K80 1% .12W SOPPM RES CF 1K5 5% .25W RES CF 1K5 5% .25W	MEC MEC MEC NEOHM NEOHM	H3 11K3 1% 50PPM H8 5K62 1% 50PPM H8 2K80 1% 50PPM CFR25 1K5 5% CFR25 1K5 5%	A A A A	EA 2 EA 2 EA 2 EA 3 EA -	
R41 R42 R43 R44 R45	239060-1 000103 000103 000102 000102	TRAN JFET N-CHAN EUAL - RES RES CF 10K 5% .25% RES CF 10K 5% .25% RES CF 1K0 5% .25% RES CF 1K0 5% .25%	DATRON NEOHM NEOHM NEOHM NEOHM	SEE DRG CFR25 10K 5% CFR25 10K 5% CFR25 1K0 5% CFR25 1K0 5%	А А А А	S2 1 EA - EA - EA - EA -	
R46 R47 R48 R49 R50	000470 001182 011823 067203 067203	RES CF 47R 5% .25W RES CF 1KB 5% .5W RES MF 182K 1% .12W 50PPM RES CT 20K SIDE ADJ M/T RES CT 20K SIDE ADJ M/T	NEOHM NECHM MEC BECKMAN BECKMAN	CFR25 47R 5% CFR50 1K8 5% H8 182K 1% 50PPM 68X 68X	A A A A	EA 10 EA 4 EA 1 EA 2 EA -	
R51 R52 R53 R54 R55	014990 063100 014751 012218 047153	RES MF 499R 11 .12W 50PPM RES CT 10R TOP ADJ S/T RES MF 4K75 11 .12W 50PPM RES MF 2K71 11 .12W 50PPM RES MF 715K 11 .12W 50PPM	MEC BECKMAN MEC MEC MEC	H8 499R 1% 50PPM 72P H8 4K75 1% 50PPM H8 22R1 1% 50PPM H8 715K 1% 50PPM	A A A A	EA 2 EA 1 EA 3 EA 1 EA -	

٦,

DAURON INSTRUMENTS LTD PARTS LIST 07-Jan-92 DESC: ASSY PCB SINE SOURCE 4700 DRG NO: LP400446-11 REV: 5 PAUE NO: 2

DESIG PART NO	DECORIPTION	PRINC MANUF	MANCE PART NUMBER	CLASS UM QUANTITY CHANGES
R56 013573 R57 011783 R58 018972 R59 014422	RES MF 357K 1% 12W 50PPM RES MF 178K 1% 12W 50PPM RES MF 88K7 1% 12W 50PPM RES MF 44K2 1% 12W 50PPM PES MF 44K2 1% 12W 50PPM	MEC MEC MEC MEC MEC	HE 357K 1% 50PPM HB 178K 1% 50PPM HB 38K7 1% 50PPM HB 44K2 1% 50PPM HB 22K6 1% 50PPM	A EA - A EA - A EA - A EA - A EA - A EA -
R61 011132 R62 015621 R63 012801 R64 013321	RES MF 11K3 1% .12W 50PPM RES MF 5K62 1% .12W 50PPM RES MF 2K50 1% .12W 50PPM RES MF 3K32 1% .12W 50PPM RES MF 3K32 1% .12W 50PPM	MEC MEC MEC MEC	H9 5K62 1% 50PPM H8 2K80 1% 50PPM H8 3K32 1% 50PPM H8 3K32 1% 50PPM	A EA - A EA - A EA 2 A EA 2 A EA -
R65 000103 R67 000103 R68 011002 R69 011002	RES CF 10K 5% .25W RES CF 10K 5% .25W RES MF 10K0 1% .12W 50PPM RES MF 10K0 1% .12W 50PPM PRS MF 1K50 1% .12W 50PPM	NEOHM NEOHM MEC MEC MEC	CFR25 10K 5% CFR25 10K 5% H8 10K0 1% 50PPM H8 10K0 1% 50PPM H8 1K50 1% 50PPM	A EA - A EA - A EA - A EA - A EA -
R71 011501 R72 000102 R73 000102 R74 012743	RES MF 1K50 1% .12W 50PPM RES CF 1K0 5% .25W RES CF 1K0 5% .25W RES MF 274K 1% .12W 50PPM	MEC NECHM NECHM MEC MEC	CFR25 1K0 5% CFR25 1K0 5% H8 274K 1% 50PPM H8 499R 1% 50PPM	A EA - A EA - A EA 1 A EA 1 A EA -
R76 000470 R77 001182 R78 000103 R79 012551	RES CF 47R 5% .25W RES CF 1K8 5% .5W RES CF 1K8 5% .25W RES MF 2K55 1% .12W 50PPM PPS MF 2K55 1% .12W 50PPM	NEOHM NEOHM NEOHM MEC MEC	CFR25 478 58 CFR25 188 58 CFR25 10K 58 H0 2K55 18 SOPPM H0 2K55 18 SOPPM	EA - A EA - A EA 2 A EA -
R81 000822 R82 000822 R83 000822 R84 000822	RES CF 8K2 5% .25W RES CF 8K2 5% .25W RES CF 8K2 5% .25W RES CF 8K2 5% .25W	NEOHM NEOHM NEOHM NEOHM	CFR25 8K2 5% CFR25 8K2 5% CFR25 8K2 5% CFR25 8K2 5% CFR25 1K5 5%	A EA - A EA - A EA - A EA -
R86 000433 R87 000822 R88 000471 R89 000362	RES CF 43K 5% .25W RES CF 85K2 5% .25W RES CF 470R 5% .25W RES CF 370R 5% .25W	NEOHM NEOHM NEOHM NEOHM NEOHM	CFR25 43K 35 CFR25 8K2 58 CFR25 470R 58 CFR25 3K6 58 CFR25 47R 58	A EA - A EA 4 A EA 2 A EA -
R91 013161 R92 000122 R93 000470 R94 000470	RES MF 3816 1% .12W SOFPM RES CF 1K2 5% .25W RES CF 47R 5% .25W RES CF 47R 5% .25W	NECHM NECHM NECHM NECHM	CFR25 1K2 5% CFR25 47R 5% CFR25 47R 5% CFR25 47R 5% CFR25 47R 5%	A EA - A EA - A EA - A EA - A EA -
R96 011872 R97 000104 R98 011378 R99 000104 R100 011872	RES MF 19K7 1% .12W 50PPM RES CF 100K 5% .25W RES MF 13R7 1% .12W 50PPM RES CF 100K 5% .25W RES MF 13R7 1% .12W 50PPM	MEC NECHM MEC NECHM MEC	HE 18K7 1% SOPPM CFR25 19CK 5% HE 13R7 1% SOPPM CFR25 100K 5% HE 18K7 1% SOPPM	A EA 2 A EA 3 A EA 2 A EA - A EA -

DATRON	INSTRUMEN	TS LTD PARTS LIST 07-Jan-92	DESC: ASSY PCB SINE	SOURCE 4700 DRG	3 NO: LP	400446-11	REV: 5	PAGE NO: 3
DESIG	PART NO	DESCRIPTION	PRINC MANUF	MANUE PART NUMBER	CLASS	UM QUANTITY	CHANGES	
R101 R102 R103 R104	011378 000471 013091 011541	RES MF 13R7 1% .12W 50PPM RES CF 470R 5% .25W RES MF 3K09 1% .12W 50PPM RES MF 1K54 1% .12W 50PPM RES MF 1K54 1% .12W 50PPM	MEC NEOHM MEC MEC MEC	HE 13R7 1% 50PPM CFR25 470R 5% HE 3K09 1% 50PPM HE 1K54 1% 50PPM HE 1K54 1% 50PPM	A A A A A	EA - EA - EA 2 EA 2 EA -		
R106 R107 R108 R109 R110	013091 000470 017871 000101	RES MF 3K09 1% .12W 50PPM RES CF 47R 5% .25W RES MF 7K87 1% .12W 50PPM RES CF 100R 5% .25W RES CF 2M2 5% .25W	MEC NEOHM MEC NEOHM NEOHM	HE 3K09 1% 50PPM CFR25 47R 5% HE 7K87 1% 50PPM CFR25 100R 5% CFR25 2M2 5%	А А А А	EA - EA - EA 1 EA 9 EA 1		
R112 R113 R114 R115 R116	000100 000362 000470 000470	RES CF 10R 5% .25W RES CF 3K6 5% .25W RES CF 47R 5% .25W RES CF 47R 5% .25W	NEOHM NEOHM NEOHM NEOHM	CFR25 10R 5% CFR25 3K6 5% CFR25 47R 5% CFR25 47R 5% CFR25 47R 5%	A A A A	EA - EA - EA - EA - EA -		
R117 R118 R119 R120 R121	000101 012432 012432 011002	RES CF 100R 54 .25% RES MF 24K3 14 .12% SOPPM RES MF 24K3 14 .12% SOPPM RES MF 24K3 14 .12% SOPPM RES MF 10K0 14 .12% SOPPM	NEOHM MEC MEC MEC MEC	CFR25 100R 5% H8 24K3 1% 50PPM H8 24K3 1% 50PPM H8 10K0 1% 50PPM H8 7K50 1% 50PPM	A A A A	EA - EA 2 EA - EA - EA 1		
R122 R123 R124 R125 R126	011002 066103 000100 000100	RES MF 10K0 1% .12W 50PPM RES CT 10K SIDE ADJ 5/T RES CF 10R 5% .25W RES CF 10R 5% .25W	MEC BECKMAN NECHM NEOHM NEOHM	H8 10K0 1% 50PPM 72NW CFR25 10R 5% CFR25 10R 5% CFR25 10R 5% CFR50 1K8 5%	A A A	EA - EA 1 EA - EA - EA -		
R127 R128 R129 R130 R131	000101 000101 01:211 011002	RES CF 100R 5% .25W RES CF 100R 5% .25W RES MF 1K21 1% .12W 50PPM RES MF 10K0 1% .12W 50PPM RES MF 10K0 1% .12W 50PPM	NEOHM NEOHM MEC MEC MEC	CFR25 100R 5% CFR25 100R 5% HE 1K21 1% SOPPM HB 10K0 1% SOPPM HB 10K0 1% SOPPM	A A A A	EA - EA 1 EA - EA -		
R132 R133 R134 R135 R136	000101 001182 014321 012491	RES CF 100R 5% .25% RES CF 1K8 5% .5W RES MF 4K32 1% .12% 50PPM RES MF 2K49 1% .12% 50PPM THERMISTOR PTC	NEOHM NEOHM MEC MEC PHILIPS	CFR25 100R 5% CFR50 1K8 5% HB 4K32 1% SOFPM HS 2K49 1% SOFPM KTY81-120	A A A	EA - EA - EA - EA 2 EA 2		
R137 R138 R139 R140 R141	090063 000101 050153	THERMISTOR PTC RES CF 100R 5% .2SW RES MF 6R2 1% .5W SOPPM RES CF 2K0 5% .2SW	PHILIPS NEOHM WELWYN NEOHM	KTY81-120 CFR25 100R 5% MFR4 CFR25 2K0 5%	A	EA - EA - EA 2 EA 1		
R142 R143 R144 R145 R146	000101 012 491 050153 000221 000221	RES CF 100R 5% .25W RES CF 100R 5% .25W RES MF 2K49 1% .12W 50PPM RES MF 6R2 1% 5W 50PPM RES CF 220R 5% .25W RES CF 220R 5% .25W	NEOHM MEC WELWYN NEOHM NEOHM	CFR25 100R 5% H8 2K49 1% 50PPM MFR4 CFR25 220R 5% CFR25 220R 5%	A A A A	EA - EA - EA - EA 2 EA -		

SATRON INSTRUMENTS LTD PARTS LIST 07-Jan-92 DESC: ASSY POB SINE SOURCE 4700 DRG NO: LP400446-11 REV: 5 PAGE NO: 4

DESIG	PART NO	DESCRIPTION	PRINC MANUE	MANUF PART NUMBER	CLASS	DM QUANTITY CHA	NGES
5 * 4 ⁻¹	0.301.01	0 5 6 111 10.26 51 75W	NECHM	JERCE 1008 5%	۵	FA -	
2:49	010274	RES OF 1100 5% 125%	NEOHM	CFR25 287 5%	A	EA 1	
149	013161	RES ME 3K16 1% .12W SOPPM	MEC	HE 3K16 1% 50PPM	A	EA -	
1130	000471	RES CF 470R 5% .25W	NECHM	CFR25 4708 5%	A	EA -	
2151	014751	RES CV 1008 5% .25W RES CF 18° 5% .25W RES MF 3816 1% .12W RES CF 4706 5% .25W RES MF 4875 1% .12W SOPPM	MEC	H8 4K75 1% 50PPM	A	EA -	
152	015230	RES MF 523R 1% .12% 50PPM RES MF 432R 1% .12% 50PPM RES MF 4875 1% .12% 50PPM RES CF 4875 1% .25% RES CF 487 3% .25%	MEC	HE 523R 1% 50PPM	A	EA 1	
153	014320	RES MF 432R 1% .12W 50PPM	MEC	H8 432R 1% 50PPM	A	EA 1	
154	014751	RES MF 4875 1% 12W 50FPM	MEC	H8 4K75 1% 50PPM	Ą	EA -	
155	000472	RES CF 487 5% .25W	NECHM	CER25 4K7 5%	A	EA 3 FA -	
100	000472	RES CE 4N7 36 .25W	NEGHM	100025 MR7 50	Ŷ	547 1	
157	000471	RES OF 470R 5% .25W	NÉOHM	CFR25 470R 5%	A	EA -	
138	000150	RES OF ISH 5% .25W	NECHM	CFR25 15R 5%	A	EA 1	
159	000472	RES CF 4K7 5% .25W	NECHM	CFR25 4K7 5%	A	EA - FA 12	
161 161	00000N 000104	RES OF 470R 5% .25W RES OF 15R 5% .25W RES OF 4K7 5% .25W NOT FITTED RES OF 100K 5% .25W	NEOHM	CFR25 100K 5%	А	EA -	
			0.50%/0.1	108-35-810K		FA 9	
NI	090131	RES PACK IVE & 9 28 Dec dack ion y 4 39	DECKMAN	TOB-35-RIOK	Â	FA -	
	090131	RED PACK INK X 4 25	BECKMAN	108-35-810K	Å	EA -	
14	090132	RES PACK 4K7 X 4 2%	BECKMAN	LO8-3S-R4K7	A	EA 1	
5	090140	RES PACK 10K X 4 2% RES PACK 10K X 4 2% RES PACK 10K X 4 2% RES FACK 4K7 X 4 2% RES NTWK 22K X 9 2%	BECKMAN	L10-15-R22K	A	EA 2	
16	090141	RES NEWK 1M X 9 2%	BECKMAN	L10-15-R1M	A	EA 2	
17	090131	RES PACK 10K X 4 2%	BECKMAN	LC8-35-R10K	A	EA ~	
ė	090140	RES NTWK 22K X 9 2%	BECKMAN	L10-15-R22K	A	EA -	
<u>9</u>	090141	RES NTWK 1M X 9 2%	BECKMAN	LID-IS-R1M	A	EA -	
10	090131	RES NUWR 1M X 9 2% RES PACK 10K X 4 2% RES NUWK 22K X 9 2% RES NUWK 1M X 9 2% RES PACK 10K X 4 2%	BECKMAN	LO8-35-R10K	A	EA -	
111	090131	RES PACK 10K X 4 2% RES PACK 100K X 8 2% RES PACK 10K X 4 2% RES PACK 10K X 4 .5% RES PACK 2K X 8 .5%	BECKMAN	108-35-R10K	A	EA -	
112	090086	RES PACK 100K X 8 2%	AB	761-3-100K	A	EA 1	
13	090131	RES PACK 10K X 4 2%	BECKMAN	LO8-35-R10K	A	EA -	
4	090142	RES PACK 10K X 4 .5%	BECKMAN	694-3-R10KD		EA 1	
5	090136	RES PACK 2K X 8 .5%	BECKMAN	698-3-R2KD		EA 3	
16	090136	RES PACK 2K X 8 .5%	BECKMAN	698-3-R2KD		EA -	
17	090131	RES PACK 10K X 4 2%	BECKMAN	L08-3S-R10K	A	EA -	
18	090136	RES PACK 2K X 8 .5%	BECKMAN	698-3-R2KD		EA -	
19	090143	RES PACK 500R X 4 .5%	BECKMAN	694-3-R500D		EA 1	
20	090168	RES PACK 2K X 3 .5% RES PACK 10K X 4 2% RES PACK 2K X 3 .5% RES PACK 50K X 4 .5% RES PACK 1K X 4 2%	AB	770-83-1K	A	EA 1	
	100191	CAP CP 180PF 2% 100V CAP CP 560PF 10% 100V CAP CP 1NF 10% 100V CAP CP 1NF 10% 100V CAP CP 120PF 2% 100V	PHILIPS	2222 683 58181		EA 1	
	100561	CAP CP 560PF 10% 100V	PHILIPS	2222 630 19561		EA 1	
	100102	CAP CP 1NF 10% 100V	PHILIPS	2222 630 19102		EA 15	
	110027	CAP PE 3N3F 20% 100V	WIMA	FKS2 3300 20% 100V		EA 1	
	150020	CAP DT 10UF 20% 25% CAP CM 47NF -80%-20% 50% CAP DT 10UF 20% 25% CAP DT 10UF 20% 25% CAP CM 47NF +80%-20% 50%	AVX	TAP10M25P	A	EA 15	
	104026	CAP CM 47NF +808-20% 50V	AVX	SR175E473ZAA	A	EA 34	
	150020	CAP DT 100F 20% 25V	AVX	TAP10M25F	A	LA -	
	150020	CAP 01 100F 20% 25V	AYX	1AP10M25F	A.		
d	104026	CAP CM 47NF #80%=20% 50V	A ≮X	581/364/34AA	A	EA -	

DATRON	INSTRUMEN	IS LTD	PARTS LIST	07-Jan-92	DESC: ASSY PCB S	INE SCURCE 4700 DR	G NO: L	P430446-11 **********	REV: 5	PAGE NO:
DESIG	PART NO	DESCRI	PTION		PRINC MANUF	MANUF PART NUMBER	CLASS	UM QUANTITY	CHANGES	
C11 C12 C13 C14 C15	104026 104026 100102 110035 110050	CAP CM CAP CM CAP CP CAP PE CAP PE	147NF -208- 147NF +808- 1NF 108 10 220NF 208 22NF 108 8	20% 50V 20% 50V 20% 53V 3V	AVX AVX PHILIPS WIMA WIMA	SR175E4732AA SR175E4732AA 2222 630 19102 MKS2 0.22 20% 63V MKS2 0.022 10% 63V	A A	EA - EA - EA - EA 1 EA 1		
C16 C17 C18 C19 C20	104026 104026 104026 104026 104026 102471	CAP CM CAP CM CAP CM CAP CM CAP CM	L 47NF +8C%- L 47NF +8C%- L 47NF +8C%- L 47NF +80%- L 47NF -80%- L 470PF 2C%	20% 507 20% 507 20% 507 20% 507 5007 N4700	AVX AVX AVX AVX BECK	SR175E4732AA SR175E4732AA SR175E4732AA SR175E4732AA CD10EM470PMSCR	A A A A A	EA - EA - EA - EA - EA 1		
C21 C22 C23 C24 C25	150020 150020 100102 104026 120034	CAP DI CAP DI CAP CP CAP CP CAP PO	10UF 20% 2 10UF 20% 2 1NF 10% 10 47NF +80%- 220NF 1% 5	5V 5V 20% 50V 3V	AVX AVX PHILIPS AVX ASHCROFT	TAP10M25F TAP10M25F 2222 630 19102 SR175E4732AA M2B22101E	A A A	EA - EA - EA - EA - EA -		
026 027 028 029 030	102100 00000N 120035 102220 104017	CAP CE NOT FI CAP PC CAP CE CAP CE	10PF 20% 5 TTED 22NF 1% 40 22PF 10% 5 0956F 4/-0	007 NPC 07 07 N150 P1F 4007	BECK ASHCROFT BECK BECK	CD05CG10P0MSCR M2B22004 5 CD08PG22P0KSCR GD09AG0P56BS	A A A	EA 1 EA - EA 2 EA 3 EA 2		
C32 C33 C34 C35	102188 102398 150020 100102	CAP CE CAP CE CAP DI CAP CE) 198F +/5) 399F +/-0P) 100F 20% 2) 10F 10% 10	PF 500V SF 500V P100 5V 0V	ITT BECK AVX PHILIPS	CD06AG01P8DSCR CD08AG03P9DSCR TAP10M25F 2222 630 19102	A A	EA 2 EA 2 EA - EA -		
C36 C37 C38 C39 C40	130083 110042 00000N 100101 100278	CAP PS CAP PS NOT FI CAP CF CAP CF	2NF 1% 160 100NF 20% TTED 100PF 2% 1 2P7F +/-0P	V 63V 00V 25F 100V	PHILIPS WIMA PHILIPS PHILIPS	425 MKS2 0.1 20% 63V 2222 683 34101 2222 683 09278		EA 2 EA 7 EA - EA 3 EA 2		
C41 C42 C43 C44	130084 130042 102478 00000N	CAP PS CAP PS CAP CE NOT FI	110PF 18 6 100PF 18 6 4P7F +/5 TTED	307 307 PF 5007 NPC	PHILIPS SUFLEX BECK	427 HS CD08AG04P7DSCR	À	EA 2 EA 2 EA 2 EA -		
						2222 630 19102 TAP10M25F SR175E473ZAA M2B22101E				
C51 C52 C53 C54 C55	120035 104017	CAP PO CAP CE	22NF 1% 40 0 0P56F +/~0	0V P1F 400V 208 50V	ASHCROFT BECK	M2622004E GD08AG0P56BS SR175E4732AA SR175E4732AA	A	EA - EA - FA -		

CESID PARTING	DESCRIPTION	PRINC MANUF	MANUF PART NUMBER	CLASS	OM QUANTITY CHANGES
156 102108 057 102148 058 102358 059 104026	CAP ID 128 -/-0868 5007 5100 CAP JD 1287 -/-087 5007 CAP ME 3887 -/-1887 5007 8100 CAP M 4788 -208-208 507 CAP CM 4788 -308-208 507	BECK LTT BECK AVX AVX	CONGAGG 19005CR CONGAGO 19805CR CONGA 33395CSCR SR 175E4 732AA SR 175E4 732AA	A A A	EA - EA - EA - EA - EA -
261 00000N 262 100083 263 100026 264 100101	NET FITTED Dap ps 2NF 1% 1607 Dap DM 40NF -50%-20% 507 Dap DF 100PF 2% 1007	PHILIPS AVX PHILIPS	425 58175E473DAA 2222 683 34101 2222 683 06278	A	EA - EA - EA - EA -
C66 130094 C67 130042 C68 102478 C69 00000N C70 104026	CAP PS 111PF 1% 63507 CAP PS 100PF 1% 63507 CAP CD 4P7F -/- 5PF 5067 NPO NGT FITTED CAP CM 47NF -40%-20% 5577	PHILIPS SUFLEX BECK AVX	427 HS CDCBAG04P7DSCR SR175E473ZAA	A A	EA - EA - EA - EA - EA -
C71 100102 C72 159020 C73 C0000N C74 102220 C75 100102	2AP 3P 3P 3P 5P - / -1823F 1000 CAP PS 111PF 1% 6300 CAP 25 102PF 1% 6300 CAP CD 4P3P -/5PF 5000 NPO NOT FITTED CAP 2D 471F -30%-20% 500 CAP 2D 100F 20% 250 NOT FITTED CAP CD 22PF 10% 5000 N150 CAP CP 1NF 10% 1000	PHILIPS AVX BECK PHILIPS	2222 630 19102 TAP10M25F CD08PG22P0KSCR 2222 630 19102	A A	EA - EA - EA - EA - EA -
C76 110041 C77 102102 C78 110041	CAP PE 10NF 20% 100V CAP CD 1NF 10% 500V CAP PE 10NF 20% 100V CAP CP 1NF 10% 100V	WIMA BECK WIMA PHILIPS	CD10K101N0KSCR FKS2 0.01 20% 100V 2222 630 19102	A	EA 1 EA - EA -
C81 100102 C82 100182 C83 100102 C84 100102 C35 100102	CAP CP INF 10% 100V CAP CP IN3F 10% 100V CAP CP INF 10% 100V CAP CP INF 10% 100V CAP CP INF 10% 100V	PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS	2222 630 19102 2222 630 19182 2222 630 19182 2222 630 19102 2222 630 19102 2222 630 19102		EA - EA 1 EA - EA - EA -
C86 102221 C87 104026 C88 104026 C89 110046 C90 104026	CAP CD 220PF 10% 5007 N3300 CAP CM 47NF -80%-20% 507 CAP CM 47NF -80%-20% 507 CAP PE 10F 20% 507 CAP CM 47NF -80%-20% 507	BECK AVX AVX WIMA AVX	CD10DL220PKSCR SR175E473ZAA SR175E473ZAA MKS2 1.0 20% 50V SR175E473ZAA	A A A A A	EA 2 EA - EA - EA 1 EA -
C91 104026 C92 102331 C93 104026 C94 104026 C95 101103	CAP CF 100NF 20% 63V CAP CF 100NF 20% 63V CAP CF 1NF 10% 100V CAP CF 220PF 10% 500V N3300 CAP CM 47NF -80%-20% 50V CAP CF 10F 20% 50V CAP CM 47NF -80%-20% 50V CAP CM 70NF -20*80% 250V CAP CM 330NF 20% 35V	AVX BECK AVX AVX BECK	SR175E4732AA CD08K1330PMSCR SR175E4732AA SR175E4732AA CD10K310N02SCR/SK250	A A A A	EA - EA 1 EA - EA - EA 1
C96 150010 C97 100101 C98 110042 C99 110042 C100 104026	CAP CD 10NF -20-80% 2500 CAP CT 330NF 20% 35V CAP CP 130PF 2% 100V CAP PE 100NF 20% 63V CAP PE 100NF 20% 63V CAP CM 47NF -80%-20% 50V	AVX PHILIPS WIMA WIMA AVX	TAPR33M35F 2222 683 34101 MKS2 0.1 20% 63V MKS2 0.1 20% 63V SR175E473ZAA	A	EA 1 EA - EA - EA - EA -

DATRON INSTRUMENTS LTD PARTS LIST 07-Jan-92 DESC: ASSY PCB SINE SOURCE 4700 DRG NO: LP400446-11 REV: 5 PAGE NO: 7

-

		DESCRIPTION						CHANGES
C101 C102 C103 C104	104026 150020 150020 00000N	CAP CM 47NF -80%-20% 50V CAP DT 10UF 20% 25V CAP DT 10UF 20% 25V NOT FITTED	AVX AVX AVX AVX	SR175E4732AA TAP10M25F TAP10M25F SR175E473ZAA	A A A	EA EA EA EA	-	
C106 C107 C108 C109 C110	100102 110042 110015 110641 104064	CAP CM 47NF -300-225 507 CAP CP 1NF 10% 1007 CAP PE 15NF 20% 637 CAP PE 15NF 20% 637 CAP CD 12PF 5% 507 CAP CD 12PF 5% 507 CAP CD 220FF 10% 507 N3300 CAP CM 47NF -80%-20% 507 CAP CM 47NF -80%-20% 507 CAP CM 47NF -80%-20% 507 CAP CM 17NF -80%	PHILIPS WIMA WIMA WIMA AVX	2222 630 19102 MKS2 0.1 20% 63V MKS2 0.015 20% 63V FKS2 0.01 20% 100V SR215A120JAA		EA EA EA EA		
C111 C112 C113 C114 C115	110042 102221 104026 104026 150015	CAP PE 100NF 20% 63V CAP CD 220PF 10% 500V N3300 CAP CM 47NF -80%-20% 50V CAP CM 47NF -80%-20% 50V CAP DT 10UF 20% 35V	WIMA BECK AVX AVX AVX	MKS2 0.1 20% 63V CD10DL220PKSCR SR175E4732AA SR175E4732AA TAP10M35F	A A A A	EA EA EA EA	- - 1	
C116 C117 C118 C119 C120	00000N 100102 104026 102338 104026	NOT FITTED CAP CP INF 10% 1007 CAP CM 47NF -80%-20% 507 CAP CE 3P3F -/-0P5F 5007 P100 CAP CM 47NF -80%-20% 507	PHILIPS AVX BECK AVX	2222 630 19102 SR175E4732AA CD08AG03P3DSCR SR175E4732AA	A A A	EA EA EA EA		
C121 C122 C123 C124 C125	150023 150023 150020 104026 150620	CAP DT 33UF 20% 25V CAP DT 33UF 20% 25V CAP DT 35UF 20% 25V CAP CM 47NF +80% 25V CAP CM 47NF +80% 25V CAP DT 10UF 20% 25V	AVX AVX AVX AVX AVX	TAP33M25F TAP33M25F TAP10M25F SR175E473ZAA TAP10M25F	A A A A	EA EA EA EA	3 - - -	
C126 C127 C128 C129 C130	150023 102220 104026 150021 110042	CAP DT 330F 20% 25V CAP CD 22FF 10% 500V N150 CAP CM 47NF +60%-20% 50V CAP DT 22UF 20% 25V CAP PE 100NF 20% 63V	AVX BECK AVX AVX WIMA	TAP33M25F CD08FG22P0KSCR SR175E473CAA TAP22M25F MKS2 0.1 20% 63V	A A A A	EA EA EA EA		
C131 C132 C134 C135 C136	100102 00000N 120029 150020 104026	CAP CP 1NF 10% 100V NOT FITTED CAP PC 6NEF 20% 100V CAP DT 10UF 20% 25V CAP CM 47NF +80%-20% 50V	PHILIPS WIMA AVX AVX	2222 630 19102 FKC2 6800 20% 100V TAP10M25F SR175E4732AA	A A	EA EA EA EA		
C137 C138 C139 D2 D3	150020 150020 104026 210091 210150	CAP CM 47NF -900*20% 35Y NOT FITTED CAP CT 10UF 20% 35Y NOT FITTED CAP CM 47NF -80%-20% 50V CAP CM 47NF -80%-20% 50V CAP CM 37NF -80%-20% 50V CAP CT 33UF 20% 25V CAP CT 33UF 20% 25V CAP CM 47NF +80%-20% 50V CAP CM 10UF 20% 25V CAP CM 47NF +80%-20% 50V CAP CM 47NF +80%-20% 50V DIODE 2N 9Y1 400MW DIODE 2N 9Y1 400MW	AVX AVX AVX PHILIPS PHILIPS	TAP10M25F TAP10M25F SR175E473ZAA B2X79C9V1 B2X79C15	А А А А	EA EA EA EA		
D4 D5 D6 D7 D8	210091 213009 213009 200001 200001	DIODE 2N 15V 400mW DIODE 2N 9V1 400mW DIODE TS 15V 5/500W DIODE TS 15V 5/500W DIODE GP 75mA 75V DIODE GP 75mA 75V	PHILIPS UNITRODE UNITRODE FAIRCHILD FAIRCHILD	B2X79C9V1 TVS515 TVS515 IN4148 IN4148	A A A	EA EA EA EA	4 15 -	

CARRON INSTRUMENTS LTD FARTS LIST 07-Jan-91 DESC: ASSY POS SINE SOURCE 4700 DRG NG: LP400446-11 REV: 5 PAGE NG 3

TESIJ.	PART NO	DESCRIPTION	PRINC MANUE	MANUF PART NUMBER	CLASS	<u>ом</u> 	QUANTITY CHANGED
00000000000000000000000000000000000000	200001 210043 200001 210043 200001	20115 20 0000 000 20055 20 400 400 400 20055 20 400 400 20055 20 400 400 20055 20 400 400 20055 20 75mA 75V	FALPOHILD PHILIPS FALRCHILD PHILIPS FALRCHILD	1N4148 B2X79C4V3 1N4148 BXX79C4V3 1N4148	A A	ΕΛ ΕΑ ΕΑ ΕΑ	- 4 - -
614 015 016 017 013	200001 200001 210043 200001 210043	DIODE GP 75mA 75V DIODE ZN 4V3 400mW	FAIRCHILD FAIRCHILD PHILIPS FAIRCHILD PHILIPS	1N4148 1N4148 BCX79C4V3 1N4148 BZX79C4V3	A A	EA EA EA EA EA	-
019 D20 D21 D32	210091 213011 200001 213011	DICOE ZN 371 400mW DICOE VR 174 250mW DICOE GP 75mA 757 DICOE VR 174 250mW DICOE VR 174 250mW	PHILIPS PHILIPS FAIRCHILD PHILIPS FAIRCHILD	BZX79C9V1 BZV86-1V4 1N4148 BZV86-1V4 1N4148	A	EA EA EA EA	
524 525 526 527 528	210056 210056 213023 213009 220010	DICDE 2N 576 400mW DICDE 2N 576 400mW DICDE 2N 574 1007PM DICDE TS 157 5/500W DICDE SE	PHILIPS PHILIPS PHILIPS UNITRODE HP	BZX79C5V6 BZX79C5V6 BZV10 TV5515 1N5711/1N6263	A A A A	ЕА ЕА ЕА ЕА	2 2 3
029 030 031 032 033	220010 213023 200001 200001 200001	DIODE GF 75mA 75V DIODE ZN 5V& 400mW DIODE ZN 5V& 400mW DIODE TS 15V 5/500W DIODE SS DIODE SS DIODE SS DIODE SN 6V4 100PPM DIODE GP 75mA 75V DIODE GP 75mA 75V DIODE GP 75mA 75V	HP PHILIPS FAIRCHILD FAIRCHILD FAIRCHILD	1N5711/1N6263 32710 1N4148 1N4143 1N4143 1N4148	A	EA EA EA EA	- - - -
D34 D35 D36 D37 D34	213009 200001 200006 200006 200006	DICOE TS 15Y 5/506W DICOE GP 75MA 75Y DICOE GP 1A 600Y DICOE GP 1A 600Y DICOE SB	UNITRODE FAIRCHILD FAIRCHILD FAIRCHILD HP	1N4148 1N4005 1N4005 1N5711/1N6263	À	EA EA EA EA	2
039 D40 D41 042 043	213012 210062 210062 213012 210068	DIDDE VR 2VG 250mW DIDDE 2N 5V2 400mW DIQDE 2N 6V2 400mW DIQDE VR 2VG 250mW DIQDE 2N 6V8 400mW	PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS	BZX79C6V2 BZX79C6V2 BZV86-2V0 BZX79C6V8	A A A	EA EA EA	-
D44 Q1 Q2 Q3	200001 230035 230035 230035	DIODE GP 75mA 75V TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN	FAIRCHILD TELEDYNE TELEDYNE TELEDYNE	1N4148 U1997JF U1897JF U1897JF U1897JF		EA EA EA EA	- 35 -
05 06 07 08 09	250004 250004 240006 230035 230035	TRAN JFET N-CHAN TRAN PNP TO92 TRAN NPN TO92 TRAN NPN TO92 TRAN JFET N-CHAN TRAN JFET N-CHAN	MOTOROLA MOTOROLA MOTOROLA TELEDYNE TELEDYNE	2N3906 2N3906 2N3904 U1897JF U1897JF		EA EA EA EA	δ - 4 -

DATRON INSTRUMENTS LTD PARTS LIST 07-Jan-92 DESC: ASSY PCB SINE SOURCE 4700 DRG NO: LP400446-11 REV: 5 PAGE NO: 9 DESIG PART NO DESCRIPTION PRINC MANUE MANUE PART NUMBER CLASS UN QUANTITY CHANCES

DESIG	PART NO	DESCRIPTION	PRINC MANUE	MANOF PART NUMBER	CLASS ON QUANTITE CHANGES
019	050004	כפראר איפיי	MOTOROLA	283906	EA -
9.0	200004	TRAN FIF 1974	STLICONTY	1506	EA 3
619	230001	TRAN UTEL I DIR 1. TAM	DIDICONIA	11-20715	FA -
Ç20	230035	TRAN JFET N-CHAN	TELEDINE DELEDYNE	0100701	FA -
Q21	230035	TRAN JFET N-CHAN	TELEDINE	0107/01	50 -
Q22	230035	TRAN JFET N-CHAN	TELEDINE	0169/01	EAA -
023	230035	TRAN 2NP TO92 TRAN JFET I LIM 1.4mA TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN	TELEDYNE	U1897JF	EA -
124	230035	TRAN JEFT N-CHAN	TELEDYNE	U1897JF	EA -
5.55	230035	TRAN IFFT N-CHAN	TELEDYNE	U1897JF	EA -
016	230035	TRAN JET N-CHAN	TELEDYNE	U1897JF	EA -
027	230035	TRAN JFET N-CHAN	TELEDYNE	U1897JF	EA -
Q28	230035	TRAN JFET N-CHAN	TELEDYNE	01397JF	£4 -
Q29	239060-1	TRAN JEET N-CHAN DUAL - RES	DATRON	SEE DRG	52 -
C30	260060	IC LIN I SCURCE	NATIONAL	LM334H	EA 1
031	240043	TRAN NON TO92 RESERVE STOCK	MOTOROLA	2N3904	EA 2
Q32	230035	TRAN JEET N-CHAN	TELEDYNE	U1897JF	EA -
		TRAN JFET N-CHAN TRAN JFET N-CHAN DUAL - RES IC LIN I SCURCE TRAN NEN T092 RESERVE STOCK TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN	#EL 20VN2	11-961TE	EA -
Q33	230035	TRAN JEET NECHAN	TELEDINE	0100701	20
Q34	230035	TRAN JFET N-CHAN	TELEDINE	0109/01	2A -
Q35	230035	TRAN JFET N-CHAN	TELEDYNE	0189735	EA -
Ç36	230035	TRAN JFET N-CHAN	TELEDYNE	U189/JF	EA -
Q37	230035	TRAN JFET N-CHAN	TELEDYNE	0189/JF	£A -
019	220015	TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN DUAL TRAN JFET I LIM 1.4mA	TELEDYNÊ	U1897JF	EA -
010	230033	TRAN DECEMBER NECHAN	TELEDYNE	U1897.1F	£A −
0.39	230035	TRAN JEEL N CHAN	TELEDYNE	(1) 897 IF	FA -
040	230035	TRAN UPET N-CHAN	STITCONTY	VCPIIN	FA 1
Q41	230046	TRAN JFET N-CHAN DUAL	SILICONIX	1504	EA I
Q42	230001	TRAN JFET I LIM 1.4MA	SILICONIX	3,00	56
043	230001	TRAN JFET I LIM 1.4mA TRAN NFN TO92 RESERVE STOCK TRAN PNP TRAN PNP TRAN JFET N-CHAN	SILICONIX	J506	EA -
044	240043	TRAN NPN TO92 RESERVE STOCK	MOTOROLA	2N3904	EA -
045	250001	TRAN PNP	MOTOROLA	BC 21 4	EA 3
046	250001	TRAN PNP	MOTOROLA	B⊂214	EA -
047	230035	TRAN JFET N-CHAN	TELEDYNE	U1897JF	EA -
- · ·					5.
Q4B	230035	TRAN JFET N-CHAN	TELEDYNE	0183/11	EA -
Q49	230035	TRAN JFET N-CHAN	TELEDYNE	01897JF	EA -
Q50	230035	TRAN JFET N-CHAN	TELEDYNE	U1897JF	EA -
Č51	230035	TRAN JFET N-CHAN	TELEDYNÉ	U1897JF	EA -
252	230035	TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN	TELEDYNE	U1897 JF	EA -
053	030035	TRAN JFET N-CHAN TRAN PNP TO92 TRAN NPN TRAN NPN TRAN NPN	TELEDANE	111 897.IF	FA -
0.55	230033	MONN DED MODO	NOTOPOLA	203906	EA -
0.54	230004	TRAN PAP 1072	NATIONAL	THOOLU	FA 6
Q55	240017	TRAN NPN	NATIONAL		
Q56	240017	TRAN NPN	NATIONAL		E0 -
Q57	240017	TRAN NPN	NATIONAL	Lm3 74 m	2-n
058	240017	TRAN NEN TRAN NEN TRAN NEN TRAN JEET 1 LIM 2m4A TRAN JEET 1 LIM 2m4A	NATIONAL	LM394H	EA -
059	240017	TRAN NPN	NATIONAL	LM394H	EA -
060	240017	TRAN NPN	NATIONAL	LM394H	EA -
őří	230050	TRAN JPET 1 LIM 2m4A	SILICONIX	J508	EA 1
062	240013	TRAN NPN TO18	MOTOROLA	BC184C	EA 4
4-5	2				

7

c: :	PART NO	DESCRIPTION	PRINC MANUE	MANUE PART NUMBER	CLASS IM QUANTITY CHANGES
		IPAN NPN TOI8 TRAN NPN TOI8 TRAN NPN TOi8 TRAN JEET I LIM 3mA TRAN JEET N-CHAN			
3	240013	193N NEW 1918	MOTOROLA	BC184C	EA -
4	240313	TRAN NEW LAND TRANSMENT TRANS	MOTOROLA	BC184C	EA -
5	290013	TRACE CENTER LEAD TRACE CENTER CONTRACT	SILICONIX	J 509	EA 6
7	230635	THAN JPEC N-CHAN	TELEDYNE	U1897JF	EA -
	230035	TPAN JEET N-CHAN TPAN JEET N-CHAN TRAN NPN T092 TRAN PNP T013 TRAN PNP T013	TELEDYNE	U1897JF	LA
	230035	TEAN JEET N-CHAN	TELEDYNE	U1897JF	EA - EA -
0 1 2	240006	TRAN NEW TO92	MOTOROLA	2N3904	EA 2
	250008	TRAN PNP TO18	MOTOROLA	BC214C	EA -
	250008	TRAN PNP TOIB	MOTOROLA	BC214C	
3	230042	TRAN JEET I LIM 3mA	SILICONIX	J509	EA ~
3 4	230003	TRAN JEET N CHAN	TELEDYNE	0109901	EA 1 EA -
5	240006	TRAN NPN TO92	MOTOROLA	203304	S2 1
	239059-1	TRAN JPET I LIM 3mA TRAN JPET N CHAN TRAN NPN T092 TRAN JPET N-CHAN DUAL X 2 TRAN JFET N-CHAN DUAL X 2	DATRON	SEE DRG	s2 -
			MOTOROLA	BF393	EA 4
3	240032	TRAN NPN TRAN NPN	MOTOROLA	BF393	EA -
	240032 240032	TRAN NEW	MOTOROLA	BF393	EA -
	240032	TRAN NPN	MOTOROLA	BF393	EA -
	230042	TRAN NPN TRAN NPN TRAN NPN TRAN NPN TRAN NPN TRAN JFET I LIM 3mA	SILICONIX	J509	EA -
	240001	TRAN NPN TRAN JFET I LIM 3mA TRAN PNP TRAN NPN TRAN JFET I LIM 3mA	MOTOROLA	BC184	EA 2
	230042	TRAN JFET I LIM 3mA	SILICONIX	J509	EA -
;	250001	TRAN PNP	MOTOROLA	BC214	EA - EA - EA 2
	240031	TRAN NPN	MOTOROLA	1500	EA -
	230042	TRAN JEET I LIM 3mA	SILICONIX	0209	5
3	240006	TRAN NEW TY192	MOTOROLA	2N3904	еа - еа - еа - еа -
	230042	TRAN JEET I LIM 3mA	SILICONIX	J509	EA -
	250004	TRAN PNP TO92	MOTOROLA	2N3906	EA -
	240001	TRAN NPN	MOTOROLA	BC184	EA -
	250004	TRAN NPN TO92 TRAN JFET I LIM 3mA TRAN PNP TO92 TRAN PPN TRAN PNP TO92	MOTOROLA	203900	<u>-</u>
3	240031	TRAN PAP TRAN PAP TRAN JPET N-CHAN IC DIS COUNT DEC BIN PL X2 IC DIS COUNT4 SYNC DEC PL UD	MOTOROLA	BD139	EA -
4	250021	TRAN PNP	MOTOROLA	BD140	EA I FA -
5	230035	TRAN JFET N-CHAN	TELEDYNE	U1897JF	FA 3
	280101	IC DIG COUNT DEC BIN PL X2	MOTOROLA	MC145108CP	EA 1
	280057	IC DIG COUNT4 SYNC DEC PL UD	MUTCROLA	NCITOIODOL	
	280008	IC DIG NAND2 X4	MOTOROLA	MC14011BCP	EA 1 FA 2
	280011	IC DIG FLIP FLOP D X2	MOTOROLA	MC14569BCP	EA -
	280101	IC DIG COUNT DEC BIN PL X2	MOTOROLA	MC14051BCL	A EA 2
	280076 280079	IC DIG COUNT4 SYNC DEC PL UD IC DIG NAND2 X4 IC DIG FLIP FLOP D X2 IC DIG COUNT DEC BIN PL X2 IC DIG GUAT DEC BIN PL X2 IC DIG MUX STOL ANALOG IC DIG GR2 X4	MOTOROLA	MC14071BCP	EA 1
	290076	IC DIG OR2 X4 IC DIG MUX 2TO1 ANALOG IC DIG COUNT DEC BIN PL X2 IC DIG SWITCH DUAD CMCS IC DIG PHASE LOCKED LOOP IC DIG PHASE DETECTOR	MOTOROLA	MC14051BCL	A EA-
	280070	TO DIG COUNT DEC BIN PL X2	MOTOROLA	MC14569BCP	EA -
0	280025	TO DIG SWITCH DUAD CMOS	MCTOROLA	MC14066BCP	EA 1
1	280197	IC DIG PHASE LOCKED LOOP	PHILIPS	74HCT4046AP	EA 1
	200125	TA DIA DUNCE DEMECTOR	N1 N TO T ONLY T	MM74C932N	LA i

ATRON INSTRUMENTS LTD PARTS LIST 07-Jan-92			DESC: ASSY PCB SINE SOURCE 4700		DRG NO: LP400446-11 REV: 5		PAGE NO: 11	
DESIG	PART NO	DESCRIPTION	PRINC MANUF	MANUF PART NUMBER	R CLASS	UM QUANTITY	CHANGES	
M13 M14 M15 M16 M17	280011 280080 260046 260076 290090	IC DIG FLIP FLOP D X2 IC DIG HEX SCHMITT TRIGGER IC LIN OP AMP IC LIN I MIRROR 1:1 IC DIG DRIVER DARLINGTON X7 IC LIN I MIRROR 1:1 IC LIN OP AMP FET IP F/SET IC DIG DRIVER DARLINGTON X7 IC DIG HEX SCHMITT TRIGGER IC LIN OP AMP BIFET	MOTOROLA NATIONAL HARRIS TEXAS EXAR	MC14013BCP 74C14N HA3 2525-5 TL011CLP XR 2202CP	A	EA - EA 2 EA 3 EA 4 EA 4		
M18 M19 M20 M21 M22	260076 260134 290090 280080 260087	IC LIN I MIRROR 1:1 IC LIN OP AMP FET IP F/SET IC DIG DRIVER DARLINGTON X7 IC DIG HEX SCHNITT TRIGGER IC LIN OP AMP BIFET	TEXAS ANALOG DEVICES EXAR NATIONAL MOTOROLA	TL011CLP AD744JN XR2202CP 74C14N MC34081P	A	EA - EA 2 EA - EA - EA 5		
423 424 425 426	260133 260087 260087 260087 260076	IC LIN OP AMP IC LIN OP AMP BIFET IC LIN OP AMP BIFET IC LIN I MIRROR 1:1	MOTOROLA MOTOROLA MOTOROLA TEXAS	MC34080P MC34081P MC34081P TL011CLP		EA - EA - EA -		
M28 M29 M30 M31 M32	290090 20035 260134 260133 260057	IC LIN I MIRROR 1:1 IC DIG DRIVER CARLINGTON X7 IC DIG DECODER BCDTODEC IC LIN OP AMP FET IP F/SET IC LIN OP AMP IC DIG DRIVER DARLINGTON X7 TRAN NPN ARRAY X 5 IC LIN OP AMP DUAL IC DIG DAC UAD IC LIN V COMP DUAL IC DIG DAC IC LIN NEG 5V .1A TRAN NPN ARRAY X 5 IC LIN OP AMP DUAL IC DIG DAC MULT 10BIT IC DIG DAC MULT 10BIT	EXAR MOTOROLA ANALOG DEVICES MOTOROLA SIGNETICS	XR 2202CP MC14028BCP AD744JN MC34080P NE5534N	A	EA - EA 1 EA - EA - EA 1		
M33 M34 M35 M36 M37	290090 290000 260042 280023 260078	IC DIG DRIVER DARLINGTON X7 TRAN NPN ARRAY X 5 IC LIN OP AMP DUAL IC DIG NOR2 QUAD IC LIN V COMP DUAL	EXAR SILICON GENERAL SIGNETICS MOTOROLA NATICNAL	XR 2202CP SG3083J NE5532N MC14001UBCP LM393AN	A A	EA - EA 2 EA 2 EA 1 EA 1		
M38 M39 M40 M41 M42	280126 260033 290000 260042 280127	IC DIG DAC IC LIN REG 5V .1A TRAN NPN ARRAY X 5 IC LIN OP AMP DUAL IC DIG DAC MULT 10BIT	ANALOG DEVICES MOTOROLA SILICON GENERAL SIGNETICS ANALOG DEVICES	AD7527LN MC78L05ACP SG3083J NE5532N AD7533JN	A A A	EA 1 EA 3 EA - EA - EA 2		
M43 M44 M45 M46 M47	260087 260087 260027 260046 260087	IC LIN OP AMP BIFET IC LIN OP AMP IC LIN OP AMP IC LIN OP AMP BIFET	MOTOROLA FAIRCHILD HARRIS MOTOROLA	MC34081P UA714HC HA3 2525-5 MC34081P	A	EA - EA 1 EA - EA -		
M48 M49 M50 M51 RL1	260046 260049 260033 260033 330012-3	IC LIN V COMP DUAL IC LIN REG 5V .1A IC LIN REG 5V .1A PRIAV 10NO REFD GUARDED	NATIONAL MOTOROLA MOTOROLA HAMLIN	LM319N MC78L05ACP MC78L05ACP HE721A5134 TO DR	A A	EA - EA - EA 8		
RL2 RL3 RL4 RL5 RL6	330012-3 330012-3 330012-3 330012-3	RELAY 1PNO REED GUARDED RELAY 1PNO REED GUARDED	HAMLIN HAMLIN HAMLIN HAMLIN HAMLIN	HE721A5134 TO DR HE721A5134 TO DR HE721A5134 TO DR HE721A5134 TO DR HE721A5134 TO DR HE721A5134 TO DR	16 16 16 16 16	EA - EA - EA - EA - EA -		



11.6-2



Sheet 480446-11.0 Layout Drawing No.

C Datron Instruments 1989



11.6-3



Layout Drawing No. 480446-11.0 Sheet 1

© Datron Instruments 1989



^{11.6-4}



480446-11.0 Sheet Layout Drawing No.

© Datron Instruments 1989


11.6-5





TO JT MOMARA PCB AM









Circuit Diagram No. 430844-1.0 Sheet 3





TO JY MOMER NG ANY KC ANY ADDCO4





CONTRUCTENTES INSTRUCTENTES © Datron Instruments 1989

Circuit Diagram No. 430844-1.0 Sheet 6

AC ASSEMBLY

Phase Detector and Integrator; Power Supplies

11.7-6





1030 E+ 8 24 MBHTOM 81 01

11.8-1









11.8-3

Circuit Diagram No. 430614-1.1 Sheet 3

CURRENT / OHMS ASSEMBLY Standard Resistors and Switching Layout Drawing No. 480669 1.0 Sheet 1 I/O CLAMP ASSEMBLY



BLUE RED CODED CODED ARE DN2 + DN4 ARE DNI + DN3 Nore.





- I5 v 01- 81 0-× R2 × R4 ĭor 2N 3906 0-118-2 -0-318-15 **Å**5 K5 89 YO 2N 3904 6-8110 6-8110 5-8110 1-810ş 11 21 22 23 9-8100 1-8100 M3 40244 2 2 2 "2 C 5 20 IN SOUTH ૡઙૢૺૼૼૼૼ 14028 2 ĩ or local Z[⊥]g BC 327 R 10 4 12 3 2 = <u>.</u> R5 < ᆌ MI 40244 -0 11-81L 30 JI8-12 0-2 JI8-10 0ş JI8-13 O-CLAMP -VE CLAMP +νe -0-13-5 -0113-14 5-EIC O-OJI3-9 0.518-7 O JIB-IB OJI3-IC CJI3-12 4 2 2 2 2 2 2 2 ₩ŝ **▲**3 A a DNJ 4NQ DN4 Ž ₹**▼** DAA 4N0 Y **4** ٩ 2 E EM LI ٥j DNI AND DNA ARE CC-IN4148 DN2 AND DN4 ARE CA-IN4148 T m3 ε u 3 15 M3 8 M3 4 33 Έ -0 61-EIL -0 1-51 JI3-2 0-JI3-8 0-113-6 0--011-EIL JI3-13 O-J13-15 () JI3-40 OII-EIC 0114-16 0-14-12 -0-14-14 OJ14-18 - HILO-6-1-0-6-4110 0-114-5 _ ▲ă ▼ - T T Z N N N E Contra Ž ¥ ENG V **EN** žÝ ¥. DN2 END DN2 Y Ť ٩ ΞΞ Ξ -I I I r R उँ च ू ह <u>3</u> Ē JI4-20--04-41 -0L1-FIL -114-15O--0 8-FIL -01-4IL -011-4-IF 061-41 714-60 08-41

I/Ω CLAMP ASSEMBLY Circuit Diagram No. 430669-1.0 Sheet 1 11.8-4







Block Ulagram Circuit Diagram No. 430618-5.0 Sheet 1

POWER AMPLIFIER ASSEMBLY Block Diagram



Sheet Layuna Brawing Nu. 480616-5.1





480618-5.1 h symmetric manuality in the





Sheet 1 Layout Drawing No. 480618-5.1













© Datron Instruments 1989

Layout Drawing No. 480561-2.2 Sheet 1



11.10-1



Layom Drawing No. 480554-4.2 Sheet 1

RI-GUARD POWER SUPPLY ASSEMBLY



11.11-1



Layout Urawing teo. 480554-4.2 Sheet 1 IN-GUARD POWER SUPPLY ASSEMBLY

© Datron Instruments 1989


4708 **detron** 1N STRUMENT S © Datron Instruments 1989

11.11.2

Layout Drawing No. 480653-1.2 Sheet 1

© Datron Instruments 1989 ±38V POWER SUPPLY ASSEMBLY







11.12-1





11.13-1

Circuit Diagram No. 430637-1.2 Sheet 1 POSITIVE HEATSINK ASSEMBLY Output Power Amplifier (Positive Half)







Circuit Diagram No. 430539-7.5 Sheet 1

NEGATIVE HEATSINK ASSEMBLY Output Power Amplifier (Negative Half) 11.13-2





11.13-3

±400V(2)B Regulator and Current Option Output Stage Circuit Diagram No. 430540-6.1 Sheet 1 **PS / I HEATSINK ASSEMBLY**





11.14-1



© Datron Instruments 1989

Layout Drawing No. 480563-3.0 Sheet 1

11.14-2

CONSTANT CURRENT SOURCE ASSEMBLY High Voltage Rectifier Bleed Chain Circuit Diagram No. 430563-3.0 Sheet 1





Layout Drawing No. 480541-4.4 Sheet 1



TRANSFORMER CIRCUIT DIAGRAMS

For mains (line) transformer circuits refer to the following pages:

- 11.10-1 Main Digital Supply, Display Supply and Common Mode Null
- 11.11-1 Common-2 Supplies and Current Option Supply
- 11.11-2 Reference Divider Common-4 and 8V Common-2 Supplies
- 11.16-5 400V Power Supply, 38V Power Supply and Common Mode Null
- 11.17-2 Interconnections, Power Input Module and Mains Transformer Primary





© Datron Instruments 1989 © Datron Instruments 1989 11.15-2

> H.F. TRANSFORMER ASSEMBLY Layout Drawing No. 480578-4.1 Sheet 1



© Datron Instruments 1989

4708

11.16-5 11.16-5 11.16-2 11.16-1 11.16-1 11.16-1 11.16-1 11.16-2 11.16-2 11.16-2 11.16-1 11.16-1 11.16-2 11.16-3 11.16-3 11.16-2 11.16-5 11.16 5 11.16-5 11.16-5 11.16-2 11.16-1 11.16-4 11.16-1 11.16-2 11.16-4 11.16-1 11.16-1 11.16-2 11.16-3 11.16-1 11.16-2 11.16-1 11.16-1 11.16-2 11.16-3 11.16-4 11.16-4 11.16-1 11.16-4 11.16-4 11.16-4 Page EDGE CONNECTOR PIN INDEX **MOTHER ASSEMBLY Connectors and Pin Numbers** 97-114 11-16 33-38 73-78 9-14 37-48 8-10 25-30 19-48 67-72 15-20 83-88 œ E 6 2 M E 6 2 M E 1 2 2 S E 1 S E 1 2 S E 1 2 S E 1 2 S E 1 2 S E 1 2 S E 1 2 S E 1 2 S E 1 2 6.7 4-9 22-42 55-72 105-116 1-6 27-32 49-96 112-114 5-16 49-96 97-120 1-6 19-30 62-67 97-114 1-6 16-18 46-48 49-60 82-93 97-114 13-120 37-48 49-96 25-96 25-66 11-12 1-16 3-15 ŝ ဂု မှ 4 æ Ņ 9 ¥õ₩> J16/J17/J18 J19 J20 J21/J23/J26 J25 J30 J31/33 J32 J34 Pins: ۶ſ 12 13 13 J5 g 5 89







Layout Drawing No. 480604-2.2 Sheet 1

© Datron Instruments 1989



11.16-2



© Datron Instruments 1989

.1 J2 J5 J6 J6 J1 J1 J1 J1 J1 J2 J3 J3 J3 J3 J3 J3 J3 J3 J3 J3 J3 J3 J3
--





11.16-3

5.96 5.96 5.120 5.120 5.120 5.120 5.120 5.120 5.120 5.114 5.114 5.114 5.114 5.12 5.12 5.14 5.14 5.14 5.14 5.14 5.14 5.14 5.14	LY INDEX	E IZ	L EDGE
	11.16-5 11.16-2 11.16-1 11.16-4	CC CC X SC X CC CC SC CC X CC SC SC SC SC SC SC SC SC SC SC SC SC	Pins
	11.16-5 11.16-2 11.16-1	1-2 3-15 16	J34
	11.16-5	1-8	J32
	11.16-5	1-4	J31/33
	11.16-5 11.16-5		08L
	11.16-2		J25
	11.16-1		U21/J23/J
	11.16-4	1-9	J20
	11.16-3		J19
	11.16-4		J16/J17/J
	11.16-2	ç	
	11.16 1		66
	11.16-2 11.16-2 11.16-3		
	11.16-1		
	11 16-1		<u>a</u>
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	11.16-2	দ	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1-91.11		۲۲
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	11.16-1 11.16-2	37-48 49-96	JĜ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	11.16-2	-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	11.16-1		J5
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	11.16-2	49-96 97-120	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	11.16-1		J4
$-\frac{1}{100} - \frac{1}{100} - 1$	11.16-4		J3
	11.16.4	13-120	J2
	11.16-4	25-96	

Layout Drawing No. 480604-2.2 Sheet 1 MOTHER ASSEMBLY



11.16-4



Connectors	's and Pin	Numbers	Page
Ę	25-96		11.16-4
J2	13-120		11.16-4
J3	25-66	97-114	11.16-4
14	5-16 49-96 97-120	19-48	11.16-1 11.16-2 11.16-4
ŝ	1-6 19-30 62-67 97-114	11-16 33-38 73-78	11.16-1 11.16-1 11.16-2 11.16-3
ől	37-48 49-96		11.16-1 11.16-2
۲Ļ	1-6 27.32 49-96 112-114	9-14 37-48	11.16-1 11.16-1 11.16-2 11.16-2 11.16-3
8	1-6 16-18 46-48 49-60 82-93 97-114	8-10 25-30 67-72	11.16-1 11.16-1 11.16-1 11.16-2 11.16-2 11.16-2
6ſ	4-9 22-42 55-72 105-116	15-20 83-88	11.16-1 11.16-1 11.16-2 11.16-2
31C//11//91C	1-16		11.16-4
J.19	1-8		11.16-3
J20	1-9		11.16-4
J21/J23/J26	1-5		11.16.1
J25	1-8		11.16-2
130	1-2 11-12	6-7	11.16-5 11.16-5
J31/33	1-4		11.16-5
J32	1-8		11.16-5
J34	1-2 3-15 16		11.16-5 11.16-2 11.16-1
suld	A A A A A A A A A A A A A A A A A A A	S. T L. P. R	11.16-5 11.16-2 11.16-1 11.16-4
MC EDGE C	OTHER A CONNECT	SSEMBLY	Y INDEX



© Datron Instruments 1989



11.16-5





CONTINUED ON SHEET]





Layout Drawing No. 480830-1.2 Sheet 1 INTERCONNECTION ASSEMBLY



11.17-2



Layout Drawing No. 480640-1.2 Sheet 1

0640-1.2 Sheet 1 © Datron Instruments 1989



11.17-3


















11.18-3





11.18-4





Layout Drawing No. DA400863-1.1 Sheet 6

CHASSIS ASSEMBLY



TAPE 630132 3LENGINS OF IJSmm × 13mm





.

(N)

€



Layout Drawing No. DA400863-1.0 Sheet 7 CHASSIS ASSEMBLY









(?)



11.18-6

Layout Drawing No. 480503-3.3 Sheet 1 **OPTION FITTING INSTRUCTIONS**

Option 30: Current / Ohms

© Datron Instruments 1969



CURRENT OHMS OPTION

PROCEDURE --

(1) REMOVE THE & SCREWS WHICH SECURE THE THAT POUTTOUT DUP LIFT THE LID OFF. THERE ARE 17 SCHEWS TO REPOVE DEPONDED TO GUARD SHIELD CAN BE TAKEN AWAY

THE REPORT OF A DESCRIPTION (4) REPLACE THE GUARD SHIELD AND REPLACE THE GUARD SHOWN IN FIG. 1 SHOWN IN FIG. 1 = 10 OFF M4-X BAM POZITCSK SCHEWS GIUDD = 1 OFF M3-X RAM POZITCSK SCHEWS GIUDD = 0 OFF M3-X RAM SEDTED PARHD SCREW GIDD = 0 SHAREPEODE WASHED OF SCREW E GWIDT = 0 SHAREPEODE WASHED OFF M9-X SCREW E GWIDT = 0 SOFF M4-X IZMM SOCKET HD - CSK SCREW GIDDE = 0 OFF M4-X IZMM SOCKET HD - CSK SCREW GIDDE



(2) THE GREAT PRASTIC INNER CHASSIS DIVIDES THE INTERNAL SPACE INTO TWO AREAS. THE LAST POSITION IN THE FRONT SECTION CONTAINS A HALF WIDTH P.C.B. WHICH IS FILTED WHEN THE CORRENT OPTION IS NOT REQUIRED. (3) REMOVE THE LINK P.C.B AND REPLACE IT WITH THE CURRENT/OHMS BOARD - 544 TABLE -



4708



11.19-1

4708

© Datron Instruments 1989

Layout Drawing No. 480603-3.3 Sheet 2

Option 80: 115V 60Hz Option 90: Rack Mounting







11.19-3

© Datron Instruments 1989

Layout Drawing No. 480603-3.1 Sheet 7

OPTION FITTING INSTRUCTIONS Option 10: DC Voltage Option 20: AC Voltage Digital Assembly: Switch Positions for Fitted Options

SECTION 12 4708 COMPONENT LISTS

Contents

Front Assembly	400558
Digital Assembly	400796
Analog Interface Assembly	400648
Reference Divider Assembly	400652
Reference Assembly	LP400761
DC Assembly	400536
Output Control Assembly	LP400909
Sine Source Assembly	400446
AC Assembly	400844
Current / Ohms Assembly	400614
Power Amplifier Assembly	400618
Out-guard Power Supply Assembly	400561
In-guard Power Supply Assembly	400554
±38V Power Supply Assembly	400653
Power Amplifier Positive Heatsink Assembly	400637
Power Amplifier Negative Heatsink Assembly	400539
Power Supply / Current Heatsink Assembly	400540
High Voltage Assembly	400537
Constant Current Source Assembly	400563
Mains (Line) Transformer Assembly	400541
L.F. Transformer Assembly	400651
H.F. Transformer Assembly	400578
Mother Assembly	400604
Interconnection Assembly	400830
Terminal Board Assembly	400640
4700 Instrument Assembly	LP400858
Main Assembly	LP400859
Chassis Assembly	LP400863
Rear Panel Assembly	400636
Option Fitting Instructions	
-	400603

SPAWING No		:	V	5	:	0	1								-1-	-1	1			11					-		· · · ·			T		Ţ	1		٦
	5.0	Снко	44	Ye.	-	7										.						-													-
4005	こと	CHK D DATE ECO REVISION (SSUE SHEET	86	86	8	5				1									İ					1						ļ					
\		DATE	23	38	2	2.6												i									ļ	1							
172 - 2004	A.		- <u></u>	=	9	3				- -						-	-								~			-					1-1		1
		ECO	2	12	38	22						ĺ																1			1				
			ŝ	5	~	~ ~			-1-																			_	+						
		REVISION	ļ?	1-														1									İ								
	DRAVING	SHEET	+=	1	!-									L.			L. I	_	_ <u>_</u>							LL			┶╼┷		لمسل	L			-
DESCRIPTION	NUMBER	NUMBER										ISSUE	. ni	EVIS	0 1							- -							+						_
COMPONENT LAYOUT	480558	1	0		0																						Ì			1					
LATOUT	480552		=		-							_ _				-i-																		┝╌╺┝	
																							i I					-							
			1										-			-		- -	-1						-1-1	-+								1	
SCHEMATIC	430558	I	0.1																																
SCHEMATIC	430558	2	0	-	-										-																				
SCHEIMAIR	+50550		<u> </u> =	_					LI-	_ _					_		.					_			-									₋₊.	
												Í														Ì									
TUNET ON AL			-	-					┿╼╂╍								-					:				+	-+-				-		-		
TEST PROC.	460558/FT	1-3	0			Ξ																								i					
			- =	-	1-					-		- -		1-1-		- -		-1-				-									-				-1
				1														_						_ _							_				
FUNCT. TEST TICK LIST	470558/FT	1	o ·	-		-																		i			1		1						
TICK LIST	110356/11	· · ·	. ÷	- -				-		_			-						_				·			+		_			+			+	
			-	·																												<u>├</u>		1-1	
																					1										_				
		1			-				1-1-				1													Π									
				L					_ .	_ _		_ _			_ -					_		4_			_			_			-+-	-			
	}		-		+-		+		\vdash				-	++				_					+				-+-	-	1-1			+ +		+	
				1																															
	-	<u> </u>		1	+-		1-1-		+-+-	+-	$\uparrow \uparrow$		1	\uparrow			\uparrow		-			1		-			-					\square	T		-1
																						1-									_				
рсв	410144		0.0	5																							ſ								
NOTES		<u> </u>	13	<u> </u>	1.			┝╍┰┦╌──	Ļļ.	1	1.1		1		L	- I .			- <u> </u> _	PPD	4	T1	LLL			Land	.		<u> </u>	APC	MING	No.		1-1	-
10123								C	Ъ	t			ηĽ	ĨL		!	(. k. C	049	9N	PP7				4	700)							58	2	
- 4 - 1								1 1 2	ин т 7 л т 2 л ч т	A U	E.1. 28		10	DATE	0 0	5	3	5. 18	6 3	25	3.85]	FRO	DNT	P	св	A	SS	Y.	SILE		د ر °	ີ່	J	
											- e el (<u>۲</u>	14,	0.0	22	- / .			1.										3.16	· · · ·	·····			

DESIGNATOR	DATRON PART No.	DESCRIP	MOIT			PRINCIPAL MANUFACTURER		MANUFACTURER'S	No. USED Per Aury
RI	000334	- 330k	5%	¼₩	CARBON	MULLARD		CR25	22
Rz	000334	- 11	*1	3	14	H			
3	000334	- 11	4	ч	*	.,		а	
R4	000334	38		м	*	м			
रेऽ	000334 、	×	м	я	4	4		~	-
76	000334	ы	7	2	a	29		4	
१७	000334	н	3	3	13	11			1 1 1 1 1 - 1 1
?8	000334	ж	н.	4	9			N	-
९१	000334	. 11	24	. *	*	. 4		3	-
Rю	000334	_ H	ч	¥	я			*	-
211	000334	24	*	4	4	*		•	-
212	000334	¥	3	3	5	N		5	-
213	000334	ж	'n	3	SI	н		2	- ·
Ri4	000334		н		۹	**		3	-
R15	000334	, ,	,a	4	v	-		3	
R16	000334	2	3	,	я	*1		*	-
२।७	000334	•	ъ	3	*	14		7	-
द छ	000334	*	•	۲	۰.	N		3	
R ng	000334	*	ч	*	,				-
R20	000334	3		,,	4			3	-
221	000334	а	4			C0		3	-
R22	000334	ы	ж	7	2	16		4	-
?23	000102	lk	3	*	۰.	*		k .	11
NOTES.							DATE 7 Januar Create		.700 ,
LCO							1	010	IT PCB. ASSY
DATE								18/6/85 massen 40	0558 2

DESIGNATOR	DATRON PART No.	DESCRIPTIO	N	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
24	000102	1K 5%	1/3 W CARBON	MULLARD	CR25	-
225	000102	ik "	** •	н	• ••	
226	000104	100k*	., a	H	м	4
27	000102	lk "	н н	14	••	-
228	200102	lk "	ы - ст -			
229	000102	lk "	11 91	•		-
130	000102	lk "	14 Nr.	a	,,	-
RJ	000102	ík "	H 4.		·•	
R32	000102	k "	10 10	н	п	-
R33	000102	1k "	14 14			-
R 34	000102	k =	 's	14	۳	
R.35	000103	lok .	4 u	5		5
R36	000103	10k "	14 M	34		
R37	000103	IOK "	<u>ч</u>	*	**	-
R 38	000103	lok "	п µ		11	
R39	000472	4k7 •	* *		*	6
R40	000680	68R *	× •			8
R4i	000680	68R -	··· ···		· •	-
R42	000680	68R .	* *	4		
P.43	000272	2k7 •	ы м	**	-	18
R44	000272	2k7 •	y =	· 1	-	
R45	000472	4k7 -		•		-
R45	000272	2k7 •		N	•	
NOTES.	LATEST (SSUE				(man 1) 77714	
						4700 T PCB, ASSY.

ESIGNATOR	DATRON PART No.	DESCRI	PTION			PRINCIPAL MANUFACTURER	MANUFA PART No	CTURER'S	No. USED Per Aasy.
247	000182	188	5%	/3W	CARBON	MULLARD	CP.25		2
R48	000272	2k7			14		1		
R49	000272	2k7	15	58					. –
Rso	000222	2k2	37	"					2
RSI	000222	2k2				.1			
₹\$2	000272	2k7	••		4	و ،	4.		
Rs3	000272	2k7	3 .	••	-	-14			
Rs4	000472	4k7			-		-	-	
Rss	000272	2k7	1("		*			
Rs6	000272	2k7	• •	'n		<u> </u>	14	· · · · · · · · · · · · · · · · ·	
R57	000272	2k7	44	74	"	49	-		
R58	000182	ik B					-		
?59	000272	2x7	.,	"	**	*	-		
R60	000272	2k7					-		
R61	000272	2k7	*	4	53	· · · · · · · · · · · · · · · · · · ·			
R62	000 272	2K7	•.	-	,,				
R6 3	000272	2k7	*	-	-+				
R64	000272	2K7	×	-			н		
R65	000272	2 * 7	4	н	N		-		· -
R66	000272	2×7	11	*		· · · · · · · · · · · · · · · · · · ·	-		-
R67	000680	GBR	4	·•	*	en en en en en en en en en en en en en e	-		
R68	000680	68 R	- 14	4	*		-		
R69	000680	GBR				A second constraints and a second second second second second second second second second second second second	•		
NOTES.							DA 78		101 PLACTNERS (179
SEE SHEET 2 FOR	LATEST ISSUE				1 1				700
1974. (C.O.									T PCB. ASSY
DATE								MARTINE A O	0558 4 ^{mar}

DESIGNATOR	DATRON PART NJ	DESUMPTION	PRINCIPAL MADUFACIUMER	MANUFACTURER'S PART No	No. USED Par Assy
R70	000680	68R 5% /3W CARBON	MULLARD	CR25	
R71	000680	68R " " "	11		
R72	000563	56k " " "	*1		1
R73, R74, R75	000472	4k7 9 9 9		n	
R76	000103	lok " "	11		
R77, R78, R79	000104	100k " " "			
ANI. AN2	090017	100k ×7 2% NETWORK	BECKMAN	L08-1- R100k	2
AN3. AN4	090041	4K7 ×7 2% NETWORK	BECKMAN	L08-1- R4k7	2
ANS. ANG	090121	100K × 8 2% NETWORK	BECKMAN	L09-1- RIOOK	2
<u></u>	150002	10,0 F 20% 16V DIP TANT	UNION CARBIDE	KIDEIG	2
2	104026	47nF -20 % 50V CER DISC	SIEMENS	837449	2
C3	104026	47 .F -20 % 50V CER DISC	SIEMENS	B37449	
C4	150001	22 UF 20% IEV DIP TANT	UNION CARBIDE	K22EIG	
25	104026	47nF -20 % SOV CER DISC	SIEMENS	B37449	
26		NOT USED			
C7		NOT USED			
8	110013	100 .F 20% 250V POLYESTER	MULLARD	C280AEPIOOk	
9	110013	0 0 0 a	47	"	
10	110013		11	т	
24	110013	и и в о			
	110013	13 PR 66 11	u		
NOTES.	IT ISSUE		•	DRAWN II TITLE	700
					PCB ASSY

	DATRON PART No.	DESCRIPTION			PRINCIPAL MANUFACTURER	MANUFACTURER'S	Ho, USED Per Assy
	110013	100nF 20	% 250V PO	LY -STER	MULLARD	C280AEPIOOK	-
	110013	6 11	ч	¥1	. 1	 	-
	110013			**		н	_
	110013		н	u.	4		-
	110013		11	**	11	 	
	110013	п	-			 11	_
	110013	1, 4	м	14		 	-
	110013	•• ••	•	я		 11	
	110013	4 14			11	 h	
	110013	ч и		*		 u	
	110013		м			•	-
	110013	ч я	ч			 	_
	110013		,1			 	
	110013	34 *4	••	~ _		 н	
	150002	10,4F 20%	ISY DI	P. TANT	UNION CARBIDE	 KIDEIG	
· _ · · · ·	150016	/ ۶۵ F 20 سرا	35V DI	? TANT	UNION CARBIDE	 KIRO35	1
	200001	75m1 75v	GP. SI D	IO DE	FAIRCHILD	 IN4148	18
	200001	11 N	н а		n	*	-
	200001			.,	39	 	
	200001		N 11	11	n	 •	
	200001	4					-
	200001	1	* n			 	
	200001		N 11			 	

DESIGNATOR	DATRON PART No	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No	No, USED Per Acsy
DB	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148	
09	200001	AL 24 AL 21 AL	22	•	
010	200001	-16 -24 -11 M			-
	200001	21 jan 13 an Mi	м	3	-
D12	200001	11 11 16 A P	77		-
DIB	200001	11 M M M	4		
014	200001	14 24 17 45 H	-		-
015	200001	23 No. 23 No. 14	•	-	· -
016	200001	а 37 ж. 1 1	н	и	
D17	213005	754 1/2W ZENER	MOTOROLA	82x79c75	1
218	200001	75 MA 75V GP SI DIODE	FAIRCHILD	IN4148	-
)19	200001	75 WA 75 GP SI DIODE	FAIRCHILD	IN4:48	
>20	213006	5VI 5W ZENER	UNITRODE	TV5 505	
२ ।		NOT USED			
92	240009	SI NPH TRANSISTOR	NATIONAL	MPSLOI / TO18	18
Q3	240009				-
93 94	24 0 0 0 9	1 n A			
75	240009	N N N		••	
9 6	24 3009	54 54 21			-
97	24 0 0 0 9	34 Ir 46			-
- <u></u> 78	240009	21 rg 21		>1	-
NACTES				datrer	41 0-CTOPINECE . 70
-155			C++C		700
100				PYSO PYSO	PC8 ASSI

_	 	
	1	

સ્વ સા શા ગાર ગાર ગાર ગાર રાય રાય	240009 250009 250009 250009 250009 250009 250009 250009		29	NATIONAL NATIONAL	MPSLOI/TOI8 2N 5401/TO18	<u> </u>
२।० २॥ २॥ २॥ २७ २७ २७	250009 250009 250009 250009	14 44 34 14 74 45	4	~		
२।२ २७ २५ २।४	250009 250009 250009	34 14	29			-
२७ २५ २७	250009 250009	ч <i>п</i>		14		
<u>२</u> ।द	250009		*			
<u>२</u> ।द		11 11			·:	
Pis	250009					-
,		· · ·	-	-		-
Phi	250009	t , 31			14	-
	250009	., .,	н	11		-
7ns	-250009	14 .	**	pi		-
Pro	250009			(r. 1		-
P20	250009	1	•		4.5	
921	240025	Si NI	IN TRANSISTOR	-1	MPSA13	41
QЦ	240023				,	-
723	240025		1 H		-	-
Q24	240025	п -	1 11		-1	-
P25	250011	Ŝi Pi	NP TRANSISTOR	4	8C327/7018	3
Q26	250011		1 4	ч	3.4	
Fa7	250011		ı V	×	-	
728	250011	ч 1	, л	H	-	-
229	250011	-1 - 1		•	2	-
330	250011	14 A	1 11	-	•	. –
Q31	250011	<u>н</u> з	4 ii	*		
NUTES.					OPLIANE () TTLA	
						4700 NT PCB. ASSY.

ESIGNATOR	DATRON PART No	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No	No. USED Per Acry
232	250011	SI PNP TRANSISTOR	NATIONAL	BC327/TO18	_
રાર	240009	SI NPN TRANSISTOR	•	MPSLOI/TOI8	
234	240009	нци	n	U.	
235	240009	н 🖬 р	ų	ч	
236	240009	14 H 3f	21	**	
237	240009	# 2 ₁ 17			
38	240009	- u - u - u	21	14	
739	240009	··· ·· ·· /1		•,	
240	240009	Pf H Fr	ur	24	-
P41	240009	1e 21 21	tr	14	-
242	240009	9 0 0	1f		
<u> </u>	280023	QUAD 2-1/P NOR GATE	MOTOROLA	MC14001 BCP MC7805CP	
/12	260005	SY IA REGULATOR	MOTOROLA		
13	280043	4 BIT LATCH/4 TO KE LINE DECODER		MC14515 BCP	
14	280090	DUAL BINARY INFA DECODER		MC 145558CP	
15	270071	DUAL 1 of 4 DECODER LS	NATIONAL	DM74LSIS6N	
16	280103	PROGRAMMABLE KEYBOARD/DIS		8279-5	
NOT ES.					
SEE SHEET 7 FOR L	ATEST ISSUE				20 .Lectrome: LTB
ntas E.C.D.				FRON FRON	T PCB ASSY
DATE	╴╍╼╼┼╴╴╸╸┟╴			APPROVED DR.ABRING)558 9 th

DESIGNATOR	DATRÓN PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MARUFACTURER'S PART No.	No, USED Per Assy.
51-527	700079	KEYBOARD + 12 SWITCH . BLACK	NSF	KIZ / HALF KEY. BLACK	28
529-543	700061	KEYBOARD SWITCH RED LED.	SCHADOW	SRL-RED LED	25
523, 544, 545	700062	KEYBOARD SWITCH GREEN LED	SCHADOW	SRL- GREEN LED	3
546-555	700061	KEYBOARD SWITCH . RED LED	SCHADOW	SRL-RED LED	-
S56	700079	KEYBOARD + 12 SWITCH BLACK	NSF	KIZ/ HALF KEY. BLACK	-
· · · · ·	410144-10	РСВ			i
JI	604060	24+24 WAY .I" PCB. PLUG GOLD	AMP	2-825440-4	3
	605098	40 PIN DIL LOW PROFILE SKT	CAMBION	703-4340-01-06-00	1
	605060	14 WAY DIL			1
	605061	16 WAY DIL			2
	605097		CAMBION	703-4324-01-06-00	1
	612023	STAN DOFF M2-3 + 16. BRASS & X	CAMBION	350-5181-22-07	2
	800017-3	81/2 DIGIT DISPLAY WITH LEGEND	DALE	SEE DRG	2
	920096	BUZZER PIEZOELECTRIC	TOKO	PB 2720	1
	620003	SOLDER PCB TERMINAL LUG	HARWIN	H2105A	2
NOTES SEE SHEET 2 FOR LA)
103				FRONT PC	
					58 10 51

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURE PART No.	R'S No. USED Per Assy.
	11000				
	611054	M2×6mm SLOT CSK STEEL	ZN PL		2
	611076	M3XGmm SLOT PAN HEAD.	ZN PL.		. 1
	613005	M3 INT. SHAKEPROOF			1 * *
	613005				1000
	613026	M2 WASHER STEEL ZN PL			2
	613027	MZ INT SHAKEPROOF			2
	0/002/				
	615002	M3 FULL NUT STEEL ZN PL	*		
	615016	MZ FULL NUT STEEL ZN P			. 2
	620007	TEST POINT TERMINAL	MICROVAR	C30	9
	630029	TAPE DOUBLE SIDED 14" x "3	2 3M	4032	150mm
	630242	GLASS BEAD 2.4% × 0.8% × 1.	B MANSOL (PREFORMS)	M5363B/3	6
					. <u></u>
					· · · · · · · · · · · · · · · · · · ·
				· · · · · · · · · · · · · · · · · · ·	
NOTES.				DATE	datron warman
SEE SHEET 2 FOR	ATECT ICCUE			DRAWN TO	4700
ISS SHEET 2 FOR	LAIEST ISSUE			CHECKED	FRONT PCB ASSY
600					RAWING I
DATE				DATE	UMBER 400558 11 0

4007	'96	CHK D	DVB70	9.6.88 4			-								-			- -		 			-										_			
DE WM	١	EC0	25 N	2858.9.6							-									 											-				-	
		REVISION	4	1.0 2						- -					-			-		 		-	+-				-									
PERCEIP ION	DRAWING NUMBER	SHE'ST NUMBER	 								.I	·	- <u>-</u> ,	SEUE	. P	EVIS	он			 	·			11			- L				_					
COMPONENT LAYOUT	480796	1	A	0.1	_ -	_									_																_					
	,												-												_ _				_	_	_					
SCHEMATIC.	430796	ł	A	1.0																																
SCHEMATIC	430796	2	A	0.1																														_		
SCHEMATIC	430796	3	A																											_						
SCHEMATIC	430796	4	A	1.0 1.0																																
SCHEMATIC	430796	5	A	0.1				_									_			 					-					_			_ .			
FUNCTIONAL	460796/FT	1-7		×/						_	-									 -																
FUNC. TEST TICK LIST	4 7 07%/ft	1		1/2							-		_							 _														 		
						-									-					 											-	-				
РСВ	4 10248	1	3	4			-													 _			-				-									-
	ES NO CHA	NGE TO		⊥_l ∝s					1 1		76	Er		<u>בר</u>	1			= 87	a. 71	\$ 8		_ 			 CA	 \L1 \L	BI	RA CB	TC AS	R. SSY		4($\sim \sim$	279) 90 12	

ESIGNATOR	DATRON PART No.	DESCRIPTION		PHINCIPAL MANUFACTURER	MANUEAP PAR E No.		No. USED Per Pssy.
21		NOT USED					
2	000.472	4k7 51% /4W'C/	FRES	MULLARD	<u></u> <u>cR25</u>		11
3	000472	4k7 " "		11			
<u>24</u>	000472	4 <u>k7 '' ''</u>					
:5	000472	4k7 "	11	19			
6	000103	l0k " "			11		5
.7	000104	100k "	12	4			- 9
8	000122	1k2 " "		ti .	17		2
(9	000104	100k " "		11			-
210	000104	100k " "		ч			-
R11	000103	lok " "	24	11	н		
रे।2.	000472	4k7 " "					
3	000472	4k7 " "	u ¹ .	ч			
çi4.	000561	560R " "	**	н			2
215	000104	100k " "	i.	<u> </u>			
(16	000182	1k8 " "	<i></i>				
217	014751	4.K75 1% /8W 50	Doom MF	HOLCO	IIBC		1
218	. 000122	1k2 5% 1/4V	V CARBON	MULLARD	CR25		
219	012491	2k49 1% 1/8W 5	Oppm MF	HOLCO	HBC		1
20	000102			MULLARD	CR2S		22
21	000472	4k7 " "	"	13			
22	000223	22k " "	11	11			1
23	000103	iok " "	"	17			
					DATE	datron	
TE SHEET FOR L	ATEST ISSUE				CHECKED		BRATOR L PCB, ASS
* 2.0						05-010100	FUTE

LSIGNATOR	DATRON PART No	DESCRIPTION		PRINCIPAL MANUFACI URFR	MANUFAC PART No		ne, USED Per Assy
R24	000332	3k3 5%	1/4W CARBON	MULLARD	CR25		2
R25	011002		1/8W SOBEM MF	HOLCO	НЗС		2
R26	000104-	100k 5%	1/4 W CARBON	MULLARD	CR2S		
27	011002		1/8W SODOM MF	HOLCO	HBC		
R28	000471	470R 5%	1/4W CARBON	MULLARD	CR25		3
29	000104	100K "	n u				
R30	000472	4k7 "					
<u>९३।</u> ९३।	000102		18 11				
R32	000104	100k "	н н	-1	ii.		
R33	000102	lk "	11 ×1	11			
R34	000102	IK ''	11 17				
< <u>3∓</u> ₹35	000102			''			
(36 (36	000102	lk "	u u	ii .	17		-
31	000102	lk "		я	н		
R37	000102	ik "	1 9 11	10 · · ·			
39	000102	lk "	- 1 2 - 12		'1		
९-10	000102	lk "	н II				
<u>्र</u> 4।	000102	lk ''	49 F 8		••		
2,42	000103	lok "		••			
143	000102	lk "			11		-
::	201000	lk "		·	+r		-
:(<u>45</u>	000102	IK "			-1		
2.46	000102	lk "	24 74	0	• 1		-
TOTES.				; ; ;	00010		IBRATOR
····					CINCKED	_ DIGITA	L PCB, ASS
* C Q					ATPROVED	400796	5 3 ··· 1

FSIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No	No. LOED Per Assy.
··+7	000102	IK 5% 1/4W CARBON	MULLARD	CR25	
248	000102	lk u u u		ч	
249	000102	1k 11 11 11	ii	·1	
250	000102		12	11	
251	000102		1	0	
R52	000472	4k7 " " "	4		
2.53	000104	100k " " "			
R54	000104	100k " " "		f 4	
RSS	000103	lok " " "		11	
R56	000471	470 R " "	ŧi	14	
R57	000471	470 R 11 11		0	
	000102	1k " " "	11	0	
259	000391	370R " "	н	9	
260	000472	4 k7 " " "	41	9	
RGI	000472	4k7 " " "	r1	"	
R62	000561	560R " " "	14		
R63		NOT USED			
R64	000332	3k3 " " "	ч	lf	
R65	000102	1K	11		
R66	000222	2k2 " " "	11		3
R67	000222	2k2 " " "	17	т. <u>т</u>	
R68	000222	2k2 " " "	<u>n</u>		
NOTES				da	
SEE SHEET 2 FOR	LATEST ISSUE	· · · · · · · · · · · · · · · · · · ·		DRAWN 1	CALIBRATOR DIGITAL PCB. ASSY
·				200606800	DIGHAL FUG, ASS?
0416				101 and the 1	100796 4 ""12

OF SIGNATOR	DATRON PARI No	DESCIMPTION ·	PRINCIPAL MARUFACTURER	MANUFACT PART No		No USLO Per Assy
7141		NOT USED				
A112	090017	100k x7 2% NETWORK	BECKMAN	764-1-R	100k	1
A113	090046	IOK X7 2% NETWORK	BECKMAN	764-1-R	ok	2
314	090046	IOK X7 2% NETWORK	BECKMAN	764-1-RI	OK	-
AN5	090085	12k X8 2% NETWORK	ĂВ	761-3-12	2k	
ANG	090177	3k3 ×8 2% NETWORK	AB	870-91	-3k3	1
	· · · · · ·		-			
			-			
				· · ·		
			-			
						-
сı	150002	10,0F 20% 16V DIP TANT	UNION CARBIDE	KIOEIG	· · · · · · · · · · · · · · · · · · ·	
c2	150002	104F 20% 16V DIP TANT	UNION CARBIDE	KIDEIG		
NOTES	1.50002			DATE DATE] ILECINOWICE LID
SEE SHEET 2 FOR I	LATEST ISSUE	· · ·			TITLE CA	LIBRATOR
					Minerine 40079	6 5

		PRINCIPAL MANUFACTURER	MANUFACTURER'S PART In	No USED Par Assy
104026	170F -20% 50V CER DISC	SIEMENS	837449	14
104 026	47 AF - 20% 50V CER DISC	SIEMENS	8374-19	
104-026	47nF -20 % 50V CER DISC	SIEMENS	B374-19	
104 026	47.F -2 % SOV CER DISC	SIEMENS	B37449	
102 681	680 pf 10% 500V CER DISC	177	CDIO	11
150016	UF 20% 35V DIP TANT.	UNION CARBIDE	KIR035	3
104.026	47 .F -20% 50V CER DISC	SIEMENS	837449	
150002	F 20% IGV DIP, TANT.	UNION CARBIDE	KIDEIG	
104026	470 E - 20% SOV CER DISC	SIEMENS	B374.49	
150002	IONF 20% IGV DIP TANT.	UNION CARBIDE	KIDEIG	-
150002	IONE 20% IEV DIP. TANT.	UNION CARBIDE	KIOEIG	
104026	47.F - 20 % 50V CER DISC	SIEMENS	B37449	-
150002	IQUE 20% IEV DIP. TANT.	UNION CARBIDE	KIOEIG	
102102	INF 10% 500V CERDISC	ITT	CDIO	
150002	10,0F 20% 160 DIP. TANT	UNION CARBIDE	KIDEIG	
150016	LUF 20% 35V DIP TANT	UNION CARBIDE	KIRO35	
104026	47.15 +50 % 50V CER DISC	SIEMENS	B374.4.9	
104026	47.F 20% SOV CER DISC	SIEMENS	837449	
150002	IQUE 20% IGV DIP TANT.	UNION CARBIDE	KIDE 16	
104026	47 .F +50 / 50V CER DISC	SIEMENS	B37449	
104026	47 F 120% SOV CER DISC	SIEMENS	837449	· -
150002	IONE 20% IGU DIP TANT	UNION CABBIDE	KIDE 16	
104026	470F -20% 50V CER DISC	SIEMENS	B37449 -	-
	104026 104026 102681 150016 104026 150002 104026 150002 150002 150002 150002 150002 150002 150002 150002 150002 104026 150002 104026 150002	104.026 $47_{nF} \pm \frac{50}{20}$, sov cer disc 104.026 $47_{nF} \pm \frac{50}{20}$, sov cer disc 102.681 $680_{PF} 10\%$, sov cer disc 15.0016 $1\omega F.20\%$, sov cer disc 15.0016 $1\omega F.20\%$, sov cer disc 15.0016 $1\omega F.20\%$, sov cer disc 15.0002 $1\omega F.20\%$, sov cer disc 15.0002 $10\omega F.20\%$, i6V dip tant. 104.026 $47_{nF} \pm \frac{50}{20}\%$, sov cer disc 15.0002 $10\omega F.20\%$, i6V dip tant. 104.026 $47_{nF} \pm \frac{50}{20}\%$, sov cer disc 15.0002 $10\omega F.20\%$, i6V dip tant. 104.026 $47_{nF} \pm \frac{50}{20}\%$, sov cer disc 15.0002 $10\omega F.20\%$, i6V dip tant. 104.026 $47_{nF} \pm \frac{50}{20}\%$, sov cer disc. 15.0002 $10\omega F.20\%$, i6V dip tant. 104.026 $47_{nF} \pm \frac{50}{20}\%$, sov cer disc. 104.026 $47_{nF} \pm \frac{50}{20}\%$, sov cer disc. 104.026 $47_{nF} \pm \frac{20}{20}\%$, sov cer disc. 10	104026 $47nF \frac{150}{20}$, 50V CER DISC SIEMENS 104026 $47nF \frac{150}{20}$, 50V CER DISC SIEMENS 102681 $680pF 10\%$, 500V CER DISC ITT 150016 $10F 20\%$, 35V DIP TANT, UNION CARBIDE 104026 $47nF \frac{150}{20}\%$, 50V CER DISC SIEMENS 104026 $47nF \frac{150}{20}\%$, 50V CER DISC SIEMENS 150002 $10\muF 20\%$, 16V DIP, TANT, UNION CARBIDE 104026 $47nF \frac{150}{20}\%$, 50V CER DISC SIEMENS 150002 $10\muF 20\%$, 16V DIP, TANT, UNION CARBIDE 150002 $10\muF 20\%$, 16V DIP, TANT, UNION CARBIDE 104026 $47nF \frac{150}{20}\%$, 50V CER DISC SIEMENS 150002 $10\muF 20\%$, 16V DIP, TANT, UNION CARBIDE 104026 $47nF \frac{100}{20}\%$, 50V CER DISC, SIEMENS 150002 $10\muF 20\%$, 16V DIP, TANT, UNION CARBIDE 104026 $47nF \frac{100}{20}\%$, 50V CER DISC, SIEMENS 104026 $47nF \frac{100}{20}\%$, 50V CER DISC, SIEMENS 104026 $47nF \frac{100}{20}\%$, 50V CER DISC, SIEMENS 104026 $47nF \frac{100}{20}\%$, 50V CER DISC, SIEMENS	104.026 $47nF \frac{150}{20}$, Sov CER DISCSIEMENSB37449 104.026 $47nF \frac{150}{20}$, Sov CER DISCSIEMENSB37449 102.681 $680pF 10\%$, Sov CER DISC1TTCDIO 15.0016 $10F 20\%$, 35v DIP TANT.UNION CARBIDEKIR035 104.026 $47nF \frac{120}{20}$, 50v CER DISCSIEMENSB37449 15.0002 $10pF 20\%$, 6V DIP TANT.UNION CARBIDEKIC0EIG 104.026 $47nF \frac{120}{20}$, 50v CER DISCSIEMENSB37449 15.0002 $10pF 20\%$, 16V DIP TANT.UNION CARBIDEKIC0EIG 104.026 $47nF \frac{120}{20}$, 50v CER DISCSIEMENSB37449 15.0002 $10pF 20\%$, 16V DIP, TANT.UNION CARBIDEKI0EIG 104.026 $47nF \frac{100}{20}$, 50v CER DISCSIEMENSB37449 15.0002 $10pF 20\%$, 16V DIP, TANT.UNION CARBIDEKI0EIG 104.026 $47nF \frac{100}{20}$, 50v CER DISCSIEMENSB37449 15.0002 $10pF 20\%$, 16V DIP, TANT.UNION CARBIDEKI0EIG 102.102 InF 10\%, 50v CER DISCITTCDIO 15.0002 $10pF 20\%$, 16V DIP, TANT.UNION CARBIDEKI0EIG 104.026 $47nF \frac{100}{20}$, 50v CER DISCSIEMENSB37449 104.026 $47nF \frac{100}{20}$, 50v CER DISCSIEMENSB37449 104.026 $47nF \frac{100}{20}$, 50v CER DISCSIEMENSB37449 104.026 $47nF \frac{100}{20}$, 50v CER DISCSIEMENSB37449 104.026 $47nF \frac{100}{20}$, 50v CER DISCSIEMENSB37449 <tr< td=""></tr<>

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTU PART No.	.RER'S	No. USED Per Assy
	101103	IONF 25% 250V CER DISC	17.7	CDIO		3
	104026	47 .F -20 % 50V CER DISC	SIEMENS	B374-19		-
27	150006	1.07F 20% IGY DIP TANT	UNION CARBIDE	K4R7EIG		
28	150016	INF 20% 35V DIP TANT	UNION CARBIDE	KIRO35		
29	150024	-174F 20% 16V DIP TANT	UNION CARBIDE	K47EIG		1
30	101103	10 .F 25% 250V CER DISC	IТ Т	CDIO		
-31	104026	1705 -20% SOV CER DISC	SIEMENS	B37449		
.32	150002	IONE 20% IGV DIP TANT	UNION CARBIDE	KIDEIG		-
033	150002	1001 20% 16V DIP. TANT	UNION CARBIDE	KIDE16		
234	101103	IONE 25% 250V CER DISC	ITT .	CDIO		
2 <u>35</u> 236	100560	56pf 2% 100V CER PLATE		2222 6	83 34509	1
	-			·		
			FAIRCHILD	IN1414B		6
bl	200001	75mA 75V GP SI DIODE		IN4148		
D2	200001	75 mA 75V GP SI DIODE	FAIRCHILD	IN 4148		
03	200001	75 mA 75V GP SI DIODE	FAIRCHILD	IN4148		
D4	200001	75 mA 75Y GP SI DIODE	FAIRCHILD	BZY88C	477	1
05	210047	4V7 400mW ZENER	MULLARD	ZN458		_
<u>rs</u>	214012	2VAS JOPPM ZENER	FERRANTI		Lucoca	
D7 1 1 1 1 1 1 1 1	220010	SI HOT CARRIER DIODE	<u> H.P.</u>		1/IN6263	
08	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148		
0911 0.1	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148		
NOTES.	· · ·			DATE	datro	
SEE SHEET 2 FOR LAT	TEST ISSUE		·	DRAWN .	ти СА	LIBRATOR
				CHELKED		GITAL PCB AS
tca			i	APROVED	NUMER 4007	Sinst

9 115 t

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTUBER	MANUFAC PART No	TURER'S	tio USED Ler Assy.
010	213006	5V SW ZENER	UNITRODE	TVS 505		11
	110000					_
					/ 7018	2
Q1	24.0001	SI NPN TRANSISTOR	NATIONAL	BC184		
Q2	240001	SI NPN TRANSISTOR	NATIONAL	BC 184 SU2656		
Q3	230031	N-CHAN DUAL JET	TELEDYNE	30203	5101	
						-
	·					•
						_
					\	L
NOTES.				0411	datory	
ļ				DH APPN		IBRATOR
SCE SHEET 2 FOR	LATEST ISSUE	·				AL PCB ASSY
• • • • • • • • • • • • • • • • • • •				APP10v(1)		
0.41+				D + ? F	- 4007s	∋e <u>8 %</u> i∷

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTUREN'S PART De	No. USED Per Arry.
MI	280024	TRI-STATE HEX. NON-INVEUFFE	R MOTOROLA	MC14503 BCP	4.
M2	280024	TRI-STATE HEX. NON-INV. BUFFER	MOTOROLA	MC14503 BCP	
1.13		NOT FITTED AT THIS ASSY STAGE			
M4		NOT FITTED			_
1.15		NOT FITTED		· · · · · · · · · · · · · · · · · · ·	
MG	270050	HEX.INVERTER	HATIONAL	74LS.04	2
M7	280008	QUAD 2 1/P NAND GATE	MOTOROLA	MC14011 BCP	2
M8	280011	DUAL D FLIP-FLOP	MOTOROLA	MC14013BCP	
M9 -	280102	14 BIT BINARY COUNTER	MULLARD	HEF 4-020 BP	
Mio	280091	UN-BUFFERED TRIPLE 3 1/PNAND	MOTOROLA	MC14023UBC	P 1
MI	220015	5KV OPTO ISOLATOR	MOTOROLA	MOCIDOS	2.
M12	280077	HEX. INVERTER	MOTOROLA	MC14572 BCP	1
1/13	280033	8-CHAN DATA SELECTOR	MOTOROLA	MC14512 BCP	
M14	280015	QUAD LATCH	MOTOROLA	MC14076 BCP	2
Mis	280015	QUAD LATCH	MOTOROLA	MC14-076 BCP	-
116	280107	2K×8 STATIC RAM	НІТАСНІ	HM6116P-4	2
M17	270048	QUAD ZIP NAND GATE	NATIONAL	74 LSOO	3
M18		NOT FITTED AT THIS ASSY STAGE			-
M19		NOT USED			-
M20		NOT USED			-
M21		NOT USED			-
M2Z	280107	2k × 8 STATIC RAM	HITACHI	HMGII6P-4	-
M23	280162	2k ×8 STATIC RAM	TOSHIBA	TC 5564 PL -1	
NOTES.				DRAWN TITLE CHECKEU Arrhove()	CALIBRATOR DIGITAL PCB. ASS
					00796 9 ""1

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACI URER	MANUFACTURER'S FART No.	No. USED Per Pasy
M24		NOT FITTED AT THIS ASSY STACE			
M25		<u>u u a u u u</u>			1
M26		ti it it ^{je} n ¥			
M27	280134	OCTAL TRANSCEIVER	RCA	PC74 HCT 245P	· · · · · ·
M28	260043	358 DUAL OP AMP	NATIONAL	LM358N	· I
M29	280064	IEEE 488 INTERFACE CHIP	MOTOROLA	MC68488P	1
M30	280005	TRIPLE GATE	MOTOROLA	MC14501 BCP	
МЗГ	270045	QUAD 2 TO I LINE MUX LS	NATIONAL	DN174 LS15711	· 1
1/132	280092	DUAL 4 BIT LATCH	MOTOFOLA	MC14508 BCP	1
1.133	270048	QUAD 2 1/P NAND LS	NATIONAL	DM74LSOON	-
M34	280144	MICRO-PROCESSOR CHIP	MOTOROLA	MC 68025	1
1135	270057	DUAL J-K FLIP-FLOP LS	NATIONAL	DM74LS76H	1
M36	280024	TRI-STATE HEX.NON-INV.BURTE	MOTOROLA	MC14503 BCP	- · ·
137	270077	TRI-STATE HEX. BUFFER LS	NATIONAL	DM74L5367	¢]
M38 ·		NOT USED	· · · · · · · · · · · · · · · · · · ·	and the second states of the second s	-
M39	220015	5KV OPTO ISOLATOR	MOTOROLA	MOCIOOS	-
1/10	280086	BI-DIRECTIONAL BUS TRANSCE	WER MOTOROLA	MC34-47	2
iv14-1	280059	DUAL BINARY UP COUNTER	MOTOROLA	MC14520 BCP	- 1 -
M42	280085	QUAD 2 1/P 'AND' GATE	MOTOROLA	MC 14081 BCP	······4
6143	280085	QUAD 21/P 'AND' GATE	MOTOROLA	MC 14081 BCP	
M44	280008	QUAD 2 1/P 'NAND' GATE	MOTOROLA	MC14011 BCP	1 1 4 199
145	280085	QUAD 2 1/P 'AND' GATE	MOTOROLA ,	MCIAO BIBCP	1. 1. .
146	280085	QUAD 21/P 'AND' GATE	MOTOROLA	MCI4OBIBCP	-
NOTES.	NTEST ISSUE	· · · · · · · · · · · · · · · · · · ·	ALL COLUMN		BRATOR
res			CHICKS		AL PCB ASSI
4 C 0			Armuv	10	6 10 12
·····	<u>-</u>				- 1/0

JESIGNATOR	DATRON FAHT No.	DESCRIPTION	PRINCIPAL MANUFACTURER		MANUFACTURER'S PART No.	No. USED Her Yory.
M47	28 0024	TRI-STATE HEX NON-INV BUFFER	MOTORCLA		MC14-503 BCP	
M48	280086	BI-DIRECTIONAL BUS TRANSCE	IVER MOTOROLA		MC3447	
149	270048	QUAD 2 1/P HAND LS	NATIONAL		DN174LSOON	
M50	270050	HEX. INVERTER	NATIONAL		74 LS 04.	
151	270058	DUAL 2 TO 4 LINE DEMUX. LS	NATIONAL		DM74LSISSN	2
M52	270058	DUAL 2 TO 4 LINE DE MUX LS			DN174 LS155N	
153	280068	DUAL PRECISION MONOSTABLE	MOTORCLA		14C14538 BCP	
	605059	BWAY DIL SOCKET				
	410248-4	PCB				
				7		
	· · · · · · · · · · · · · · · · · · ·					
	605050	40 WAY DIL LOW PROFILE SKT.				3
	605060	14 WAY DIL SOCKET			τ	14
	605061	IG WAY DIL SOCKET				32 17 1
. <u> </u>			1			
				12	an an du Mercuri	
	605064	24 WAY DIL . SOCKET	1		111 (111 (111 (111 (111 (111 (111 (111	1 No. 56 . 1
	605066	6 WAY DIL SOCKET			A CONTRACTOR OF A CONTRACTOR	2
	620003	SOLDER PCB. TERMINAL LUG	HARWIN		H2IOSA	
· · · · · · · · · · · · · · · · · · ·	630098	COMPONENT CLIP	RICHCO		KKU-8	a star in the second
	630112	CIRCUIT BOARD EJECTOR	RICHCO		CBE BLACK	2
SI 50	700065	SWITCH IPIW MOMENT.			532 000.007	1
TP's	620007	TEST POINT TERMINAL	MICROVAR		C30	· 21
11 3 NOTES.				DATE OR APPR		
				C1467-1		TAL PCB. ASS
160						96 11

SIGNATOR	DATRUN PART No.	DESCRIPTION	PHILOPAL MADUFACTURES	MARUEACE PARE to	51923 S	Soc USED Point Ages
	618004	MOUNTING PAD TOIS	JERMYN	7018-0	08.0	
	605065	28 WAY DIL SOCKET				2
	630024	STEATITE BEAD ISSWG	PARK ROTAL PORCELAIN	110 2		2
	630243	GLASS BEAD 2.4 0/D X D.B 1/D x 1.8	MANSOL (PREFORMS) LTD	M53638	3	28
	605070	20 WAY DIL SOCKET				2
S2	700114	SWITCH GXIP DIL	A. B.	506-00	6ST	1
·			· · · · · · · · · · · · · · · · · · ·			
			·			
·						
TES			[7	
						and the second second
E SHEET 7 FOR L.	NTEST ISSUE		ci	(LKED		BRATOR AL PCB ASSY
					40079	6 12 12

DRAWING No.		снк'р	SKS	X-	Ve	2	10	Q	.0		-		T	-1	1-												<u> </u>	-1-	-1-	1					1-1			\top	
4008	1.9		6 20	4	1	9		4	8 4		_ -		-	-	-				_									-		.		_						+	\vdash
DI WW		UATE	4.3.86	8 4 8	21.4.8	3.6.8	9.4.0	29.2.8	6.10.8								•																						
		ECO	2162 4.3.86 AL	2195	2212	1.3 2265 3.6.86	2540 12.2.0 10 22	2751	1.5 3060 to 10 88 AP																												-		
		REVISION	0 -	-	<u>-</u>	~ 	0.4	4	<u>،</u>																													T	
DESCRIPTION	DRAWING NUMBER	SHEET NUMBER												15	SUE	. ne	VISI	014									• • • •	h an	-	4	L			_			<u> </u>	-	•
COMP. LAYOUT.	480648	1	0.=	-	-		04													\Box																	Τ	Γ	
SCHEMATIC	430648	1	<u> 0</u> -																																				
SCHEMATIC	430648	2	0 		_	_[_						_ _						_ _						_															
SCHEMATIC	430648	3	0-1-0-1		_						_		_						_																				
SCHEMATIC	430648	4	0.1	-	<u>ي</u> .	_			-			_	_	-		-	_			-		_							_			_	_				_		
																				-			_ -	_				_ -				+	_	-			_	$\left \right $	
FUNCTIONAL TEST PROC.	46 06 4 8/ft		1-0			_	-	<u>-</u>	1.2				_	_		_		_				_										_					_		
FUNCT. TEST TICK LIST	4106 48 /FT	1	- 0 -1					1.1		-	- -								_																				
			_		_									_	_	_	_		_					_					_										
				_																																			
	410264	1		-																																	T		IΤ
	CATES NO	CHAN	GE	TC) D	00.	5		T	đ	2	t			П	B.	AN	K SO	NF	снка 14,6	044	AN	AF1	5	7	TH	4	70		•				1			- /		
	SUE LEVE	L CHAN	10	E						NOR	, т I	- IJ	P.1 #		7 19	D	λτε 1/1 (86		10	131	86			.76	AL	JAL	G.	IN	τER	2FAC	:E	A55'	Y 51		+0+ 	06	+0	

DESIGNATOR .	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
RI	008031	1008 5% 1.6 W MF	MULLARD	PR37	2
R2	000472	447 5% 1/4W CARBON	MULLARD	CR25	8
R3	000472	4K7 5% 4W CARBON	MULLARD	CR25	
R4	000472	4K7 5% 4W CARBON	MULLARD	CR25	
R5	000472	4k7 5% 1/4W CARBON	MULLARD	CR25	
R6 .	000 472	4k7 5% 1/4W CARBON	MULLARD	CR25	
R7	000 474	470k 5% 1/4W CARBON	MULLARD	CR2S	2
R3	000472	447 5% 4W CARBON	MULLARD	CR25	-
R9	000273	27k 5% 4W CARBON	MULLARD	CR25	1
R10	000474	. 470k 5% 14W CARBON	MULLARD	CR25	-
RII	011212	IZKI 1% 1/8W 50ppm MF	HOLCO	НВС	1
812	012492	24 K9 1% /aw 50ppm MF	HOLCO	H8C	1
R13	000153	15K 5% 4W CARBON	MULLARD	CR25	1
RH	000471	470R 5% 4W CARBON	MULLARD	CR25	8
215	008031	1008 5% 1.6W MF	MULLARD	PR37	
216	, 000104	100k 5% 1/4W CARBON	MULLARD	CR25	1
ี <u>ข7</u>		NOT USED			
218		NOT USED			
219	000821	8208 5% 1/4W CARBON	MULLARD	CR25	1
20	000471	4708 5% 1/4W CARBON	MULLARD	CR25	
21	000471	470R 5% 1/4W CARBON	MULLARD	CR25	
R22	000471	470R 5% 1/4W CARBON	MULLARD	CR25	-
R23	000471	470R 5% 1/4W CARBON	MULLARD	CR25	-
EE SHFET FOR LA				1 4700.	PCB. ASSY.

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
२२४	000471	4708 5% 1/4W CARBON	MULLARD	CR25	
225	000331	330R 5% 1/4W CARBON	MULLARD	CR25	
226	000471	4708 5% 1/4W CARBON	MULLARD	CR25	
227	000102	IK 5% 1/4W CARBON	MULLARD	CR25	2
-/ 728	000102	IK 5% VAW CARBON	MULLARD	CR25	
229	000 561	5608 5% 1/4W CARBON	MULLARD	CR25	4-
R30	000561	560R 5% 1/4W CARBON	MULLARD	CR25	·
R31	000561	560R 5% 1/4W CARBON	MULLARD	CR25	
R 32	000561	560R 5% 1/4W CARBON	MULLARD	CR25	
R33	000103	IOK 5% 4W CARBON	MULLARD	CR25	
R34	000154	150K 5% 4W CARBON	MULLARD	CR25	1
R35	000472	4K7 5% 1/4W CARBON	MULLARD	CR25	-
R36	000471	470R 5% 4W CARBON	MULLARD	CR25	
R37	000472	4k7 5% 14W CARBON	MULLARD		
AN1	090079	5k6 × 8 2%. NETWORK	AB	850-91-5k6	2
ANZ	090079	5kg × 8 2% NETWORK		850-91-5k6	
NOTES.	LATEST ISSUE				
Iss > €.C.O				DATE INTERFA	ACE PCB. ASSY.

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURES	MANUFACTURER'S PART No.	No. USED Per Assy.
CI (104026	47nF = 20 % 50V CER DISC	SIEMENS	B37449	46
C2	104026	47nF " " "		11	-
23	104026	*47nF			-
C4 (104026	47nF " ", " "	.,		-
25	104 026	47oF " " "	11	п	
C6	104026	47nF '' '' ''	11		-
C7	104026	47nF " " "		n.	
c8	104026	47nF " 4 " "		н	
C9	100221	220pf 2% 100 V CER PLATE		2222 683 221	1
C10	100272	2.7F 10% 100 V CER PLATE	MULLARD	2222 630 19272	1
C11	104026	470F - 20% 50V CER DISC	SIEMENS	B37449	
CI2	104026 '	47of """"			
C13	104026	47nF			-
C14	104026	47nf " " "			
CIS	104026	47nf " " "	a		
C16	104026	47aF " " "			
C17	104026	47nF " " "	-3	**	
C18	104026	47nF " " "	71		
Clà	104026	47nF " " "	ef	n	
C20	104026	47nF " " "	n		
C21	104026	47nF " " "	1) 		
C22	104026	47nF	17		
C23	104026	47nF			
NOTES.	LATEST ISSUE	·		9/1/86 datro	
1958 1 E C O				INTERFACE	E PCB, ASS
DATE					48 4 "

4 SIGNATOR	LATRON PART No	DESCRIPTION	PRINCIPAL MANUFACTURER	MANGEACLURERS PART 20	No USED Por Ass.
C24	104026	47 AF - 20% 50V CER DISC	SIEMENS	B37449	-
225	104026			"	-
C26	104026	r) is 91 r/ ir	a	u	-
C27	104026	11 N 11 17 11	10	11	-
C28	104026	и и и и и	u.	11	
C29	150016	INF 20% 350 DIP. TANT	UNION CARBIDE	KIROE35	2.
C30	100182	INSE 10% 100V CER PLATE		2222 630 19182	1
C3I	100331	330 F 2% 100 V CER PLATE	MULLARD	2222 681 331	2
C 32	150012	100 AF 20% 350 DIP. TANT		KRIDE35	
C33	104026	47nF -20% 50V CER. DISC	SIEMENS	B37449	-
C34	104 026		ц.	· · · · · · · · · · · · · · · · · · ·	
⊂35	104026		11	11	
C36	104026		н	"	
C37	104026	и н н н н			
C38	104026			1e	-
C39	102220	221 5% SOOV CER DISC	ITT	CDIO	1
C40	102330	334F 5% 500V CER DISC	ITT	CDIO	l
C41	104026	47nF - 20 % 50V CER. DISC	SIEMENS	B37449	-
C42	104026	48 ji ¹ j ii ii	11	12	-
C43	104026				_
C44	104026			9	·
C45	104026	n 11 11 11 11	11	μ	
C46	104026	11 11 17 71 17	*1	1.	-
NOTES	A 11 ST 15501		q	INTERFACE	ALOG

DESIGNATOR	DATRON PART No.	JESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
C47	150024	47,4F 20% IGV DIP TANT	UNION CARBIDE	K47E16	1
C48, 51	104026	47nF +50% 50V CER.DISC	SIEMENS .	B37449	
C49,52-55,61	104 0 26	47nF +50 % 50V CER DISC	SIEMENS	B 374 4 9	-
C50	100331	330pf 2% 100V CER PLATE	MULLARD	2222 681 331	-
C59	110042	100 -F 20% G3V POLYESTER	WIMA	MK52	1
C60	150016	INF 20% 35V DIP TANT	UNION CARBIDE	KIROE35	
Cez	104041	10nF 25% 250V CER DISC	STC	CDIO	1
DI	200001	75 A 75 V GP SI DIODE	FAIRCHILD	IN4148	2
DZ	200001	75 mA 75 V GP SI DIODE	FAIRCHILD	IN4148	-
QI	240014	SI NPN TRANSISTOR	NATIONAL	BC337	1
MI	270050	HEX INVERTER LS	NATIONAL	DM74LS04N	
M2	280008		MOTOROLA	MCI40IIBCP	1
MB	280011	DUAL D FLIP-FLOP	MOTOROLA	MCI40I3BCP	2
M4	280059	DUAL BINARY UP COUNTER	MOTOROLA	MCI4520BCP	1
M5	280037	HEX BUFFER	MOTOROLA	MC14050BCP	1
 M6	270048	QUAD 2 1/P 'NAND' LS	NATIONAL	DM74LSOON	2
M7	270072	QUAD 2 1/P 'NOR' LS	NATIONAL	DM74LS02N	2
M8	270002		NATIONAL	DM740IN	2
M9	270094	DUAL LINE RECEIVER	TEXAS	SN75182N	1
MI0	270076	DUAL MONOSTABLE LS	NATIONAL	DM74L5123N	1
Mij	270095	DUAL DECADE COUNTER	· · · · · · · · · · · · · · · · · · ·	DM74L5 390N	2.
NOTES.	ST ISSUE		олте 9 селат чтот	A700 AN	ALOG
ECO DATE CIIKO	-				

ang in g e	English and the		1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 -		1999 - 197 <u>8</u> 7
and all more the classic address where	روی ا ^{ستار} ایران ۳۵۰ مربعه معمد معمد ماند. ماند ا	المصافحين المتعاد بمناه مستمار بمركاتهم	an an an an an an an an an an an an an a	and the second second second second second second second second second second second second second second second	
<u> </u>					
14	270075	DUAL DIFLIA-FLOP LS	NUT CHAL	DIVITALISTAN	
MI5	230095	4817 SYNC BINARY COUNTER	MULLARD	- HEF401633P	<u></u>
MIG	280095	4817 STAC BINARY COUNTER	MULLARD	HEF 4CIG33P	-
M17	280095	4 BIT STAC. BINARY COUNTER	MULLARD	HEF401638P	
M18	2700.96	DUAL ATO I MULTIPLEXER	NATIONAL	DMTALSISSN	5
MIƏ	280093	OUND BYCLUSIVE- DR GATE	N CTOROLA	MCI407CBCP	¢
VI20	11190048	ないいい おといいに うきゃくちょうき	ingraect	<u>े अंग्रेन्ट्र के हत्य</u>	
< 2		ಲ್ಲಿ ಸ್ಥಾನ ಮುಖ್ಯಾ ಮೇಲಿಕ್ ಕರ್ಷಣ್ಣ		n Duur Bar	
· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · ·				
	10074	, IXING SUP OVER US	NATIONAL.		
M 25	280093	QUAD EXCLUSIVE - CR GATE	MOTOROLA	P161227086P	
MEG	280093	QUAD EXCLUSIVE - OR GATE	MOTOROLA	MC14070 3CP	
M27	280093	QUAD EXCLUSIVE-ORGATE	MOTOROLA	MC14070BCP	—,
M28	270095	DUAL DECADE COUNTER	NATIONAL	DM74LS390N	-
M29	280068	DUAL PRECISION MONOSTABLE	MOTOROLA	MC14538 BCP .	1
M30	280145	PHASE LOCKED LOOP	MOTOROLA	MC1404GBCP	1
мзі	280015	QUAD LATCH	MOTOROLA	MC14076 BCP	7
M32	280015	QUAD LATCH	MOTOROLA	MCI4076 BCP	_
M33	280015	QUAD LATCH	MOTOROLA	MC11076BCP	_
M34	280015	QUAD LATCH	MOTOROLA	MC14.076BCP	-
NOTES.	ATEST ISSUE				LECTRONICE LTD
158				4700. Al	NALOG
tco					LE PCB. ASS
DATE				DATE DATE A006	48 7 00 0

	HARLING	GESCHERICH	PRINCIPAL MANULAET RED	MAMILIA SURFACE	na Calue Davidad
M35	270073	QUAD 21/P O/C AND LS	NATIONAL	DM74LS09N	2
M36	270073	QUAD 21/PO/C 'AND' LS	NATIONAL	DM74LS09N	
M37	280015	QUAD LATCH	MOTOROLA	MC14-076 BCP	—
138	280015	QUAD LATCH	MOTOROLA	MC 14076 BCP	
139	280015	QUAD LATCH	MOTOROLA	MC14076 BCP	-
140	270036	MONOSTABLE	NATIONAL.	DM7412IN	l
141	. 270057	DUAL JK FLIP-FLOP LS	NATIONAL	DM74LS76N	2
142	270057	DUAL JK FLIP- FLOP LS	NATIONAL	DM74LS76N	-
143	270048	QUAD 2 1/P NAND LS	NATIONAL	DM74LSOON	
v 14 4	280094	SYNC! SERIAL DATA ADAPTOR	MOTOROLA	MC6852P	1
145	280024	TRI-STATE HEX. NON-INV. BUFFE	R MOTOROLA	MC14503 BCP	1
146	270002	QUAD 2 1/P O/C NAND	NATIONAL	DM7401N	-
147	280038	HEX D FLIP-FLOP	MOTOROLA	MC14174 BCP	4
148	280038	HEX D FLIP-FLOP	MOTOROLA	MC14174 BCP	-
149	2800 11	DUAL D FLIP-FLOP	MOTOROLA	MC 14013 BCP	-
450	280105	8 I/P NAND	MOTOROLA	MC14068 BCP	1
151	280038	HEX D FLIP-FLOP	MOTOROLA	MC14174 BCP	-
M52	280038	HEX D FLIP- FLOP	MOTOROLA	MC14174 BCP	_
153	270086	4-BIT BINARY COUNTER	NATIONAL	DM 74 LS 93 N	1
154	280023	QUAD 2 1/P NOR GATE	MOTOROLA	MCI4001UBCP	l
M55	290149	GEN. PURPOSE TIMER	INTERSIL	ICM75551PA	
NULLS		· · · · · · · · · · · · · · · · · · ·	·····		
SEE SHEET 2 FOR L	AT151 ISSUE				
- 145					ANALOG E PCB ASS
$\sum_{i=1}^{n}$					

DESIGNATOR	DATRON PARE No.	DESCRIPTION	PHINCIPAL MANUFACTURER	MANUFACIURES'S PART 36.	No. OSED Per Assy.
	410264 - 2	PCB			
	605060	14 WAY DIL SOCKET	JERMYN	JZ3- 18014	28
	605061	IG WAY DIL SOCKET	JERMYN	J23-18016	25
	605064	24 WAY DIL SOCKET	JERMYN	J23- 18024	1
	630117	CIRCUIT BD EJECTOR	RICHCO	CBE BROWN	2
×ı	800029	CRYSTAL OSCILATOR	4.096 MHZ IQD	IQX0-100	1
	620007	TEST POINT TERMINAL	MICROVAR	C 30	27
	540002	22 SWG TINNED CU WIRE	RS		A/R
-	630243	GLASS BEAD 2.4% × 0.8% × 1.8	MANSOL (PREFORMS)	M5363B/3	92
Τ1	310003	PULSE TRANSFORMER	NEWPORT	76610/1	1
	605059	8 WAY DIL SOCKET	l		<u> </u>
	900004	SILICONE RUBBER COMPOUND	RS	555-588	A/R
DIES.			DATE 3 011AW COLOR 011AW COLOR 011AW 011AW		

L	AT ISSUE	LEVEL	- c	HANG	Ε.			- a U i	ENGLAND	12.2.86	7.3.8	6 7.3		REF.	DIVIDE	R f	CB AS	55Y 51	HEET 1		21
NOTES		S NO C	HAN	GE TO	ם כ	C	Cle		רורוי	илн 11	R.K. COG		7.	11/LE 4	700			D	4α	 ⊃65	2
РСВ	410257		4.0	4.0			0.4														
FUNCT - TEST TICK LIST	1 70652/FT	1-2	0.1	2.0			3.0		3.1												
FUNCTIONAL TEST , PROC	. 4 60652/ft	1-14	0 	2.D		7.1	3.0	·													
	-152653 430652	6		2.0			3.0		4							-					
1.1. <u>1.</u>		 		5.0			<u>ः</u> ()					=	 :								
- 1- 17	lie die Neurope		21	<u></u>						;	,,						- ;				
ette di e		~	С1 Т.,	071					C.				-								· · - · ·
CHEMATIC	430683					 	0,3														
נבגוף. ג <u>איסטד.</u>	480632	1		- 0 C	- <u></u>		3.0		- प र												
DESCRIPTION	слан мө Пимвен	SHEED NUMBER	<u> </u>		N				- 30-12 - 10 9			<u></u>					, , , , , , , , , , , , , , , , , , ,				
	:	13 777 1 5355			س به د اف او			- (s. 17 m)			1										
				a ^t ari A		с ¹ н. н.				·		·				·				: 	
												·	:								* in
			· · · ·			1 T 2		1	신한 신문												

DESIGNATOR	DATRON	DESCRIPTION	PRINCIPAL	MANUFACTURER'S	No. USED
	PART No.		MANUFACTURER	PART No.	Per Assy.
RI	000,472	4k7 5% 1/4W CARBON	MULLARD	CR25	6
R2	000561	560R 5% VAW CARBON	MULLARD	CR25	8
R3	000622	6k2 5% 1/4W CARBON	MULLARD	CR25	4
R4	000561	560R S% 1/4W CARBON	MULLARD	CR25	
RS	000 472	4k7 5% 1/4W CARBON	MULLARD	CR25	
R6	000 472	4k7 5% 1/4W CARBON	MULLARD	CR25	
R7	000561	560R 5% 1/4W CARBON	MULLARD	CR25	
RB	000 272	2k7 5% 1/4W CARBON	MULLARD	CR25	2
R9 .	000561	560R 5% 1/4W CARBON	MULLARD	CR25	
RIO	000472	4 k7 5% 1/4W CARBON	MULLARD	CR25	
RII	000103	IOK 5% 1/4W CARBON	MULLARD	CR25	<u> </u>
RIZ	000102	IK 5% 1/4W CARBON	MULLARD	CR25	5
RI3	000622	6k2 5% 1/4W CARBON	MULLARD	CR25	-
R14	000102	IK 5% 1/4W CARBON	MULLARD	CR25	-
RIS	000103	IOK 5% 1/4W CARBON	MULLARD	CR25	-
RIG	013161	3k16 1% 1/8W 50ppm MF	носсо	HSC	4
R17	000101	100R 5% 1/4W CARBON	MULLARD	CR2S	12
RIS (FSV)	014750	475R 1% /8W 5060 MF	Holco	Н8С	1
R19	013161	3k16 1% 1/8W 500 MF	носсо	Н8С	
R20	000101	100R 5% 1/4W CARBON	MULLARD	CR25	
RZI	013161	3k16 1% 1/8W 50ppm MF	HOLCO	Н8С	
R22	000101	1008 5% 1/4W CARBON	MULLARD	CR25	
R23 (F5V)	a fer i canto a canto a ser a companya a ser a se	2226 1% 1/8W 50 ppm MF	HOLCO	H8C	l
NOTES SEE SHEET L FOR LAT ISS 2 3 5 4 1 5 77 16 0 4 1 7 2 37 5 4	EST ISSUE 4 5 3 1485 1397 84 88421384 8 9421384 9 14 9 421384				REF DIVIDER B. ASSY.
DESIGNATOR	DATRÓN PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MINUFACTURER'S PART No.	No. USED Per Assy
------------	--------------------	------------------------	---------------------------	----------------------------	----------------------
224	013161	3k16 1% 1/8W 5000 MF	HOLCO	H8C	-
R25	000101	100 R 5% 1/4W CARBON	MULLARD	CR25	
R26	000102	IK 5% 1/4W CARBON	MULLARD	CR25	
252	000431	430R 5% 1/4W CARBON	MULLARD	CR25	2
228	000101	100R 5% 1/4W CARBON	MULLARD	CR25	-
R29 (FSV)	019538	95R3 1% 1/8W 50ppm MF	HOLCO	H8C	4
R30 ·	000431	430R 5% 1/4W CARBON	MULLARD	CR25	-
R31	000101	100R 5% 1/4W CARBON	MULLARD	CR25	—
R32 -	000102	IK 5% 1/4W CARBON	MULLARD	CR25	
R33 (F5V)	019538	95R3 1% 1/8W 5060 MF	HOLCO	HSC	-
R34	000562	5k6 5% 1/4W CARBON	MULLARD	CR25	4
२३५	000561	560R 5% 1/4W CARBON	MULLARD	CR2S	-
R36	000622	6k2 5% 1/4W CARBON	MULLARD	CR25	-
R37	000561	560R 5% 1/4W CARBON	MULLARD	CR25	
R38	000562	SKG 5% 1/4W CARBON	MULLARD	CR25	_
239	000562	5k6 5% 1/4W CARBON	MULLARD	CR25	-
R40	000561	560R 5% 1/4W CARBON	MULLARD	CR25	-
R41	000622	6k2 5% 1/4W CARBON	MULLARD	CR25	_
R42	000561	5608 5% 1/4W CARBON	MULLARD	CR25	-
R43	000562	5k6 5% 1/4W CARBON	MULLARD	CR25	-
R44	000202	2KO 5% 1/4W CARBON	MULLARD	CR25	2
R45	000222	2k2 5% 1/4W CARBON	MULLARD	CR2S	3
R46	014320	432 R 1% 1/8W 50ppm MF	HOLCO	F'8C	4
NOTES.		I		DRAWN 11 THTLE	
ECO					B. ASSY.
					652 3 or

W. 1164

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
R47	000101	1008 5% 1/4W CARBON	MULLARD	CR25	-
R48 (F5	V) 019538	95R3 1% 1/8W 5060 MF		HBC	_
R49	014320	432R 1% 1/8W 50 pm MF	HOLCO '	Н8с	
R50	000101	1008 5% 1/4W CARBON	MULLARD	CR25	-
R51	014320	432R 1% 1/8W 50 bm MF	HOLCO	HBC	-
R52	000101	1008 5% 1/4W CARBON	MULLARD	CR25	
R53 (FS	V) 019538	95R3 1% 1/8W 50 0 MF	HOLCO	нвс	-
R54	014320	432R 1% 1/8W5000 MF	HOLCO	H8C	-
R55	000101	IOOR 5% 1/4W CARBON	MULLARD	CR25	
R56	000474	470k 5% 1/4W CARBON	MULLARD	CR25	1
R57	000184	180K 5% 1/4W CARBON	MULLARD	CR25	1
R58	013742	37k4 1% 1/8W 50 pm MF	HOLCO	HSC	1
R59_	000103	10k 5% 1/4W CARBON	MULLARD	CR25	-
R60	000338	3R3 5% 1/4 W CARBON	MULLARD	CR25	1
R61	000104	100k 5% 1/4W CARBON	MULLARD	CR25	2
R62	018872	88K7 1% 1/8W 50ppm MF		H8C	<u> </u>
R63	017872	78k7 1% 1/8W 50ppm MF	HOLCO	нвс	2
R64	070144	36ko .01% 560m WW	MANN	MX 125 B	1
RGS	070142	12ko .01% 5 ppm WW	MÁNN	MX1258	2
R66	017872	78k7 1% 1/8W 5010 MF	HOLCO	1'8C	-
R67	000912	9KI 5% 1/4W CARBON	MULLARD	CR25	
R68		NOT USED			
R69		NOT USED			
NOTES. SEE SHEET 2 FOR	LATEST ISSUE			URAWN L. TITLE 4700 R	EF. DIVIDER
E C 0 DATE				DATE DRAMING 400 6	

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
270		NOT USED			-
271		NOT USED			
र72	000682	6k8 5% 1/4W CARBON		CR25	I
273	000272	2k7 5% 1/4W CARBON	MULLARD	CR25	
₹74	000470	478 5% 1/4W CARBON	MULLARD	CR25	3
۲ 7 5	011183	118k 1% 1/8W 50ppm MF	HOLCO	HBC	1
276	011001	1k00 1% 1/8W 50 ppm MF	HOLCO	H8C	4
277	011001	1k00 1% 1/8W 505 MF	HOLCO	HBC	
२78	012672	26k7 1% 1/8W 50ppm MF	HOLCO	H8C	<u> </u>
र79	080032	78k7 .1% IW 1040 MF	VISHAY	V 53C 5	
280	070143	16k0 .01% 540m WW	MANN	MX 1258	
281	070142	12k0 .01% 560 WW	MANN	MX1258	-
282		NOT USED			
283		NOT USED			-
784	012212	22k1 1% 1/8W 50ppm MF	HOLCO	нвс	2
₹85 (F5V)	013162	31 6 1% 1/8 W 50 - MF	HOLCO	HBC	
386	000102	IK 5% YAW CARBON	MULLARD	CR25	-
R87		NOT USED			
R88		NOT USED			
R89		NOT USED			-
R90	000104	100k 5% 1/4W CARBON	MULLARD	CR25	
R91	011182	1148 1% 1/8W 5000 MF	HOLCO	HBC	1
R92	011001	100 1% 1/8W 5040 MF	HOLCO	H8C	
NOTES.	ST ISSUE				
135 }			Сне		REF. DIVIDER ASSY
			APP	DRAWING 4 0 0	
СНКВ					

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
R93	011001	1600 1% 1/8W 5040 MF	HOLCO	HBC	-
R94	014532	45K3 1% 1/8W 5040 MF	HOLCO	HBC	1
R95	011402	14k01% 1/8W 5060 MF	HOLCO	НВС	1
R96	019 531	9k53 1% 1/8W 5040 MF	HOLCO	нвс	· · · ·
R97		NOT USED			
R98	011002	IOK 1% Yow Sobem MF	HOLCO	нвс	4
R99	070156	555641 01% 560m WW	MANN	AX175B	1
R100	070145	475R .01% 560m WW	MANN	AX1758	1
RIOI	012212	22K1 1% 1/8W 5000 MF	HOLCO	HBC	-
RIOZ	000473	47k 5% 1/4W CARBON	MULLARD	CR25	4
R103	000103	IOK 5% 1/4W CARBON	MULLARD	CR25	
R104	000103	IOK 5% 1/4W CARBON	MULLARD	CR25	· _ `
RIOS	000472	4k7 5% 1/4W CARBON	MULLARD	CR25	
R106	000103	lok 5% 1/4W CARBON	MULLARD	CR25	
R107	000393	39k 5% 1/4W CARBON	MULLARD	CR25	4
R108	012001	200 1% 1/8W 5010 MF	HOLCO	HBC	4
R109	011302	13ko 1% 1/8W 5010 MF	HOLCO	H8C	4
RIIO	012001	200 1% 1/8W SOFF MF	HOLCO	HBC	
RIII	000393	39k 5% 1/4W CARBON	MULLARD	CR25	
R112	011302	13k0 1% 18W 504 MF	HOLCO	HBC	
R113	000101	IDOR 5% 1/4W CARBON	MULLARD	CR25	
R114	000101	100R 5% 1/4W CARBON	MULLARD	CR25	
RIIS	000470	478 5% 1/4W CARBON	MULLARD	CR25	
NOTES.	ATEST ISSUE			DRAWN TITLE	
155 ECO					CB, ASSY.
				DATE DATE	0652 6 0 21

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
2116	000222	2k2 5% 1/3W CARBON	MULLARD	CR25	
2117		NOT USED			
2118	006132	1k30 2% IW MET-OX	ELECTROSIL	FPI	2.
2119	006132	IK30 2% IW MET-OX	ELECTROSIL	FPI	
120	000103	IDK 5% YAW CARBON	MULLARD	CR25	
2121	000473	47k 5% YAW CARBON	MULLARD	CR25	
2122	000823	82k 5% 1/4W CARBON	MULLARD	CR25	1
2:23	000473	47k 5% 1/4W CARBON	MULLARD	CR25	
3124	000152	1K5 5% YAW CARBON	MULLARD	CR25	2
ζι25	011002	IOKO 1% VEW SOLE ME	HOLCO	HBC	-
2126	011002	IOKO 1% YOW SOPP ME	HOLCO	HBC	
R127	011002	10k0 1% 1/8W 50ppm MF	HOLCO	нвс	·
RI28	012001	2k 1% 1/8W 50ppm MF	HOLCO	НВС	
R129	011302	13k 1% 1/8W 50ppm MF	HOLCO	НВС	
R130	012001	2k 1% 1/8W 50ppm MF	HOLCO	H8C	
RI31	011302	13k 1% 1/8W 50ppm MF	HOLCO	нвс	
R132	000470	47R 5% 1/3W CARBON	MULLARD	CR25	
R133	000222	2k2 5% 1/3W CARBON	MULLARD	CR25	
R134	000821	8208 5% 1/3W CARBON	MULLARD	CR25	2
R135	000821	820R 5% 1/3W CARBON	MULLARD	CR25	
R136	000393	39k 5% 1/3W CARBON	MULLARD	CR25	
R137	000393	39k 5% V3W CARBON	MULLARD	CR25	
R138	000220	22R 5% 1/3W CARBON	MULLARD	CR25	2
NOTES.	LATEST ISSUE		·	DRAWN L TITLE	
155 E C O DATE					B ASSY

DATE CHKD

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
(139	000220	228 5% /3W CARBON	MULLARD	CR25	
140	000152	1k5 5% /3W CARBON	MULLARD	CR25	
141	000103	IOK 5% 1/3W CARBON	MULLARD	(.'R25	
142	000472	4k7 5% 1/3W CARBON	MULLARD	CR25	
143	000473	47k 5% /3W CARBON	MULLARD	CR25	
144	000103	IOK 5% /3W CARBON	MULLARD	CR25	
145	202 000	2k 5% YOW CARBON	MULLARD	CR25	
3146	000303	30K 5% '3W CARBON	MULLARD	CR25	
47	000155	IM5 5% Yaw CARBON	MULLARD	CR25	l
148	000273	27K 5% /3W CARBON	MULLARD	CR25	1
NI	090031	IK X7 2% NETWORK	BECKMAN	LO8-I-RIK	
N2	090096	IM X8 2% NETWORK	BECKMAN	LO9-I-RIM	2
N3	090096	IM x8 2% NETWORK	BECKMAN	LOS-I-RIM	
					·
NOTES.					
SEE \$ (EET 2 FOR	LATEST ISSUE			DRAWN II	
155				онескер 4700	REF. DIVIDER PCB. ASSY.
6 C O				DATE DRAWING 401	

SIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
1	104026	47 nf -20% 50V CER DISC	SIEMENS	B31449	23
2	104026	47nF +50 % 50V CER DISC		B37449	-
3	150003	47 F 20% 643 DIP TANT	UNION CARBIDE	K47EGV3	1
4	150021		UNION CARBIDE	K22 E25	!
5		NOT USED			
6	104026	47 F 120% SOV CER DISC	SIEMENS	B37449	
.7	150016		UNION CARBIDE	KIROE35	4
8	104026	47 oF -20% SOV CER DISC	SIEMENS	B37449	
9	104026	470F + 50% 50V CER DISC	SIEMENS	837449-	
10	104026	47nF -20% 50V CER DISC	SIEMENS	837449	
11	104026	47 F +50 % SOV CER DISC	SIEMENS	B37449	-
.12	104026	47nF 10% 50V CER DISC		B37449	-
13	102101	100% 10% 500V CER DISC		CDIO	1
.14	104026	47nF + 20% 50V CER DISC	SIEMENS	B37449	
:15	110013	100 AF 20% 250V POLYESTE	MULLARD	C280AE PHOOK	2
:16	110013	100 nF 20% 250V POLYESTE	RMULLARD	C280AEPIOOK	
:17	104026	47.F 120% SOV CER DISC.	SIEMENS	B37449	
: 18	104026	47 nF -20% 50V CER DISC	SIEMENS	837449	
.19	104026	47nF 120% SOV CER DISC	SIEMENS	B37449	
20	104026	47nF -20% 50V CER DISC	SIEMENS	B37449	
21	104026	47nF - 20% SOV CER DISC	SIEMENS	837449	
222	104026	47nF 120% SOV CER DISC		837449	-
223	140016	470 NF 10% 250V POLYPROP		PHE402 HFK	10
NOTES. SEE SHEET 2 FOR 1 133 1 CO DATE	LATEST ISSUE			DRAWN . TITLE 4700 R	EF. DIVIDER ASSY.

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACT PART No.	TURER'S	No. USED Per Assy.
24	102470	47pF 5% 500V CER DISC	ITT	CDIO		3
C25	104026	470F -20% 50Y CER DISC	SIEMENS	B3744	- 9	
C26	102 470	47pf 5% 500V CER DISC	ITT	CDIO	.	
227	104 026	47nF +50% 50V CER DISC	SIEMENS	B3744	9	
C28		NOT USED				
C29	140016	470 .F 10% 250V POLY PROP	RIFA	PHE402	HFK	
C30	102470	476F 5% SOOV CER DISC	ТТ	CDIO		
C31	140016	470nF 10% 250V POLYPROP	RIFA	PHE 402	2 HFK	
C32	. 104026	47nF 120% 50V CER DISC	SIEMENS	B374.4	9	
C33	150020	10,0F 20% 25V DIP. TANT	UNION CARBIDE	KIDEZ	5	8
C34	180015	470 F 25V AL. ELECT.	MULLARD	017-16	471	1
C35	150020	IONE 20% 25V DIP. TANT		KIDE2	5	
C36		NOT USED				
C37		NOT USED				
C 38	110030	INF 20% 100V POLYESTER	WIMA	FK52		3
C39	150020	IOHF 20% 25V DIP TANT	UNION CARBIDE	KIOE25		
C40	102270	274F 5% SOOV CER DISC	ТТ	CDIO		2
C41	140016	470 PF 10% 250V POLYPROP	RIFA	PHE 402	L HFK	
C42	140016	470 NF 10% 250V POLYPROP	RIFA	1 HE 402	HFK	
C43	140016	470 NF 10% 250V POLYPROP	RIFA	1 HE 402	HFK	-
C44	140016	470 NF 10% 250V POLYPROP	RIFA	PHE 402	2 HFK	
C45	102270	27 \$F 5% 500V CER DISC	ITT	CDIO		
C46	140016	470 . F 10% 250V POL" PROP	RIFA	PHE 40	2 HFK	
NOTES.	LATEST ISSUE			DATE 12 2 86 DRAWN	TITLE	CELECTROMICS LID EF. DIVIDER ASSY.
E C D DATE CHKD					UHAWING 4006	52 10 ° 2

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
C47	140016	470 NF 10% 250V POLYPROP	RIFA	PHE 402 HFK	-
:48	104026	47nF -20% 50V CER DISC	SIEMENS	B37449	-
:49	150020	100F 20% 25V DIP TANT	UNION CARBIDE	KIDE25	—
50	150020	100 F 20% 25V DIP TANT	UNION CARBIDE	KIDE 25	-
-51	140044	10 F 20% 400V POLYPROP	STEATITE	MKP1814	Ĩ
52	10050	22 NF 10% G3V POLYESTER	WIMA	MKS2	2
53	140016	470 .F 10% 250V POLYPROP	RIFA	PHE 402 HFK	
:54	110042	100 F 20% 63V POLYESTER	WIMA	MKS2	4
255	110042	100 nF 20% 63V POLYESTER	WIMA	MKS2	
c 56	110039	470 NF 20% 63V POLYESTER	WIMA	MKS2	3
257	110039	470 OF 20% G3V POLYESTER	WIMA	MKS2	-
258	150016	F 20% 35V DIP TANT	UNION CARBIDE	KIROE35	-
259	104026	47AF 128% SOV CER DISC	JIEMENS	837449	-
- 60		NOT USED			-
CGI	104026	47nF 18% 50V CER DISC		13374 49	
C62.	104026	47 nF +50 % 50V CER DISC	SIEMENS	B3744 9	
C63	150020	1000F 20% 25V DIP TANT	UNION CARBIDE	KIDE35	
C64	150020	الم 20% 25V DIP TANT	UNION CARBIDE	KIDE 35	
565	102221	220pF 10% SOON CER DISC	ITT	CDIO	2
C66	110042	100nF 20% 63V POLYESTER	WIMA	MK52	-
C67	110042	100 NF 20% 63V POLYESTER	WIMA	MKS2	-
C68	1100 50	22nF 10% 63V POLYESTER	WIMA	MKS2	
C69	150016	1.0F 20% 35V DIP TANT	UNION CARBIDE	KIROE 35	-
NOTES. SEE SHEET 2 FOR L	ATEST ISSUE			OHAWN 1. 111LE 4700	REF. DIVIDER
E C O DATE CINCD				DATE DRAWING 400	

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
270	110039	470 nF 20% 63V POLYESTER	WIMA	MKS2	
271	110030	INF 20% 100Y POLYESTER	WIMA	=KS2	
272	110030	InF 20% 100V POLYESTER		FKS 2	
273	102221	220pf 10% 500V CER DISC	ITT	CDIO	_
74	104026	470F -20% 50V CER DISC	SIEMENS	B37449	
75	150016	1/1F 20% 35V DIP TAN		KIROE35	
.76	150020	100F 20% 254 DIP TANT	UNION CARBIDE	KIOE25	L
				· · ·	2 mg -
					· · ·
					1
NOTES.	ATEST ISSUE	· · · · · · · · · · · · · · · · · · ·	······	DRAWN IS TITLE	
ECO. DATE	·····			CHECKED 4700 RE AVTROVED DRAWING DATE DATE	CB. ASSY.

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
PI	210027	217 400mW ZENER	MULLARD	BZY88C2V7	4
D2	210120	12V 400mW ZENER	MULLARD	BZY88C12	1
D3	210027	2V7 400 mW ZENER	MULLARD	BZY88C2V7	
D4	210043	4V3 400mW ZENER	MULLARD	BZYB8C4V3	1
D5	210027	2V7 400mw ZENER	MULLARD	BZY88C 2V7	-
DG	210027	2V7 400 mW ZENER	MULLARD	BZY88C2V7	
D7	213009	ISV SW ZENER	UNITRODE	TVS 515	5
D 8	213009	15V SW ZENER	UNITRODE	TVS 515	-
09 .	213009	ISV SW ZENER	UNITRODE	TVS SIS	-
DIO	200008	200mA 125V LL SI DIODE	FAIRCHILD	IN458A	1
DII	213009	ISV SW ZENER	UNITRODE	TVSSIS	-
D12		NOT USED -			-
DIB		NOT USED			_
D14-	210062	GV2 400mW ZENER	MULLARD	BZY88CGV2	2
DIS	210062	GV2 400 MW ZENER	MULLARD	BIYBBCOV2	
DIG		NOT USED			
DI7		NOT USED			
DI8	200001	75mA 75V GP Si DIODE	FAIRCHILD	IN4148	່ ອ
019-	200001	75-A 75V GPSI DIODE	FAIRCHILD	IN414 B	-
020	200001	75mA 75V GP SI DIODE	FAIRCHILD	1N4148	-
D21	200001	75mA 75Y GP SI DIODE	FAIRCHILD	IN4148	-
D22	200001	75mA 75Y GP SI DIODE	FAIRCHILD	IN4148	-
D23	210056	516 400mW ZENER	MULLARD	BZY88C 5Y6	2
NOTES.	ATEST ISSUE			DRAWN !! TITLE	
r35. E C 0.				PCE PCE	B ASSY
				DATE DRAWING 400	

CHRD.

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
24	210056	5VG 400mW ZENER	MULLARD	BZY88C5VG	
D25	213006	5V 5W ZENER	UNITRODE	TVS 505	
D26	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148	
D27	200001	75mA 75V GP Si DIODE	FAIRCHILD	IN4148	
28	200001	75mA 75Y GP SI DIODE	FAIRCHILD	IN4148	-
esc	213009	15V 5W ZENER	UNITRODE	TVS 515	
D 30	200001	75mA 75V GP Si DIODE	FAIRCHILD	IN4148	
			· · · · · · · · · · · · · · · · · · ·		
······································					
· · · · · · · · · · · · · · · · · · ·					
NOTES.	<u></u>				
SEE SHEET 2 FOR L	ATEST ISSUE			OBAWN IS DITLE	
r\$\$ € C,O		-		Снескер 4700 Алепочер РС	REF. DIVIDER B. ASSY
DATE				DATE DRAWING)652 4 ³⁺⁶

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACT PART No.	JRER'S	No. USED Per Assy
QI	250004	SI PNP TRANSISTOR	NATIONAL	2N3906	/1018	13
Q2	240006	SI NPN "	NATIONAL	2N3904	4/7018	14
Q3	250004	SI PNP "	NATIONAL	2N3906	/ 1018	
Q4	240006	SI NPN "	NATIONAL	2N3904	/ TO18	
Q5	240006	SI NPN "	NATIONAL	2N3904	/ 7018	
Q6	250004	SI PNP	NATIONAL	2N 3906	/ TOI 8	
Q7	240006	SINPN	NATIONAL	2N3904	/ 7018	· —
Q8	250004	SI PNP "	NATIONAL	2N 3906	/ 7018	-
Q9	250004	SI PNP "	NATIONAL	2N3906	/ TOI8	-
QID	240006	SINPN "	NATIONAL	2N 3904	/ 7018	-
GII	250004	SIPNP "	NATIONAL	2N3906		-
QIZ	240006	SI NPN "	NATIONAL	2N3904	/TOI8	-
Q13		NOT USED				_
Q14		NOT USED				
QIS		NOT USED				
QIG		NOT USED				-
Q17		NOT USED				_
Q18		NOT USED				-
Q19	24 0006	SI NPN "	NATIONAL	2N3904	/TOI8	-
Q20	240006	SINPN "	NATIONAL	2N 3904	/ TOI8	-
Q21	250004	SI PNP "	NATIONAL	2N3906	/тоів	
Q22	240006	SI NPN "	NATIONAL	2N3904	1018	_
Q23	250004	SI PNP "	NATIONAL	2N3906	/ TOI 8	-
NOTES.	ATEST ISSUE			DATE 12.2.86 DRAWN 11	datron	
155				CHECKED		FDIVIDER
€C0				APPROVED	PCB. A	1
DA1E				DATE	NUMBER 40065	2 15 04 2

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
QZ4	240006	SINPN TRANSISTOR	NATIONAL	2N3904/TO18	
Q25	240006	SINPN	NATIONAL	2N3904 / TOI8	-
Q26	250004	SI PNP "	NATIONAL	2N3906/TO18	-
227	240006	SINPN "	NATIONAL	2N3904/TO18	
R 28	250004	SI PNP "	NATIONAL	2N3906/TOI8	
223	230039	P-CHAN JEET	SILICONIX	J175	2
Q30	230039	P-CHAN JEET	SILICONIX	J 175	-
P31	230038	N-CHAN JFET	SILICONIX	J/12	1
232	* 239037-1	N-CHAN JET SEL SET	DATRON (SEE DRG)	JIOB (COLOUR)	I SET OF 4
Q33	230048	P- CHAN J FET	TELEDYNE	PLIL	2
Q34	¥ 239037-1	N-CHAN JET SEL SET	DATRON (SEE DRG)	J108 (colour)	-
Q3S	* 239037-1	N-CHAN JEET SEL SET	DATRON (SEE DRG)	JIOB (COLOUR)	-
R36	230048	P. CHAN J FET	TELE DYNE	- J17 4	-
Q37	# 239037-1	N-CHAN JET SEL SET	DATRON (SEE DRG)	1108 (COLOUR)	
238		NOT USED			
239		NOT USED			
R40	250004	SI PNP	NATIONAL	2N3906/TO18	<u> </u>
241	230031	N-CHAN DUAL JET	TELEDYNE	SU2656M	4-
R4 2	230031	N-CHAN DUAL JEET	TELEDYNE	SU2656M	
P 43	250004	SI PNP	NATIONAL	2N 3906/TO18	
Q44	230031	N-CHAN DUAL JET	TELEDYNE	SU2656M	
945	240006	SI NPN	NATIONAL	2N3904 / TO18	-
946	230042	N-CHAN CURRENT LIM. 3m	TELEDYNE	12R 510	2
NOTES. ¥ THESE		E THE SAME COLOUR CODIN			DIVIDER
ECO DATE			APPHC)+(0	
CHKD ·			DATE		2 16 OF

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
Q47	230042	N-CHAN CURRENT LIM 3ml	TELEDYNE	TCR510	-
Q48	250021	SI PNP TRANSISTOR	MOTOROLA	BDI40	
Q49	240031	SI NPN TRANSISTOR	MOTOROLA	BD139	
Q50		NOT USED			-
Q5I	230031	N-CHAN DUAL JEET	TELEDYNE	SU2656M	
Q52	250004	SI PNP TRANSISTOR	NATIONAL	2N3906/TO18	
Q53	240006	SI NPN TRANSISTOR	NATIONAL	2N 3904/ TO18	
		· · · · · · · · · · · · · · · · · · ·			
	-				
1					
			<u> </u>		
· · · · · · · · · · · · · · · · · · ·					
NOTES.		· · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	DRAWN IL. TITLE	
ISI. Е С О DATE СНКО				DATE PCB.	ASSY.

·v. 1164

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL	MANUFACTURER'S	No. USED Per Assy.
	PART NO.				
			· · · · · · · · · · · · · · · · · · ·		
	220027	HIGH CMR OPTO ISOL.	HP	HCPL-2601 5082-436	1) 7
M2		NOT USED			-
M3	220027	HIGH CMR OPTO ISOL	нР	HCPL- 2601 (5082-436	(ı
 M4	220017	2K5V DUAL OPTO ISOLATOR	FAIRCHILD	FCD 880	I
M5		NOTUSED			
MG	220027	HIGH CMR OPTO ISOL.	НР	HCPL-2601 (5082-436	
M7	220027	HIGH CMR OPTO ISOL.	НΡ	HCPL- 2601 (5082-436	
M8	220027	HIGH CMR OPTO ISOL.	НР	HCPL-2601 (5082-436	
M9	220027	HIGH CMR OPTO ISOL	нр	HCPL-2601 (5082-436	-12
MIO	280068	DUAL PRECISION MONOSTABL	EMOTOROLA	MC 14538 BCP	1
MЛ	280037	HEX BUFFER	MOTOROLA	11C14050BCP	
MIZ	260025	IOL OP AMP	NATIONAL	IMIOLAH	3
MIB	280011	DUAL-D FLIP FLOP	MOTOROLA	MCI4OI3 BCP	2
M14	280009	HEX INVERTER / BUFFER	MOTOROLA	MC14049 BCP	<u></u>
Mis	280089	8 BIT SHIFT REGISTER	MOTOROLA	MC14094 BCP	6
MIG	260025	IOI OP AMP	NATIONAL	LMIOLAH	
		NOT USED			
NOTES.					
					ELECTRONICS . 10
SEE SHEET 2 FOR L	ATEST ISSUE	· - ······ · · · · · · · · · · · · · ·			EF DIVIDER
LS				PCB. /	SSY.
0411					52 18

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
M18	280088	BBIT STATIC SHIFT REGISTER	MOTOROLA	MC140218CP	2
M19	280089	8 BIT STATIC SHIFT REGISTER	MOTOROLA	MC14094BCP	-
M20	260025	IOI OP AMP	NATIONAL	LMIDIAH	·
M21		NOT USED			
M22	280088	8 BIT STATIC SHIFT REGISTER	MOTOROLA	MC14021 BCP	-
M23	260027	714 OP AMP	FAIRCHILD	UA 714 HC	5
M24	280023	QUAD 21/P NOR GATE	MOTOROLA	MCI4001 BCP	1
M25	280089	8 BIT STATIC SHIFT REGISTER	MOTOROLA	MC 14094 BCP	
M26	260057	5534 OP AMP	SIGNETICS	NE 5534 N	2
M27	280089	BBIT STATIC SHIFT REGISTER	MOTOROLA	MC14094 BCP	-
128	260057	5534 OP AMP	SIGNETICS	NE 5534 N	-
429	290090	7X DARLINGTON DRIVER	SPRAGUE / EXAR	ULN2002A/XR2202CP	1
130	280089	8 BIT STATIC SHIFT REGISTER	·	MC14094 BCP	_
131	280089	BBIT STATIC SHIFT REGISTER		MC14094 BCP	
A32	260027	714 OP AMP	FAIRCHILD	JIA 714 HC	_
M33	260083	1052 CHOPPER AMP	LINEAR TECHNOLOGY	LTC 1052 CN	2
M34	260027	714 OP AMP	FAIRCHILD	UA 714 HC	
M35	260027	714 OP AMP	FAIRCHILD	А 714 HC	
M36	280106	HEX LEVEL SHIFTER	MOTOROLA	MC14504 BCP	
M37	280011	DUAL D FLIP FLOP	MOTOROLA	MC14013 BCP	, —
M38	260083	1052 CHOPPER AMP	LINEAR TECHNOLOGY	LTC 1052 CN	_
	260027	714 OP AMP	FAIRCHILD	۸714 HC	·
V40	220027	HIGH CMR OPTO ISOL	HP	HCPL-2601 (5082-4361)	_
v, - 0	290149	CMOS 555 TIMER	INTERSIL	ICM 7555 IPA	

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFAC PART No.	TURER'S	No. USED Per Assy.
RLI	330030	RELAY 4P N/O	SDS	54 24	F-V	2
RL2	330030	RELAY 4P N/O	SDS	54 24	4. V	
RL3		NOT USED	. •			-
LI - L9	370001	10,0H 0.850 RF CHOKE	PLESSEY	58/10/0	011/10	9
· · · · · · · · · · · · · · · · · · ·				······		
TI-T5	2/0.000.0	PULSE TX	NEWPORT	76616		
	310002-2			76616/		5
51	700070	SLIDE SWITCH . EXTRA HI. LEVER	APR	254.46	а но	· · ·
	410257-4	РСВ				1
	540006	1/0.4 BLACK PTFE INS, WIRE				AIR
	540002	225WG BTC WIRE				A/R
	590004	Ø1.0 PTFE SLEEVE				A/R
	602001	FSV TERMINAL	MOLEX	02-04-	- 5114	14
	605059	8WAY DIL. SOCKET				· 11
-	605060	14 WAY DIL. SOCKET				· 5
	605061	IG WAY DIL. SOCKET				13
	604053	4 WAY 1" PCB PLUG GD. PL	MOLEX	4030-0	4 AG (.825"PINS)	2_
	612025-1	STANDOFF M3X5mm BRASS	DATRON	SEE D	RAWING.	1
NOTES.				ULTE 12.2.86	datron	ELECTRONICS LTD
					4 00 RE	F. DIVIDEF Assy.
					NUMBER 400652	

	l		i	į	i
DESIGNATOR	DATRON PART No.	DESCRIPTION	- PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
	630024	STANDARD STEATITE INS. BEAD	PARK ROYAL PORCELAIN CO	TYPE Nº2 (IGSWG)	20
	630118	CIRCUIT BOARD EJECTOR	RICHCO	CBE RED	2
	620007	TEST POINT TERMINAL	MICROVAR	630	32
	630243		MANSOL (PREFORMS) LTD .		46
	300004	SILICONE RUBBER COMPC		555 - 588	A/R.
·································					
	· · · · · · · · · · · · · · · · · · ·				
		•			
······					
·					
NOTES.			(art		
SEE SHEET 2 FOR L	ATEST ISSUE				
155 E C D		· · · · · · · · · · · · · · · · · · ·			F. DIVIDER B. ASSY
DATE CHKD			0A1	ORAWING	52. 21 ^{or} 21
1:64					

n estanta da		ана 	8														-			-		-						•					
		UALE.	39 17.10.88 KS	202061																													
ылта. Бар саях	BUI (25)	200	3099	2/2																													
		REVISION (SSILE	0	-			-							-	-		-								-	 			-			-	
ссянинан	DRAWOU () DRAWOU ()	SHECT NUMBER										1551	iE .	REVIS	асы											 						 	
4 AF 15 1454	LP400761	ALL	0	3															Ì										l				
ASSEMBLY ORAJING	DA400761	1	0-	-																													
	-								_				_	.							<u> </u>		-									 	
	·									_ .																 						 	
SHOUT			ò		-	-		-			_				-		.	$\left \right $	_							 -						 	
10448 AM .	DC400761	1	.			-		- -												- -		_				+			_				
							-	-	-		-							-		-	-				-						+-	-+-	
				_ +		-							-	-			-								-			- -	-				
										-																			_				
									_					_				 				i _				 		_					
PEQCEDURE .	PT400761		0																						 i			_ _ -	_				
DESIGN SECULOR 45:0N	50400761		1.01										_																		_		
раз 	410420		10	_		-		-		_									_		4		-		-	 _			-		_ _	 	
	TES NO CHA	HGE IO THANGE		s				C			 	<u> </u>		0000 M 11417 2.5	A EP.	88	KE	<u>s</u> S	8	10	F	8		 ∧I ≥.	BP	TOF JLI	∟⊥ < Ξ	L	D	4-0	70		

DATRON INSTRUMENTS LTD PARCE LIST 20-Dec-88 DESC: ASSY PEF MCDULC DRG NO: 5P400351-1 REV: 1 PAGE NO: 1

DESIG	PART NC	DESCRIPTION	PRINC MANUF	MANUF PART NUMBER	CLASS	UM QUANTITY CHANGES
R 1 R 2 R 3 R 4 R 5	050063 050064 050065 050065 050065	DESKIPTICS RES NF 188 38 JSN 100PPM RES NF 10K 38 JSN 100PPM RES NF 10K 38 JSN 100PPM RES NF 68K 38 JSN 100PPM RES NF 68K 38 JSN 100PPM RES NF 68K 38 JSN 100PPM RES NF 10K 58 JSN 100PPM RES NF 10K 58 JSN 100PPM RES NF 10K 58 JSN 100PPM RES NF 10K 58 JSN 100PPM RES NF 10K 58 JSN 100PPM RES NF 10K 58 JSN 100PPM RES NF 10K 58 JSN 100PPM RES NF 10K 58 JSN 100PPM RES NF 10K 58 JSN 100PPM RES NF 10K 58 JSN 100PPM RES NF 10K 58 JSN 100PPM RES NF 10K 58 JSN 100PPM RES NF 10K 58 JSN 100PPM RES NF 10K 58 JSN 100PPM RES NF 10K 58 JSN 100PPM RES NF 18R 58 JSN 100PPM RES NF 18R 58 JSN 100PPM RES NF 18R 58 JSN 100PPM RES NF 18R 58 JSN 100PPM RES NF 18R 58 JSN 100PPM RES NF 18R 58 JSN 100PPM RES NF 18R 58 JSN 100PPM RES NF 18R 58 JSN 100PPM RES NF 18R 58 JSN 100PPM RES NF 18R 58 JSN 100PPM RES NF 18R 58 JSN 100PPM RES NF 18R 58 JSN 100PPM	PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS	SFR16T-18R-5 SFR16T-19K-5 SFR16T-68K-5 SFR16T-68K-5 SFR16T-2K7-5	A A A A	EA 4 EA 3 EA 2 EA - EA 2
86 87 88 89 810	050067 050068 050069 050063 150070	RES MF 39K 5% .5W 100PPM RES MF 150R 5% 5W 100PPM RES MF 1M 5% .5W 250PPM RES MF 10R 5% .5W 100PPM RES MF 150K 5% .5W 100PPM	PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS	SFR167-39K-5 SFP167-39K-5 SFR167-1M-5 SFR167-18R-5 SFR167-18R-5	A A A	SA 1 EA 1 EA 1 EA 1 EA 1
R11 R12 R13 R14 R15	050064 050073 00000N 00000N 050074	RES MF 10K 5% .5W 100PPM RES MF 6K2 5% .5W 50PPM NOT FITTED NOT FITTED RES MF 47R 5% .5W 50PFM	PHILIPS PHILIPS PHILIPS	SFR16T-10K-5 SFR16T-6K2-5 SFR16T-4VR-5	A A	EA - EA 1 EA 2 EA - EA 1
R16 R17 R18 R19 R20	006751 050075 050063 050063 006271	RES MO 750R 23 1W RES MF 2X2 5% .5W 30PPM RES MF 18R 5% .5W 100PPM RES MF 18R 5% .5W 100FFM RES MO 270R 2% 1W	ELECTROSIL PHILIPS PHILIPS PHILIPS ELECTROSIL	FP1 SFR16T-2K2-5 SFR16T-18R-5 SFP16T-18R-5 FP1	A A A	EA 1 EA 1 EA - EA - EA 1
R 21 R 22 R 23 AN1 AN2	050066 050064 047154 090161-3 090181-1	RES MF 2K7 5% .5W 100FPM RES MF 10K 5% .5W 100FPM RES MF 3M15 1% .12W 100PFM RES MTWK RES MTWK 10K/13K5	PHILIPS PHILIPS STEATITE VISHAY VISHAY	SFR16T-CK7-5 SFR16T-10K-5 MK2 JEE DAG SEE DAG	A A A	2A - 2A - 2A 1 2A 1 2A 1 2A 1
C1 C2 C3 C4 C5	104047 104047 104047 104049 104048 104049	CAP HULTI SER 22NF 203 1007 CAP MULTI CER 22NF 203 1007 CAP MULTI CER 100NF 203 507 CAP HULTI CER 10NF 203 507 CAP MULTI CER 100NF 203 507	PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS	K223M26X"RH46WA K223M20X"RH46WA K104M20X7R#78W4 K102M15X7RH4AWA K104M20X 3RF48W4 K104M20X 3RF48W4	Α Α Α Α Α	EA 3 EA - EA 3 EA 1 EA -
C6 C7 C8 C9 C10	104053 104047 104050 104049 180024	CAP MULTI CER 229PF 10% 597 CAP MULTI CER 22NF 20% 1007 CAP MULTI CER 10NF 20% 507 CAP MULTI CER 10NF 20% 507 CAP ALTI CER 100NF 20% 507 CAP ALTI CER 100NF 20% 507	PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS	K2Z1K15X7RFVAWA K222M20X7RFVAWA K103M15X7RFVAWA K104M20X7RFVBWN C30-30109	А Л А А	EX 1 EA - EA 1 EA - EA 1
D1 D2 D3 D4 D5	200025 200005 210150 200025 200025	CAP MULTI CER 1000F 20% 507 CAP MULTI CER 220F 10% 507 CAP MULTI CER 220F 10% 507 CAP MULTI CER 100F 20% 507 CAP MULTI CER 100F 20% 507 CAP MULTI CER 1000F 20% 507 CAP AL 100F 637 DIODE SW 1257/450mA LL DIODE SW 1257/450mA LL DIODE SW 1257/450mA LL DIODE SW 1257/450mA LL DIODE SW 1257/450mA LL	PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS	BAS15 BATB5 BSX79C15 BAS15 BAS15 BAS45	A	EA / EA / EA / EA - EA -
Q1 Q2 Q3 M1 M2	230082 240006 240014 260088 260089-2	TRAN MOSFET N-CHAN 60% TRAN NPN T092 Tran NPH T092 IC LIN OP AMP PREC. IC LIN ZENER REF	SILICONIX MGTOROLA NATIONAL LINEAR TECHNOLOGY LINEAR TECHNOLOGY	VN10LM 2N3904 BC337 LT1013CH LTC1000		EA 1 EA 1 EA 1 EA 1 EA 1 EA 1

DATRON	INSTRUMENT	S LTD PARTS GIST 20-Dec-89	DESC ASSY REP MODUL	6 D	DRG NC: LP460761-1 BKV	S 1 FADE N'S 2
DESIG	PART NO	BESCRIPTION	FRINC MANUF	MANUF PART NUMBER	CLASS ON QUARTITY CHA	1925
M3 M4 J1 J2	260107	IC LIN OF AMP IC LIN OF AMP SCONT PCB 4 WAY SCONT PCB 4 WAY PCB	PRECISION MENGELTHIC FRECISION MENGELTHIC MCLEX MCLEX		E5 2 E3 - E5 2 E5 2 E5 - E5 1	
	450675-1 450676-1 540002 602001 612051-1			SEE FRG SEE DRG 12589 02-04-5114 SEE DRG	(14) 824 3 749 1 824 5 824 5 824 5 824 1	
	613020 614029-1 620007 630024 630291-1	WASHER MA SOP Spacer Mo Cleme X ? Test Point Terminal Boad Ceramic 16 SWG Expanded Foam Block Outer	MICROVAR FARK POYAL FORCELAIN	REE URG TYPE 220 No2 SRE DRG	500 D 1 2000 N 500 N 500 N 500 N	
	630292-1 630243	EXPANDED FOAN BLOCK INNER BEAD GLASS 2.4 X 0.81 X 1.8	MANSCI (PREFORMS) LT	SER UPG M53638/3	84 1 84 18	

			-	+		1	<u>.</u>					•					~~~~						_		-																	
DRAWING No		СНКЪ	から	1_		7	4	4	2		ſψ		ŧŲ	×Q	B.	1	4	J		-sel	F J	ŧ	Ì							1		1					l	ī				
400.	536		3.86	2180 10.4 86	86	2216 17.4.86	8 8	8	8	86	88	2303 23.6.86 4			98	87	87	6	6	10	2736 15.1.88	2		-	1-	i			_		+	1-	-	$\left - \right $	+	-+-	1	+-	+			
		DATE	17.3	4	54	4	2 00 4 4	4.8	ŝ	ŝ	9	3.6			80	-	33.	6.9	ŝ	2	- 0	÷,													1							
Di Web	1		N	ō	2208 15.4.86	.9	2222 1 18.4.06	2223 18.4.86	-0	ā	5	3 10		<u>ין</u> ר ר	- 7	0	2	N O	-	2714 3 12.87	0	<u>u</u> 			+-	-					+-	+			-+			+	+		_	
		ECO	2162	00	2	5		ŝ	53	22	54	30			34	38(55	50	80	1	2 4	<u>n</u>			1																	
		BEVISION	-	-					2 0	2	2	<u>n r</u>	0	<u> </u>	N N	2	Ň	~	¢,	N	~ 0	<u>u</u>			- _				_	_					_	_		<u> </u>	\perp			
		ISSUE	0	-	Ņ		4 10	9	1.6	[]	2	2.0 2303 23.6.86 K	u a	n le		6	3	т. П	3	4		- t					i					ł							1			
DESCRIPTION	DRAWING	SHEET	1	1		ل.					_1		1							-	V I	•		1.	1	L		L			-		I	<u> </u>				_		1		
COMPONENT	NUMBER	NUMBER	1	1		-						0				. RE	V 151	10 N		a:				- .							- 7-		,				·					
LAYOUT	480536	1	0		-		n in	<u> </u>	1	1.6	2	N N	0		3.0	3.0	-			4,0																	i.					
			-				- -	1-		-	-		Ť	+	-			-+			+		+	+-	┢	-	-					+	+		-	+		+	+			-
			L					_					_	_				_				_													_							
SCHEMATIC	430536	1	0				_		1.2			5 5	-		3.0		- е Г. –			2	4															Τ						[]
SOUCHARLO	120526		1		-				-					+	0			-	-	4.04.0		+				<u> </u>	-		-	_			+	-	+	-+			+	+		\vdash
SCHEMATIC	430536	2	Ĭ.									5 0.2		J	m			3.1		4																						11
SCHEMATIC	430536	3	0-1 0-1									2.0	Т		0			3.	20	4, 0					1	1				-	1	1							\uparrow	-	1	
SCHEMATIC	120526	4				+.	-	-	-				+-	+	5					0			+	┝		-		\vdash	-		+				_	-		_	+-			
SCHEMATIC	430336		<u> </u>				-					00			n n					4.0																			ł			
FUNCTIONAL	460536/FT	ALL	0.10.								1	0.0			0					0			-	T					1		Τ		-		1		+	-		1	1	\square
	10000911						-	+	-		-+-	<u>0</u>			m			_	_	4		<u>र</u> ।	+-	+		L			-			1					_			 	_	 _
			1																																					1		
FUNC. TEST	470536/FT	ALL	ò				-			-	7	0	1	T	0			-†	-	4 0	-	÷		1-						+	+	+				+	+	+	-[-	
ICK LIST			Ι÷	-		_	-					N			'n		$ \rightarrow$	_	\downarrow	4	-	4						-	-							_			1_			
														1																												i I
			-			t		+		-	- -		+	+	-		-	-+		-+-	+		+-	┼─	+-				-			+		\square	+	-+		+	+	-		-1
			_										-	_	1																											
																																						ŀ				
						-+-	+-	+	-	-+	+		+	-	┼	$\left - \right $	-+	-	-+	-+		+	+	+	+	┢						+	-		-	-+					-	\vdash
																																							1			
						T		Γ		T		T			-		Τ									Γ									1				T	1	—	
			0			+	-		$\left - \right $	-+	-				-		-	-+	\rightarrow	0	+	+			+		_								\rightarrow	-			- -			<u> </u>
	410258	1	0								_ .	0			0.2					0.0																						
NOTES	INDICATES			IC F	ТО	~			T,	-		-+	-				пN		•	CH	K D (. CO			PPD		\mathbf{x}	тт	LE		4	70	<u> </u>	4	L	-1		WING			-	h	
	AT ISSUE LE		1A1	NCIE	. 0	00	-					<u>ب</u> ل	.				ATE			0.0	15/2	44/		ALE	~	<u>.</u>		~		ч. ГВ			c~	,		4	0	0	53	36		ļ
·										NOR	WIC		Ę	NGL	AND	4	. 3	I . 1	86	1 (0/3	3/8	<u>ل</u> ــــــــــــــــــــــــــــــــــــ	8	1)	55.	2	<u>ر</u> .			. /	13.	51	•		SHF	ET	1	QГ	18	3	

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACT PAR1 No.	URER'S	No USED Per Assy.
<u>RI</u>	000274	270k 5% /3W CARBON				2
R2	000 472	4k7 5% 1/3W CARBON				3
R3	000274	270k 5% 1/3W CARBON				-
R4	019091	9K09 1% 18W 50ppm MF	HOLCO	H8C		3
R5	011002	IOKO 1% YOW SOPPM MF	HOLCO	H8C		3
RG	000472	4k7 5% '3W CARBON				-
R7	014 992	49k9 1% 1/8W 50ppm MF	HOLCO	H8C		1
R8	012212	22k1 1% 18W 50ppm MF	HOLCO	H8C		1
R9	014322	43K2 1% YOW SOPPM MF	HOLCO	H8C		1
RIO	012742	27k4 1% 18W 50ppm MF	HOLCO	HBC		3
RII	012742	27k4 1% Yow 50ppm MF	HOLCO	H8C	<u> </u>	-
RIZ	000133	13k 5% Yow CARBON				2
R13	012742	27K4 1% 18W 50ppm MF	HOLCO	HBC		_
R14	000105	IM 5% '3W CARBON				2
RIS	041005	10M0 1% 1/2W 100ppm CF	ALLEN BRADLEY	cc		10
RIG	041005	10M0 1% 12W 100ppm CF	ALLEN BRADLEY	ÇC		_
R17	090157-1	GM ATTEN. SET		SEE DRO	5	1
R18	000105	IM 5% VOW CARBON				_
RIS	000244	240K 5% 1/3W CARBON				1
R20	000104	100K 5% Yaw CARBON				4
R21	000103	IOK 5% /3W CARBON				5
R22	000164	IGOK 5% YOW CARBON				1
२२३	000104	100k 5% 1/3W CARBON				-
	NTEST ISSUE				datron 4700 DC PC	
E C 0			·····	APPROVED	DRAWING NUMBER 40053	

000104 041005 041005	100k 5% 1/3W CARBON 10M0 1% 1/9W 100 ppm CF 10M0 1% 1/8W 100 ppm CF		СС		
041005			CC		
	IOMO 1% YAW LOODER CE				
	101 0 10 10 10011 11 01	ALLEN BRADLEY	<u> </u>		
090157-1	GM ATTEN. SET		SEE DRO		
090159-1	IK/IIIRII ATTEN SET		SEE DRO	\$	1
	NOT USED				
)45623	562k 1% '8W 50ppm MF	ALLEN BRADLEY	CC		2
017500	750R1% Yow SOppm MF	HOLCO	НВС		1
45623	562k 1% YOW 50ppm MF	ALLEN BRADLEY	cc		_
013161	3k16 1% 18W 50ppm MF	HOLCO	н8с		2
00153	15K 5% YOW CARBON				2
000153	15k 5% /3W CARBON				
00472	4K7 5% 13W CARBON				
011001	IKOO 1% VOW SOppm MF	HOLCO	H8C		2
11001	1k00 1% 18W 50ppm MF	HOLCO	н8С		
13161	3k16 1% 18W 50ppm MF	HOLCO	нвс		
00272	2k7 5% 'SW CARBON				1
000273	27K 5% YSW CARBON				1
00155	IMS 5% 'SW CARBON				1
041005	10M0 1% 12W 100ppm CF	ALLEN BRADLEY	cc		_
41005	IOMO 1% YOW DOOPPON CF	ALLEN BRADLEY	СС		
90157-1	GM ATTEN SET		SEE DRG		
00103	IOK 5% YOW CARBON				
	045623 17500 45623 13161 000153 000153 000472 011001 113161 000272 000273 000155 041005 041005 090157-1	NOT USED 045623 562k 1% '&W 50ppm MF 017500 750R1% 'BW 50ppm MF 145623 562k 1% 'BW 50ppm MF 0131G1 3ki6 1% 'BW 50ppm MF 0131G1 3ki6 1% 'BW 50ppm MF 000153 15k 5% 'J3W CARBON 000153 15k 5% 'J3W CARBON 000472 4k7 5% 'J3W CARBON 011001 1k00 1% 'BW 50ppm MF 000272 2k7 5% 'J3W CARBON 000273 27k 5% 'J3W CARBON 000155 1M5 5% 'J3W CARBON 000155 1M5 5% 'J3W CARBON 041005 10M0 1% 'ZW 100ppm CF 041005 10M0 1% 'ZW 100ppm CF 090157-1 GM ATTEN. SET	NOT USED 045623 562k 1% '&W 50ppm MF ALLEN BRADLEY 017500 750R1% 'BW 50ppm MF HOLCO 145623 562k 1% 'BW 50ppm MF HULEN BRADLEY 013161 3ki6 1% 'BW 50ppm MF HULEN BRADLEY 013161 3ki6 1% 'BW 50ppm MF HOLCO 000153 15k 5% 'JW CARBON HOLCO 000153 15k 5% 'JW CARBON HOLCO 000472 4k7 5% 'JW CARBON HOLCO 011001 1k00 1% 'BW 50ppm MF HOLCO 000272 2k7 5% 'JW CARBON DO00273 000273 27k 5% 'JW CARBON DO0155 000155 IM5 5% 'JW CARBON DO0155 041005 10M0 1% '2W 100ppm CF ALLEN BRADLEY 041005 10M0 1% '2W 100ppm CF ALLEN BRADLEY 041005 10M0 1% '2W 100ppm CF ALLEN BRADLEY <td>NOT USED Image: Solution of Solution o</td> <td>NOT USED Image: Second state sta</td>	NOT USED Image: Solution of Solution o	NOT USED Image: Second state sta

UESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURERTS PART 155	No. USLU Per Assy.
R47	000202	2ko 5% /3W CARBON			2
R48	000183	18k 5% /3W CARBON			1
R49	011651	1k65 1% 18W 50ppm MF	HOLCO	Н8С	l
R50	011002	10K 1% 18W 50ppm MF	HOLCO	H8C	I
R51	018 450	845R 1% 1/8W 50ppm MF	HOLCO	H8C	
R52	012002	20k 1% 18W 50ppm MF	HOLCO	H4C	1
R53	012491	2k49 1% YOW SOPPM MF	HOLCO	H8C	
R54	000202	2ko 5% 13W CARBON			
R55	015011	2k61 1% 1/8W 50ppm MF	HOLCO	HBC	1
R56	011008	IORO 1% VAW SOPPM MF	HOLCO	нвс	I
R57	000104	100k 5% 1/3W CARBON			
R58	000102	IK 5% "3W CARBON			2
R59	012261	2k26 1% VBW 50ppm MF	HOLCO	H8C	2
R60	012261	2K26 1% 18W 50ppm MF	HOLCO	н8С	
R61	017501	7k50 1% 'BW 50ppm MF	HOLCO	H8C	
R62	011002	IOKO 1% 1/BW 50ppm MF	HOLCO	H8C	
R63	018251	8k25 1% '8W 50ppm MF	HOLCO	H8C	
R64	046813	681k 1% Yew 100ppm CF	ALLEN BRADLEY	cc	2
R65	012211	2k21 1% "8W 50ppm MF	HOLCO	н8с	2
R66	000683	68k 5% 1/3W CARBON			2
R67	008067	100R 5% IW MF	VISHAY	5105k	
R68	017321	7k32 1% Yow 50ppm MF	HOLCO	H8C	1
R69	012211	2221 1% VOW 50ppm MF	HOLCO	НВС	
NOTES.	ATEST ISSUE		······································	DRAWN FILE	
155 Ε C Π Ο Α1 Ε Ο ΙΧΕ			_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _	Сиескер 4700 D агрирусці рате чілогія 400	C. PCB. ASSY.

DESIGNATOR	DATRON PART NO	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFAC PART No.	IURER'S	No, USED Per Assy
R70	046813	681k 1% 12W 100ppm CF	ALLEN BRADLEY	CC.		
R71	000683	68k 5% /3W CARBON				
R72	000470	47R 5% '3W CARBON				2
R73	000330	338 5% '3W CARBON				1
R74	041005	10M0 1% 1/2W 100ppm CF	ALLEN BRADLEY	СС		
275	041005	10M0 1% 1/2W 100ppm CF				
276	090157-1	GM ATTEN SET		SEE DR	÷	
277	012091	9k09 1% 18W 50ppm MF	HOLCO	HBC		
278	000470	47R 5% YOW CARBON				
279	000562	5k6 5% 13W CARBON		·		11
780	000391	390R 5% YOW CARBON				1
281	000222	2K2 5% 1/3W CARBON				11
२82	000133	13K 5% /3W, CARBON				<u> </u>
283	050059	1M5 1% 2W 100ppm MF	HOLCO	HBO3R	9	1
R84	013011	3KOI 1% BW 50ppm MF	HOLCO	HBC		1
R85	090157-1	IM MATCHED SET		SEE DRO	3	
R86	041005	10M0 1% 12W 100ppm CF	ALLEN BRADLEY	<u>cc</u>		
R87	000913	91K 5% YOW CARBON				1
R88	000912	9KI 5% '3W CARBON				11
R89	000102	IK 5% YOW CARBON				
R90	041005	10M 1% 12W 100ppm CF	ALLEN SRADLEY	cc		
291	012001	2 koo 1% Yow 50ppm MF	HOLCO	H8C		2
R92	000393	39K 5% VOW CARBON				2
NOTES.	ATCT 10010			85.2,86	datron	EFECTRONICZ .D
ISE SHEET 2 FOR L					4700 DC. F	
UATE				DATE	NUMBER 40053	6 5 or

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFAC PART No	TURER'S	No. USED Por Asty
293	000152	1k5 5% VOW CARBON				1
(94	011302	13ko 1% YOW SOpporn MF	HOLCO	HBC		2_
295	000103	IOK 5% 1/3W CARBON				
296	000103	IOK 5% YOW CARBON				-
297	100000	PTC THERMISTOR	MULLARD	VA86	50	
865	012008	20RO 1% VOW SOPPM MF	HOLCO	HBC		1
299	041825	18M2 1% 12W 100ppm MF	ALLEN BRADLEY	c۲		1
2100	041824	1M82 1% 1/2W 100ppm MF	ALLEN BRADLEY	СС		
2101	090157-1	GM ATTEN SET (1000K)		SEE DR	26	
R102	012001	2K00 1% 18W 50ppm MF	HOLCO	HBC		-
2103	011302	13KO 1% 18W 50ppm MF	HOLCO	H8C		
2104	000393	39K 5% V3W CARBON				
105	000473	47K 5% YOW CARBON				2
2106	000473	47K 5% '3W CARBON			. <u> </u>	-
R107	050062	51RO 1% IW 250ppm M.O.	WELWYN	MRG		1
2108	021820	182R 1% 1/4W 50ppm MF	HOLCO	H4C		1
2109	000512	5ki 5% V3W CARBON				2
2110	000512	5ki 5% 1/3W CARBON				-
2111	011000	100R 1% VOW SOPPM MF	HOLCO	НВС		2
R112	011000	IOOR 1% YOW 50ppm MF	HOLCO	нвс		
2113	019091	9KO9 1% VSW 50ppm MF	HOLCO	HBC		
2114	011002	loko 1% Yow 50ppm MF	HOLCO	H8C		
2115	019092	90k9 1% 18W 50ppm MF	HOLCO	H8C		
NOTES SEE SHEET 2 FOR L	A1EST ISSUE			247E 25.2.86 DILAMN CHECKED	datror 4700 DC	PCB. ASS
					NUMBER 40053	36 6 or

DESIGNATOR	DATROM PART No	DESCRIPTION	PRINCIPAL MANUFACTURER		MANUFACT	URER'S	No. USED Por Assy.
RIIG	000103	IOK 5% YOW CARBON					
R117	000681	680R 5% "3W CARBON					2
R118	001121	120R 5% 1/2W CARBON					2
RIIS	000681	680R 5% V3W CARBON					
R120	001121	120R 5% 1/2W CARBON				·	
R121	000221	220R 5% V3W CARBON					1
RIZZ	090158-1	90K/IOK ATTEN SET					1
R 123	000474	470k 5% '3W CARBON					
ΑΝΙ	090096	IM ×8 2% NETWORK	BECKMAN		L09-1-1	21M	2
ANZ	0900 96	IM X8 2% NETWORK	BECKMAN		L09-1- F	RIM	
AN3	090142	10k +4 0.5% DIL NETWORK	BECKMAN		694-3-	RIOK	1
AN4	090105	100R ×4 2% NETWORK	BECKMAN	1	L08-3-	R100	1
NOTES.	-			DATE	2,86	dateor	FLECTRONICS LTD
				<2.4	2.00		FLECTRONICS LTD
SEE SHEET 2 FOR L	ATEST ISSUE		[[]	CHECKED		4700 DC	PC.B. ASSY.
				APPROVI)	-	
11A1E				DATE		NUMBER 4005	36 7 18

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURES	MANUFACI PARE No	URER'S	Mo, USED Per Arry
C1	110042	100 of 20% 63V POLYESTER	WIMA	MKSZ		_5
C2	110042	100 nF 20% 63V POLYESTER	WIMA	MKSZ		-
C3	100330	33PF 2% IOOV CER PLATE	MULLARD	2222.6	83 34339	2
	104026	470F + 20% 50V CER DISC	SIEMENS	B37449		17
25	100 330	33PF 2% LOOV CER PLATE	MULLARD	2222 6	83 34339	
C6	104026	47 NF -20% SOV CER DISC	SIEMENS	B37449		
C7	104026	47 nF + 20% 50V CER DISC	SIEMENS	B3744 9		
C8	104026	47 nF + 50% 50V CER DISC	SIEMENS	B37449		
C9	104026	47 NF 1 20% SOV CER DISC	SIEMENS	B37449		
C10	180021	3,3F 63V AL. ELEC.	MULLARD	015-1833	38	2
CII	180021	JUSF GOV AL. ELEC.	MULLARD	015-1833	38	
CI2	104026	47nF -20% 50V CER DISC	SIEMENS	B37449	>	
C13	104026	47 nF \$8% SOV CER DISC	SIEMENS	B37449	<u>}</u>	
C14	150016	1/01	UNION CARBIDE	KIRE35		2
C15	100101	100pf 2% 100V CER PLATE	MULLARD	2222-	683-34101	2
C16	110042	100 NF 20% GBV POLYESTER	WIMA	MKSZ		
C17	110050	22 F 10% 63V POLYESTER	WIMA	MK52		3
C18	104026	47 nF -20% 50V CER DISC	SIEMENS	B37449)	
CIS	104026	47 AF - 20% 50V CER DISC	SIEMENS	B37449	>	
Czo	104026	47 nF + 50% 50V CER DISC	SIEMENS	B3744 2	>	
C21	110035	220 F 20% 63V POLYESTER	WIMA	MKSZ		<u> </u>
C22	104026	47 .F 1 20% 50V CER DISC	SIEMENS	B37449		
C23	150023	334F 20% 25V DIP TANT	UNION CARBIDE	K33E25	\$	4
NOTES.	ATEST ISSUE			10011 25.2.86 100000 CHEERED	31115	PCB. ASST
1 5 9 DA11 Conta					NUMBER 4005.	36 8 7 18

N 1104

l
-
_
_
1
1
-
1
1
1

DESIGNATOR	LATEON PARE No	DESCRIPTION	PRINCIPAL MANUFACEURET	MANOLA PART De	CIURERS	Un HSED Pro Accy,
C47	110050	22 AF 10% 63V POLYESTER	WIMA	MK52		_
C48	110050	22nF 10% 63V POLYESTER	WIMA	MKS 2		_
C49	130086	30nf 1% 63V POLYSTYRENE	MULLARD	424 4	3003	
C 50	150016	INF 20% 35V DIP TANT	UNION CARBIDE	KIRE 3	5	
C51	110042	100nF 20% 63V POLYESTER	WIMA	MKSZ		
C52	110039	470 AF 20% 63Y POLYESTER	WIMA	MKS2		4
C53	110039	470 NF 20% 63V POLYESTER	WIMA	MKS2		
C54	110039	470nf 20% 63V POLYESTER	WIMA	MKSZ		
C 55	110039	470nF 20% 63V POLYESTER	WIMA	MKSZ		
256	120036	470pf 20% 160V POLYCARB	WIMA	FKC 3		11
C57	100220	22pf 2% IOOV CER PLATE	MULLARD	2222-	683-34229	
-58	150001	22 UF 20% IGV DIP TANT	UNION CARBIDE	K22 E K	б	2
C59	150001	2245 20% 16V DIP TANT	UNION CARBIDE	K22E14	6	
060	150002	104F 20% IEV DIP TANT	UNION CARBIDE	KIOEIG	6	2.
<u> 261</u>	150002	10pf 20% IEV DIP TANT	UNION CARBIDE	KIDEIG	.	
262	104032	220pf 10% 2KV CER DISC	זדו	HD09		1
63	110026	GABE 20% 100V POLYESTER	WIMA	FKSZ		1
264	140071	470pf 1% 500V GLASS	CORNING ELECTROSIL	CYFMI	5	2
265	104045	145 - BOY CER PLATE	MULLARD	CZ 300	C 105 Z	2
ചെ	104045	HE 788% 50Y CER PLATE	MULLARD	C 7 300	1052	-
-67	100270	27pF 2% 100V CER PLATE	MULLARD	2222-0	683-34279	
268	140071	470pf 1% 500V GLASS	CORNING ELECTROSIL	CYFMI	5	
NOTES.				25.2.86	datro	
EEE SUIFET 2 FOR LA					4700 DC.	PCB. ASSI
DATE				DATE		36 10 "

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFA PART N	NCTURER'S	Dia, USED Pari Assyl
DI	213009	15V 5W ZENER	UNITRODE	TVS51	5	3
D2	213009	15V 5W ZENER	UNITRODE	TVSSI	5	
D3	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN414	IN4148	
04	213006	5V 5W ZENER	UNITRODE	TVS50	5	4
05	213006	5V 5W ZENER	UNITRODE	TVS 50	5	
~	200001	75mA 75V GP SI DIODE	FAIRCHILD	11414	8	-
D7	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN414	8	_
>8	213009	15V 5W ZENER	UNITRODE	TVS51	5	
9	200001	75 mA 75V GP Si DIODE	FAIRCHILD	IN414	8	-
010	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN414	8	_
211	213006	SV SW ZENER	UNITRODE	TVS 50	5	
>12	213006	SV SW ZENER	UNITRODE	TV550	5	
013	213025	3V3 5W ZENER	SIEMENS	IN5333B		2
)!4	210033	3V3 400mW ZENER	MULLARD	BZY88	СЗУЗ	3
)15	200001	75mA 75V GP Si DIODE	FAIRCHILD	IN414	18	
016	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN414	18	
017	214014	IV22 100ppm ZENER	TELEDYNE	9491	3J	6
218	214014	IV22 100 ppm ZENER	TELEDYNE	9491	BJ	-
019	213008	24V SW ZENER	UNITRODE	TVS52	4	2
20	213008	24V 5W ZENER	UNITRODE	TVSSZ	4	
21	200002	IA SOV GP SI DIODE	FAIRCHILD	IN 400	01	12
22	200002	14 SOV GP SI DIODE	FAIRCHILD	IN400		-
23	200002	IA SOV GP SI DIODE	FAIRCHILD	IN400	>1	
NOTES.	ATEST ISSUE			DATE 25.2.86 DRAWN CHECKED	4700 DC PC	
				AFPROVED DATE		

11110	ł
	 1

DESIGNATOR	DATRON PARE No.	DESCRIPTION	PRINCIPAL MANUÉAC LUPET	MAREE ACTORER'S 1990 DE	En stand Den Zwig
D24	200002	IA 50V GP SI DIODE	FAIRCHILD	IN 4001	
D25	213025	3V3 SW ZENER	SIEMENS	IN5333B	
D26	214014	IV22 100ppm ZENER	TELEDYNE	<u>94</u> 9। හ	
D27	214014	IV22 100ppm ZENER	TELEDYNE	9491 BJ	-
028	2.00001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148	-
029	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148	
D30	213011	IV5 250mW ZENER	MULLARD	82V46-1V5	1
D31	213001	IOV SW ZENER	MOTOROLA	IN 5347B	1
D32	200002	IA SOV GP SI DIODE	FAIRCHILD	IN4001	
D33	200002	IA SOV GP SI DIODE	FAIRCHILD	IN4001	-
D34	200002	IA SOV GP SI DIODE	FAIRCHILD	IN4001	-
035	200002	IA SOV GP SI DIODE	FAIRCHILD	1N4CO1	
036	210033	3V3 400mW ZENER	MULLARD	BZY88C3V3	-
37	210033	3V3 400 mW ZENER	MULLARD	BZY88C3V3	
38	200008	200mA 125V LL SI DIODE	FAIRCHILD	IN458A	2
39	200008	200mA 125V LL SI DIODE	FAIRCHILD	IN4 58A	-
>40	214014	IV22 100ppm ZENER	TELEDYNE	949IBJ	—
041	214014	1V22 100ppm ZENER	TELEDYNE	949IBJ	
942	220020	FET DIODE 100PA IR	TELEDYNE	PADIOO	2
43	220020	FET DIODE 100PA IR	TELEDYNE	PADICO	-
944	200002	A SOV GP SI DIODE	FAIRCHILD	IN4001	-
)45	200002	IA SOV GP SI DIODE	FAIRCHILD	1N4001	-
46	200002	A SOV OP SI DIODE	FAIRCHILD	IN4001	-
NOTES				zs. z. ze datr	
				4700 D	C.PCB. ASS
-a15				400	0536 ie'''

DESIGNATOR	I DATROU PARE No	1 11 13 10 10 11 2011 1	PRIDORAL DATULASI UR B	MANUFAC PART Do.	EURER'S	104 - 151 () 104 - 1657
 D47	200002	IA SOV GP SI DIODE	FAIRCHILD	IN 400		
D48	210062	GV2 400mW ZENER	MULLARD	8Z7880	6V2	2
049	210062	GVZ 400mW ZENER	MULLARD	8ZY88C	GV2	-
D50	210047	4V7 400mW ZENER	MULLARD	BZYBBC	4V7	2
D51	210047	4V7 400mW ZENER	MULLARD	BZY880	:4V7	
D52	200001	75mA 75V GP Si DIODE	FAIRCHILD	IN4148	;	
	· · · · · · · · · · · · · · · · · · ·					
Q1	230036B	N-CHAN JFET	SILICONIX	J108		1
Q2	230042	N-CHAN I LIM 3.0 mA	SILICONIX	JS09		2
Q3	230042	N-CHAN I LIM 3.0 m A	SILICONIX	J509		
Q4	240001	SI NPN TRANSISTOR	NATIONAL	BC184/	T018	1
Q5	230031	N-CHAN DUAL JEET	TELEDYNE	U404		2
Q6	240018	SI NPN TRANSISTOR	MOTOROLA	MJE34	40	1
Q7	250025	SI PNP TRANSISTOR	MOTOROLA	MJE 35	50	1
NOTES		k		25.2.8G		
						PCB. ASSY
				0416	NUMMER 40053	6 13 "" 18

DESIGNATOR	DATRON PART Mr.	DESCRIPTION	PRINCIPAL MANULACTURER	NALUE A PART I A	noveres	dia ang tin Tanàna
Q 8 ·	230001	N-CHAN I LIM 1.4 mA	SILICONIX	J306		2
29	230001	N-CHAN I LIM 1.4 mA	SILICONIX	J506		
<u> 210</u>	230031	N-CHAN DUAL JEET	SILICONIX	U404		
MI	260086	DUAL 2W AUDIO AMP	NATIONAL	LM187		
M2	260042	5532 DUAL OP AMP	SIGNETICS	NE553	52N	3
M3	280023	QUAD 2 1/P OR	MOTOROLA	MCI40	DOIUBCP	
M4	280045	TRIPLE 3 1/P NOR	MOTOROLA	MC14	025BCP	
M5	280079	QUAD 2 1/P OR	MOTOROLA	MCI40	TIBCP	2
M6	280035	BCD/DECIMAL DECODER	MOTOROLA	MCI4C	28 BCP	
M7		NOT USED			·	
M8		NOT USED				-
M9		NOT USED				-
MIO	280079	QUAD 2 1/P OR	MOTOROLA	MC140	71 BCP	
MII	280009	HEX INVERTER	MOTOROLA	MC1404	19UBCP	1
Miz	280034	DUAL MONOSTABLE	MOTOROLA	MC145	28 BCP	1
MI3	260075	2903 DUAL COMPARATOR	NATIONAL	LM290.	3 N	11
414	260042	5532 DUAL OP AMP	SIGNETICS	NE 5532	2N	
MI5	260042	5532 DUAL OP AMP	SIGNETICS	NE 553	2N	
116	260073	411 OP AMP	NATIONAL	LF411C	N	1
417	260049	319 DUAL COMPARATOR	NATIONAL	LM319	N	
NOTES	ATEST ISSUE			25.2.86 25.2.86	datror	
				CHECKED	4700 DC.F	PCB. ASSY
			-	AFFRONCO	- 40053	6
- IF 0				DAIE		14 "

KTIO	330039	KELAI 4P NU				
RLII	330039	RELAY 4P NO	SDS	S4-L-6		
RLI2	330040	RELAY IP 2W	SDS	DSIE-SL	-67	-
JUTES				DATE	dataa	
				25. 2.86		ELECTRONICS LTD
	1			CULCKED	4700 DC. 1	DOR ASSY
					-	
				DATE	100 ACOS	36 15 18
· · · · · · · · · · · · · · · · · · ·	/ / / / /					
DESIGNATOR	LDAT RON	DESCRIPTION	PRINCIPAL	MATHER 23.	egra ang	pa 0600
	PART No		MANUFACEDER	PARE No.		
RLI3	330040	RELAY IP 2W	SDS	DSIE-SI		_
RL14	330038	RELAY 2P N/O	SDS	S2-L-6		
RLIS	330030	RELAY 4P NO	SDS	54-241		
RLIG	330038	RELAY 2P N/O	SDS	51-L-6		
RL17	33004.0	RELAY IP ZW	SDS	DSIE-SL		
RLI8	330039	RELAY 4P NO	SDS	54-L-6	5V	-
					· · · · ·	
LI	370001	10ph 0.85 & RF CHOKE	PLESSEY	58/10/C		7
L2	370001	IONH 0.85 & RF CHOKE	PLESSEY	58/10/0	011/10	
L3	370001	10,0 H O.85 J2 RF CHOKE	PLESSEY	58/10/0	011/10	
L4	370001	OPH 0.85 S RF CHOKE	PLESSEY	58/10/ a	>11./10	
LS	370001	IONH 0.85 S RF CHOKE	PLESSEY	58/10/0	011/10	
L6	370012	470 nH O.I & RF CHOKE	SIGMA	SCIO		1
L7	370001	IOUH 0.85 & RF CHOKE	PLESSEY	58/10/00	ni [10	
L8	370001	IONH 0.85 32 RF CHOKE	PLESSEY	58/10/a	oii (10	· - ·
		.,				
			i			
WE	209003	145 100V BRIDGE RECT.	MICRO-ELECTRONICS	woor		1
WOTES				. ^ /		
				25 2 86	datror	
na songa Labora.	ATEST 2500 The second second second second second second second second second second second second second second second se			1.1.4.4.5		
· · · · ·					4700 DC I	PCB ASSI
4.2					40053	6 16 1
(+ 1 <u>.</u>				1		- 110 1

olognatos:	2005-1389 6. 1925-140	OESCHIPTION	PRINCIPAL MANULACTINUT	MARGEAC PART Do	1000.875	tis USED Lie Assy
MIŚ	260080	311 COMPARATOR	NATIONAL	LM3IIN	1	I I
MIB	220027	HIGH CMR OPTO ISOLATOR	HP	HCPL-2	601 (5082-4361)	1
M50	260027	714 OP AMP.	FAIRCHILD	A 714 مىر	нс	11
121	260082	IOSE OP. AMP	LINEAR TECH.	LTC IOS	2 CN8	
122	260081	5534A OP AMP.	SIGNETICS	NESS3	4 AN	1
M83	260059	COOS BUFFER AMP	NATIONAL	LH000	2 Сн	1
571	330040	RELAY IP 2W	SDS	DSIE-SI		5
212	3,3,00,3,9	RELAY 4P NO	SDS	S4-L-G		6
RL3	330040	RELAY IP 2W	<u>5</u> 00	DSIE-SI		
214	3300.39	RELAY 4P NO	SDS	54-L-61		
215	3300.4.1	RELAY 2P 2W	SDS	DS2E - S		2
216	3300 4 1	RELAY 2P ZW	SDS	DSZE -S		
?L7	330039	RELAY 4P NO	SDS	54-L- 6	¥	
218	3300.42-2	RELAY 3P NO ; IP NC		SEE D	2.G	11
RL9	330038	RELAY 2P ND	SDS	52-L-E	W	3
RLIO	330039	RELAY 4 P NO	SPS	54-L-6	V	
RLII	330039	RELAY 4P NO	SDS		<u>v</u>	
RL12	330040	RELAY IP 2W	SDS	DSIE-SI	-67	
NUTES SEE SHELT 2 FOR L	ATEST 3001-F			25. 2.86	datron	ELECTRONICS LTD
				EUFCKED APEROXED	4700 DC. P	
1 A 1 F				UATE	NUMBER 40053	G 15

	920120	FUSE IA 125V 7mm				
2						· · · · · · · · · · · · · · · · · · ·
2		PUSE IA IST /mm	LITTLEFUSE	275-001		5
3		250mA PIGTAIL FUSE	BESWICK	TDC 48	3	1
	920120	FUSE IA 125V 7mm	LITTLEFUSE	275-001		
4	920120	FUSE IA 125V 7mm	LITTLE FUSE	275-001		
5	920120	FUSE IA 125V Tom	LITTLEFUSE	275-001		
6	920120	FUSE IA 125V 7mm	LITTLEFUSE	275-001		-
	400668-1	CLAMP PCB ASSY	DATRON			11
	410258 - 2	PCB				I
	540002	22 SWG BTC WIRE				A/R
	604046	3WAY .I" PCB PLUG GD PL	MOLEX	22-10-	2031	6
	605059	BWAY DIL SOCKET	JERMYN	J23-180	208	9
	605060	14 WAY DIL SOCKET	JERMYN	J23-180	014	6
	605061	16 WAY DIL SOCKET	JERMYN	J23-18	016	3
	605127	2 WAY I' SHORTING SKT	ASSMANN	AKSPL-4		6
	602001	FSY TERMINAL	MOLEX	02-04-	5114	2
	620007	TEST POINT TERMINAL	MICROVAR	TYPE C3	0	21
	630024	STEATITE BEAD 16 SWG-	PARK ROYAL PORCELAIN	Nº2 LAR	GE	68
	630036	STEATITE BEAD 18 SWG-	PARK ROYAL PORCELAIN	Nº I SM	ALL	26
····	630113	PCB EJECTOR ORANGE	RICHCO	CBE		.2
	605070	20 WAY DIL SOCKET	JERMYN	J23-180	20	3
	620006	SOLDER TURRET	HARWIN	н9001-	01	10
NOTES.				0ATE 10.6.85	datror	
CE SHEET 2 FOR L	ATEST ISSUE			DRAWN []	TITLE	
155				CHECKED	4700 DC	PCB ASS
E C O DATE				APPROVED	DRAWING 4005	36 17 OF 1

DESIGNATOR	PATRON PARENG	DESCRIP (TON	PRINCIPAL MANUFACEURUP	MARPIFACTURER'S PART To	No. USED
	512999	7/2 PTE INS. WIRE WHI			A/R
	590004	SLEEVE ØI O PTE	HELLERMANN	FEIO	AIR
	590007	LACING CORD		MW/062 BLACK	A/R
	630243	GLASS BEAD 2.4% ×0.8% × 1.8	MANSOL (PREFORMS)	M53638/3	34
	618004	MOUNTING PAD TOIS	JERMYN	TO18-008D	2
	900004	SILICONE RUBBER COMP.	RS	555-588	A/R
·					
NOTES.			1		
NOTES.				es. e. 86 datro	
STE SHEEP FOR L	ATEST ISSUE			CHECKED 4700 DC.	PCB ASSY

		сык р	Q			!		-	-					-				ļļ		_ -				-		-	-							
4009C	NT LIST	DATE	9 MACE												1																ĺ			
DISTRIC		E C O	3205	- -	•		-							-	-		-																	
		REVISION	0			-																												
DESCRIPTION	DRAWING NUMBER	SHEET										1	SSUE	. 8	EVISI	0 N																		
PARIS LISI	L.P. 400909		0.1														_								. -				_ _			. _		
ASSEMBLY DRAWING	DA 400909	1	0.1				_		_				_								_					_			_ _					
							_	_																	_ -							. _		
												_ -									-		_ _				$\left - \right $					-		
														-								 										-		
CIRCUIT DIAGRAM	D.C.400909	1	0.1							<u> </u>																		_		<u> .</u>				
	D,C. 400909	2	- 0				_										_							_								_ .		-
	D.C. 400909	3.	1.0	_													-																	
										_				.								$\left - \right $												
			-			-								_		_		. _ -						-										
TEST PROCEDURE .	PT 460909	ALL												-	-	+		-														-		
FROCEDURE ,			-		-												- -		-		_			-		1-				-	+-	-		
PCR.	410258	1	2				_																											
NOTES	<u>}</u>	1			_ <u></u>	A		1	ct	 		 	יר	,	DRN D.T.	TRY	col	KS.		A	"A	-	TILL	4	70	8								-
	ES NO CHA SUE LEVEL (NGE TO	0.000	15					NOR	а н г	5 F F	.1.53	- 31 A N		0A16 20	. 2 . 8	/ 89	10.3	5.29				, 0	UTF P.C	B.	- CC - AS	DNT BSY.	кO)L)09 1		
					-									L					-				·						-					

					MANUF PART NUMBER			7.44 1
R 1 R 2 R 3 R 4 R 5	000274 000472 000274 019091 011002	RES CF 270K 5% . RES CF 4K7 5% .2 RES CF 270K 5% . RES MF 9K09 1% . RES MF 9K09 1% .	25W 5W 25W 12W 50PPM 12W 50PPM	NÉCHIM NÉCHM NÉCHM HOLSWORTHY HOLSWORTHY	CFR25 CFR25 CFR25 HBC HBC	A A A A A	84 2 84 2 84 - 84 1 84 1 84 1	
R6 R7 R8 R9 R10	000472 014992 012212 014322 014322	RES CF 4K7 5% .2 RES MF 49K9 1% . RES MF 22K1 1% . RES MF 43K2 1% . RES MF 27K4 1% .	5W 12W 50PPM 12W 50PPM 12W 50PFM 12W 50PPM	NEOUM HOLSWORTHY HOLSWORTHY HOLSWORTHY HOLSWORTHY	H0: CFR25 H0C H0C H0C H0C H0C CFR25 CFR25 CFR25 CFR25 CFR25 CFR25 CFR25 CFR25		EA EA EA EA EA EA EA	
R11 R12 R13 R14 R18	012742 000133 012742 000105 000105	RES MF 27K4 1% . RES CF 13K 5% .2 RES MF 27K4 1% . RES CF 1M0 5% .2 RES CF 1M0 5% .2	12W 50PPM 5W 12W 50PPM 5W 5W	HOLSWORTHY NEOLM NEOLM NEOLM NEOLM	H8C 0FR25 H8C 0FR21 0FR25	1 8 8 8 8	125 177 - 2 187 - 2 182 - 1 182 - 1 182	
R19 R20 R21 R22 R23	000244 000104 000103 000164 000104	RES CF 240K 5% . RES CF 100K 5% . RES CF 10K 5% .2 RES CF 160K 5% . RES CF 100K 5% .	25W 25W 5W 25W 25W	NEOIM NEOIM NEOIM NEOIM NEOHM	CFR05 CFR05 CFR05 CFR05 CFR05		FN 1 FT KN 1 EA 1 KT	
R61 R62 R63 R64	017501 011002 018251 046813	RES MF 7K50 1% . RES MF 10K0 1% . RES MF 9K25 1% . RES MF 681K 1% .	12W SOPPM 12W SOPPM 12W SOPPM 12W SOPPM	NOLSWORTHY HOLSWORTHY HOLSWORTHY HOLSWORTHY	HBC HBC HBC HBC	2 • • •	124 - 1 104 104 - 1 104 - 1 104 - 1	
R65 R66 R68 R69 R70	012211 000683 017321 012211 046813	RES MF 2K21 1% . RES CF 68K 5% 2 RES MF 7K32 1% . RES MF 2K21 1% . RES MF 681K 1% .	12W SOPPM SW 12W SOPPM 12W SOPPM 12W SOPPM	HOLSWOR THY NEOHM HOLSWOR THY HOLSWOR THY HOLSWOR THY	HBC CEPDOS HBC HBC HBC		2010 1120 1120 1120 1120	
R71 R72 R78 R79	000683 000470 000470 000562	RES CF 68K 5% .2 RES CF 47R 5% .2 RES CF 47R 5% .2 RES CF 47R 5% .2 RES CF 5K6 5% 2	5W 5W 5W 5W	NECHM NECHM NECHM NECHM	-27925 26925 2692 	•		
R81 R82 R83 R84 R97	000222 000133 050059 013011 090001	RES OF 2K2 5% 2 RES OF 13K 5% .2 RES TF 1M5 1% 2W RES MF 3K01 1% . THERMISTOR FTC 8	SW 5W 125KV 12W 505PM 0P	17452-140 1712 - 680 1714 - 2007 1747 174 1714 - 2007 1747 174 1714 - 2007 1747 174 1747 174 174	1999年 1991年1月 1991年1月 日本 1991年 1991 1			
R99 R107 R108 R121 R123	012008 050062 021820 000221 000474	PES MF 2000 13 . RES MO 518 13 .W RES MF 1620 13 RES CF 2200 5% RES CF 4706 5% .	120 SHERM 213 TUE M 259 259	n Elan Metalogi Metal	877 - 1 1947 - 1 1942 - 1 1972 - 1			

ny pra ingepranjes lie svetskoli (na vraksk), sto navy pozitropic nopici sel s Piskola stori s na stori s Na svetskoli se svetskoli s
--

080124	PART TO	ESCRIMIN	TRIME MAD F	MARTE FART NUMBER	128.12	regijovadarica i≻id P
5/41 5/42 121 122 -73	090094 090096 113012 113040 113030	ABS NEWS IN X 8 24 RES NEWS IN X 8 23 237 PE 100NF 203 637 CAP PE 100NF 203 637 710 CB 2020 73 10 V	RECENSION RECENSION RECENSION RECENSION RECENSION RECENSION	1 3 3-2411 1-13-14911 MKS2 1000 863 44255	i.	LAN SA EN 2 FA SA
	194-25 1733 - 1944-26	148 00 4080 -508-2018 0 148 00 3087 28 1000 149 00 3087 -508 000 3 0 149 00 1000 -008 000 3 0	10-2480409 2012-010-07 14-11-14-14-14 2014-04-04-04 2014-04-04-04-04-04-04-04-04-04-04-04-04-04	2014年1月1日) 1月21日 - 1月1日日日日日日日 1月1日日 1月1日日日 1月1日日日日		
013 015 015 017 022	194026 150016 190101 19050 194026	AAP CD F100 F14 CD F100 CAP CD F100 F14 CD F100 CAP CD F100 F100 F100 F100 CAP CD F100 F100 F100 F100 F100 CAP CD F100 F1000 F100 F100	7 1 1 54441.7 1.7 32 7 14 112 - 3715 7 1915 7 1915 7 1916 - 4413	82,419 15118,0018 1720,000,011 1923 89,1449	<u>.</u>	
	150020 150020 100390 100500 104026	CAP DT 1 TT 2008 (1)+ CAP DT 1 TF UCR 2007 TAP CD 30EF 18 1 TT CAP CD 50ET 18 1 TT CAP CD 50ET 18 1 TT	2002 2020 2020 2020 2020 2020 2020 202	1561-020E 1511-58-51-39 1112-58-51-39 1112-58-51-39 1112-58-51-58-9 937119	A A	874 - 2 875 - 2 874 - 2 874 - 2 874 - 2 874 - 2
023 023 025 025 025 025	100003 100000 10002 100102 1001000 1001000	11日 - 1997年1月1日 - 1997年1月1日 1997年 - 1月日 - 2月1日日 - 2月1日日 1997年 - 1月1日 - 1月1日 - 1月1日 - 1月1日 1997年 - 1月1日 - 1月1日 - 1月1日 - 1月1日 - 1月1日 1月1日 - 1月1日 - 1月11日 - 1月11 - 111 -	en folg fan Berne Norge Al folger fan Neu Al folger fan Neu	100 - 144 - 120 2010 - 2010 - 2010 2010 - 2010 - 2010 2010 - 2010 - 2010		
729 729 719 719 762	111.24 201123 100471 130486 134032	TAP 100 100年 2014日 2017 2017 1997 100 104年 2017年 2017 1997 100 104年 2017年 2017 1997 105 2016 108 月初	7000000 8872 9800 1900 9800 1900	- 897449 - 2013 831 38400 724 287 - 1 2017 934 - 334471 403	÷	
11 E 2 D 6 E 7 D 8	212003 213053 227021 200001 212007	DIODE ON LIVEN DIODE ON LIVE OF DIODE ON LIVE OF DIODE ON DOMASTRY DECEDENT OF DOMASTRY	40000000000000000000000000000000000000	127717 184134 184138 195515		8 N 82 N 87 N 87 N
D10 D00 D27 D28 D29	200001 214011 214014 200001 200001	DIGOE OF 27mA 27V DIGUE ON 1900 INFORM DIGOE ON 1922 LAMPON DIGOE OF 25mA 25V	HA BRADELLER BRIGGE VERE DRIGERVERE BVA BRADELL THAR BRADELL	1014143 449103 919102 104149 104149		en Maria En En
036 031 030 033 033	213011 213001 200002 200002 200002	E100E 00 2100 55 DIADE 00 2100 55 DIADE 00 100 50 DIADE 00 10 50 DIADE 00 10 500 DIADE 00 10 500 DIADE 00 10 500	CHICLER MCDUS (LA PAIDOBIEL PAIDOBIEL PAIDOBIEL PAIDOBIEL	20146 197 1953108 194011 19414 1 19444		87 - 1 88 - 1 88 - 1 88 - 1 87 - 1 87

EACRON INSTRUMENTS LTD FARTS LIGT 10-MAT-39 (ESC: ACSY POS OUTPUT LATEAL 10.0 193 DO: LT40(AB4-1 090 0000)

MC14001JBCF MC14025BCP MC14025BCP MC14029BCP MC14029BCP MC14029BCP

MC1404BUBCP MC14528BCP LF411CN 1M33PH LH311N

HCPL-36)1 US1E OL 5-ES1E-SL 67 S2-L-67 S4 247

LSIR CL + 7 S414-21 S21-22 S114, D5 NG01

2011-002 2015-002 2015-002 2015-002 2015-002 2015-002 2015-002 2015-002

514-10-SEE 100 02-04-5114 22-10-2031 103-10-08

J13-18011 J23-18016 J23-18020 AKSEL-G TYPE C30

MANUF FART NUMBER CLASS ON LIGHTER CANNER FFIRT MANUE DESCRIPTION DESIG PART NO DIODE GP 1A 50V DIODE GP 1A 50V DIODE GP 1A 50V DIODE GP 1A 50V DIODE GP 1A 50V 184001 184001 184001 184001 184001 PAIRCHILD FAIRCHILD FAIRCHILD FAIRCHILD FAIRCHILD FAIRCHILD 67 114 114 114 114 200002 200002 200002 200002 200002 200002

TEAN JEET I LIM RMA TRAN JEET I LIM RMA IRAN NEN IC LIM AUDIC AME DUAL 2W IC LIM OP AME DUAL

IC DIG NOBE2 QVAD C DIG NOBE2 QVAD C DIG NORE X3 IC DIG ORCE X4 IC DIG DECODER BODTODES IC DIG ORCE X4

IC DIG INV X6 IC DIG MONO RTPIS X2 IC LIN OF AMP IC LIN V COMP DIAL IC LIN V COMP

OPTO ISOL HIGH TMR RELAY IPOO LATCHING RELAY IPOC LATCHING RELAY 2PHO 2PNO RELAY 4PHO

BELAY IPCO LAFONING CHOKE RF 100H CHOKE RF 100H CHOKE RF 100H DIODE BR 1A5 1007

2058 1A 1257 100 FUSE 1A 1257 700 FUSE 1A 1257 700 FUSE 1A 1257 700 ASSY FOB CLANP 1706 FCB DT 47XX

LABEL SEPIAL-ASA' UT. LABEL SEPIAR-NING 13 % 1705 TERMINAL FSV PLUG 208 S-WAY (SOCKET PCB S-4AY (1)

SOCKET POB 14-NAY O(1 SOCKET POB 16-MAY O(1 SOCKET POB 20-MAY O(1 SOCKET UIN 2-MAY 1" BLK TEST POINT TERMINAL

D35 D44 D45 D46 D47

Q2 Q3 Q1 M1 M2

M3 M4 M5 M6 M10

M11 M12 M16 M17 M18

M19 RE12 RE13 RE13 RE15

RL17 L3 L4 L5 W1

73 F1 F5

920129 920120 920120 400668-1 419258-2

420098 420112-1

602001 604046 605059

EN 1 EN 1 EN 1 EN 1

A A A

EA - 1 EA - 1 EA - 1 EA - 9

SILICEUX SILICEUX HATICAL NATICAL SIGNETICS

MOTOROLA MOTOROLA MOTOROLA MOTOROLA MOTOROLA

MOTOROLA MOTOROLA NATIONAL NATIONAL NATIONAL

H.F 21-8 31 S 35 S 55 S

TLE STORA STORA MICENEL ECOROMICE MICENEL ECOROMICE

NICCLERIGE NIPELSEUSE NIPELSEUSE PATPIN

MALEX MALEX JERMYN

JERMYN JERMYN JERMYN ASEMANN MICROYAR

PATEON ISSTRUMENTS LTS	AZROS LEGY	lit Mar in9	TROAD ASSERDED OFFET OFFET AND A CONTRACT AND A	180 806 884 5779 1	(4) BERGE M. (1977) T. (1977) M. (1977)

DESIG FART NO DEFORIDIEN TRING MANUE MANUE TARD DEMER DIAGS DE GARTER DE TARDER DE TRING MANUE

630024	BEAD CERAMIC 16 SWG	LARK RELATIONS CARDENATO		84.00
630026	BEAD CERAMIC 18 SWG	FARE ROYAL FORCELATE	Group -	1.A. 1 #
630113	FOR NURCTOR DRANGE	RICHT	78 F	DN 2
630243	BEAD GLASS 214 X 0181 X 1 C	MANS E (PERCRMS) D1	- M专主任 - 41	EN Zu

End

		· · · · ·	.		- (۹		,							<u></u>		_	- .					, <u> </u>													<u> </u>				
URAWING NO.		СНКО	8	R	5	10	1 €	9	*	14	**	X	A	- T	8	×Ç	14	L				ļ	1											•						
4004		DATE	7.85	9.10,85	3.86	6.86	21187	78/1/6	5 /3/87	100	2.80	8.4.38	85.5	5.88	6.88	8 8 8 8 8 8	2 2 2 2	0.0.																-			-			T
DI VV	ν. (ECO	958 5	8.1 2045 29.10 25 2	2168 20	283.5	1 4042	9.3 2497 23/1/87	2612	1 0000	74812	0.2 2850 28438	10.2 2775 6.5.88	10.3 12902 19.5.88	10.4 2946 22.6 88	0.5 2987 6 8 88 8	287 0			_		-			-	-														╞
		REVISION	0.6	3.1	0.0			6.6	4.6	0.0	010	0.2 2	0.2	3 2	0.4.0	2,0		<u>></u>	+			-	-	-								+	+	-	-			+		+
DESCRIPTION	ORAWING NUMBER	SHEET NUMBER			•1			141		±1.5	-1	1=		1551	υE.	REV			L						l.									1	1	!		1	1.	
COMPONENT LAYOUT	480446	1	8.0		0. 0		5		4	201						2.01		2				ŀ			T									Τ		Γ		Τ		Τ
L.P.	400446	ALL			- -		_					Τ		10.3	10.4 10.1	2 10.5		2 -				1			-†		1-			_					1	-				t
SCHEMATIC	430446	1	8.0		9.0				4	0.0				10.1 10.		ŝ			- -		-					-								1	T			T	1	Ť
SCHEMATIC	430446	2	8.0 8.0		9.0					0,0						-+-	C =			-		-	Γ				-		Τ			+	1	-					1	t
SCHEMATIC	430446	3	8.0	8.1	06	- 6				10.01 0.01 0.01	-	1-			- -		11 0 11 0 11 0 11				_					1-					-									Ť
SCHEMATIC	430446	4	8.0		0.9.0				9	0.0						101				- -													-			Γ				T
SCHEMATIC	430446	5	18.0		0.6				_	0.0					9.		0														_									
FUNCTIONAL	,		0		0				_	0	-	-	2	_			0									_	_	_	_	_		-						_	_	\downarrow
TEST PROC.	460446/FI	1-7	8.0		<u>.</u>	- 6	<u>i</u>			0.0	10.1		01		_		Ξ		-		-						-						-	-	-	-		+		+
FUNC, TEST TICK LIST	470446/FT	1	8-0		9.0					2	-		101			_ _	1.0					-	-		_		-		_	_	_	-	+		-		÷		+	+
							-				-															_					_	_	-							
					_					_						_									_					-		_	_						-	+
													-						_	-		-					-	-								-		_	_	
NOFES	NDICATES N	0 CHAN		тс		 ocs		<u> </u> [21	t_r	<u>ר</u>	 זב	 7		-	ł	C)'	13	D		Z	7		1 110 4	.20	 >0				001						14 4		
	ADICATES N AT ISSUE LEV	EL CHA	ANG	SE.					N		T IN	۹ (J א ר	EN	GLA	ND	5.	£ 7.	85	10	™ 2.7.5	32	2	ATE 25.	7.8	5		1	PCE	<u> </u>	AS	SY.			si	16.61	r I		1 2	7	

DESIGNATOR	DATRON PART No.		PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
RI .	019091	9k09 1% 1/8W 50ppm MF	HOLCO	H8C	1
R2	011821		HOLCO	HBC	1
R3	012151	2k15 1% 18W 50ppm MF	новсо	HBC	1
R4	012611	2kG1 1% /8W 50ppm MF	HOLCO	HBC	1
R5	000 223		MULLARD	CR25	1
RG	000222	2k2 5% Yaw CARBON I	MULLARD	CR25	i
R7	011502	15k 1% 18W 50ppm MF 1	HOLCO	HBC	2
R8	014321	4k32 1% 18W 50ppm MF	HOLCO	HBC	2
R9	011002		НОГСО	HSC	7
RIO	000100		MULLARD	CR25	6
RII	000101		MULLARD	CR25	10
RIZ	000470	47R 5% 1/3W CARBON 1	MULLARD	CR25	9
R13	011502		HOLCO	Н8с	
R14	000272		MULLARD	CR25	2
R15	000103	IOK 5% YOW CARBON	MULLARD	CR25	8
RIG	000228	2R2 5% 1/3W CARBON 1	MULLARD	CR25	1
R17	000100	IOR 5% 1/3W CARBON I	MULLARD	CR25	
र।8	000152	IKS 5% V3W CARBON N	MULLARD	CR25	4
219	000472	4k7 5% 1/3W CARBON M	MULLARD	CR25	4
R20	000103	IOK 5% 1/3W CARBON N	AULLARD	CR25	
R21	000103	IOK 5% 1/3W CARBON N	MULLARD	CR25	-
R22	000123	12k 5% 1/3W CARBON N	MULLARD	CR25	1
223	000122	IK2 5% 1/3W CARBON N	MULLARD	CR25	2

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFAC PART No.		n USÉD r Assy.
R24-	000332	3K3 5% /3W CARBON	MULLARD	CR25		I
225	000102	IK 5% 1/3W CARBON	MULLARD	CR25		5
226	000272	2k7 5% 1/3W CARBON	MULLARD	CR25		-
27	011001	1k 1% 18W 50ppm MF	HOLCO	НВС		2
२28	012001	2k 1% YOW SOPPIM MF	HOLCO	HBC		1
229	011001	1k 1% 18W 50ppm MF	HOLCO	H8C		
R30	047153	715k 1% 1/2W 100ppm CF	ALLEN BRADLEY	cc		2
R31	013573	357k 1% 18W 50ppm MF	HOLCO	HBC		2
232	011783	178k 1% 1/8W 50ppm MF	HOLCO	HSC		2
R33	018872	8817 1% 18W 50ppm MF	HOLCO	HBC		2
234	014422	4412 1% VOW 50ppm MF	HOLCO	HBC		2
235	012262	22kg 1% 1/8W 50ppm MF	HOLCO	HSC		2
236	011132	11K3 1% 1/8W 50ppm MF	HOLCO	HSC		2
R37	015521	5k62 1% 1/8W 50 ppm MF	HOLCO	H&C		2
238	012801	2k8 1% 1/8W 50ppm MF	HOLCO	HBC		2
239	000152	1k5 5% 1/3W CARBON_	MULLARD	CR25		
R40	000152	1k5 5% V3W CARBON	MULLARD	CR25		
R41		FSV (PART OF KIT WITH Q2	∌>			_
R42	000103	IOK 5% 'SW CARBON	MULLARD	CR25		
R43	000103	lok 5% Vaw CARBON	MULLARD	CR25		
R44	000102	IK 5% 1/3W CARBON	MULLARD	CR25		-
R45	000102	IK 5% 1/3W CARBON	MULLARD	CR25		-
R46	000221	220R 5% VOW CARBON	MULLARD	CR25		4
NOTES.				24.7. 34	datron "	ECTRONICS LTD
SEE SHEET 2 FOR L	ATEST ISSUE				4200 SINE S	OURCE
DATE				APPHOVED CINTE	NUMBER 400446	3 SHEET 2

0.3

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFAC PART No.	TURER'S	No USED Per Assy.
247	001182	1k8 5% 1/2W CARBON	MULLARD	CR37		2
(48	011823	182% 1% 1/8W 50ppm MF	HOLCO	H8C		1
49	067503	50k POT 20 TURN CERMET	BECKMAN	68X		2
250	067503	50k POT 20 TURN CERMET	8ECK MAN	68×		-
(5)	014990	4998 1% 1/8W 5000 MF	HOLCO	H8C		2
52	063100	IOR POT 38 SQ CERMET	BECKMAN	72P		1
253	014751	4k75 1% 18W 50ppm MF	HOLCO	H8C		3
254	012218	22R1 1% 1/8W 50ppm MF	HOLCO	H8c		1
255	C47153	715k 1% 1/2W 100ppm CF	ALLEN BRADLEY	cc		
256	013573	357k 1% 1/8W 50ppm MF	HOLCO	H8C		-
37	011783	178k 1% 18W 50ppm MF	HOLCO	H8C		
\$58	018872	88k7 1% 1/8W 50ppm MF	HOLCO	HBC		-
259	0 4422	44k2 1% 1/8W 50ppm MF	Holco	H8⊂		-
260	012262	22k6 1% 1/8W 50ppm MF	HOLCO	H8C		
861	011132	IIK3 1% Yow SOppm MF	HOLCO	H8C		
262	015621	5k62 1% 1/8W 50ppm MF	HOLCO	Н8с		
263	012801	2k8 1% 18W SOppm MF	HOLCO	HBC		
864	013321	3k32 1% 18W 50ppm MF	HOLCO	H8C		2
R65	013321	3k32 1% 1/8W 50ppm MF	HOLCO	H8C		_
266	000103	IOK 5% VOW CARBON	MULLARD	CR25		
R67	000103	10k 5% 'SW CARBON	MULLARD	CR25		_
368	011002	IOK 1% "BW SOppin MF	HOLCO	HBC		-
869	011002	10k 1% 18W 50ppm MF	HOLCO	H8C		
NOTES				24.7.84		ÉLECTRONICS LTD
SS CONTRACTOR L	ATEST ISSUE			ZALAWN	4200 SIN PCB ASSI	ŕ
····					VILLAWING 40044	6 4

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy,
R70	011501	1k5 1% 1/8W 50ppm MF	HOLCO	HBC	2
R71	011501	1K5 1% VOW SOPPM MF	HOLCO	H8C	
R72	000102	IK 5% 1/3W CARBON	MULLARD	CR25	
273	000102	IK 5% 1/3W CARBON	MULLARD	CR25	-
R74	012743	274k 1% 1/8W 50ppm MF	HOLCO	H8C	1
R75	014990	4998 1% 1/8W 50ppm MF	HOLCO	HBC	-
R76	000221	220R 5% "/3W CARBON	MULLARD	CR25	-
R77	001182	1k8 5% 1/2W CARBON	MULLARD	CR37	-
R7 8	000103	IOK 5% VAW CARBON	MULLARD	CR25	
R79	012551	2K55 1% '8W 50ppm MF	HOLCO	H8C	2
R80	012551	2K55 1% '8W 50ppm MF	HOLCO	H8C	-
R81	000822	BKZ 5% 1/3W CARBON	MULLARD	CR25	5
R82	000822	BKZ 5% 1/3W CARBON	MULLARD	CR25	- 1
R83	000822	8k2 5% 1/3W CARBON	MULLARD	C R25	
R84	000822	8K2 5% 1/3W CARBON	MULLARD	CR25	_
R85	000152	IKS 5% 1/3W CARBON	MULLARD	CR25	-
R86	000433	43k 5% 1/3W CARBON	MULLARD	CR25	1
R87	000822	8kz 5% 1/3W CARBON	MULLARD	CR25	-
R88	000471	470R 5% 1/3W CARBON	MULLARD	CRZS	4
R89	000362	3kG 5% /3W CARBON	MULLARD	CR25	, 2
R90	000470	47R 5% 1/3W CARBON	MULLARD	CR25	-
R9I	013161	FSV (3k16 1% NOM)	HOLCO	H8c	2
R92	000122	1k2 5% Yaw CARBON	MULLARD	CR25	-
NOTES.			**************************************	24.7.84	
SLE SHEET 2 FOR L	ATEST ISSUE				OO SINE SOURCE 3 ASSY.
INATE				APPROVED DRAWING DATE NUMBER	400446 5 ^{SHEET} 2

CA Tho

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFAC PART No.	TUHER'S	No. USED Per Assy.
R93	000470	47R 5% YOW CARBON	MULLARD	CR25		-
294	000470	47R 5% YOW CARBON	MULLARD	CR25		-
R95	000470	47R 5% 1/3W CARBON	MULLARD	CR25		-
296	011872	18k7 1% 18W 50ppm MF	HOLCO	H8C		2
297	000104	100k 5% 1/3W CARBON	MULLARD	CR25		2
R98	011378	13R7 1% 1/8W 50ppm MF	HOLCO	H8C		2
R99	000104	100k 5% 1/3W CARBON	MULLARD	CR25		-
R100	011872	18k7 1% 1/8W 50ppm MF	HOLCO	HBC		-
2101	011378	13R7 1% 'BW 50 ppm MF	HOLCO	H8C		-
R102	000471	470R 5% 1/3W CARBON	MULLARD	CR25		
2103	013091	3k09 1% 18W 50ppm MF	Holco	H8C		2
2104	011541	1k54 1% 1/8W 50ppm MF	HOLCO	H8C		2
2105	011541	1k54 1% 1/8W 50ppm MF	HOLCO	H8C		
R106	013091	3409 1% 1/8W 50ppm MF	HOLCO	H8C		-
R107	000470	478 5% 1/3W CARBON	MULLARD	CRZS		4
R108	017871	7k87 1% 18W 50ppm MF	HOLCO	H8C		1
R109	000101	100R 5% '3W CARBON	MULLARD	CR25		
2110	000225	2M210% /3W CARBON	MULLARD	C R25		1
R111		NOT USED				
R112	000100	IOR 5% 1/3W CARBON	MULLARD	CR25		-
2113	000362	3kg 5% 1/3W CARBON	MULLARD	CR25		_
R114	000470		MULLARD	CR25		_
RIIS	000470			CR25	,	-
R114 R115 NOTES		47R 5% 1/3W CARBON 47R 5% 1/3W CARBON	MULLARD MULLARD	CR25 CR25 24. 7. 84	datron	
SFE SHEET 2 FOR L	ATEST ISSUE				4200 SIN	E SOURCI
: A7E				DATE	DRAWING 40044 Q	5 6 JF

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURÉR	MANUFACTURER'S PART No.	No. USED Per Assy.
RIIG	200470	478 5% 1/344 CARBON	MULLARD	CR25	-
R117	000101	IOCR 5% VOW CARBON	MULLARD	CR25	-
2118	012432	2423 1% 18W 50ppm MF	HOLO	Hac	2
RIIS	012432	24k3 1% 18W 50ppm NF	HOLCO	HBC	-
RIZO	011002	10K 1% 1844 50ppm WF	HOLCO	H8C	
R121	017501	7k5 1% 18W 502pm MF	HOLCO	нас	/
R122	011002	FSV (ICK 1% NOM)	HOLCO	H8C	-
R123	066103	IOK POT 3/8 SQ. VERT CERMET	BECKMAN	72×W	I
R124	000100	IOR 5% /3W CARBON	MULLARD	CR25	
R125	000100	IOR 5% 1/3W CARBON	MULLARD	CR25	-
R126	001182	1k8 5% 1/2W CARBON	MULLARD	CR37	2
2127	000101	ICOR 5% VAW CARBON	MULLARD	CR25	
R128	000101	ICOR 5% VOW CARBON	MULLARD	CR25	
R129	011211	1221 1% 1/8W 50ppm MF	HOLCO	H8C	
R 130	011002	10K 1% 18W 50ppm MF	HOLCO	H8C	-
R131	011002	10k_1%_18W_50ppm_MF	HOLCO	Н8с	
R132	000101	100R 5% Yow CARBON	MULLARD	CR25	
R133	001182	1k8 5% 1/2W CARBON	MULLARD	CR37	
R134	014321	4k32 1% 1/8W 50ppm MF	HOLCO	H8c	
R135	012491	2K49 1% 18W 50ppm MF	HOLCO	H8C	. 2
R136	090063	PTC THERMISTOR	TEXAS	TSP102k	2
R137	090063	PTC THERMISTOR	TEXAS	TSP102K	-
R138	000101	ICOR 5% V3W CAPBON	MULLARD	CR25	
NOTES	ATEST ISSUE			DRAWN TITLE UIGLIKED DRAWN TITLE 4200 S PCB	ELECTRONICS LTD SINE SOURCE
0.41E					

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
2139	000100	IOR 5% YOW CARBON	MULLARD	CR25	
R140	000202	2K 5% 1/3W CARBON	MULLARD	CR25	I
2141	000101	ICOR 5% 1/3W CARBON	MULLARD	CR25	-
R 42	000101	ICOR 5% 1/3W CARBON	MULLARD	CR25	
R143	012491	2449 1% 18W 50ppm MF	HOLCO	HBC	
2 144	C11008	100 1% 18W 500pm MF	HOLCO	H8C	<u> </u>
2145	000221	2208 5% 1/3W CARBON	MULLARD	CR25	
R146	0 0 0 2 2 1	220R 5% 1/3W CARBON	MULLARD	CR25	-
R147	000101	IOOR 5% VAW CARBON	MULLARD	CR25	
2148	000278	2R7 5% V3W CARBON	MULLARD	CR25	1
R149	013161	F5V (3K16 1% NOM)	HOLCO	HBC	
R150	000471	470 8 5% /3W CARBON	MULLARD	CR25	
R151	014751	4k75 1% 1/8W 50ppm MF	HOLCO	H8C	
R152	015230	523R 1% 1/8W 50ppm MF	ноісо	H8C	
R153	014320	432R 1% 1/8W 50ppm MF	НоІсо	H8C	
R154	014751	4k75 1% 18W 50ppm MF	HOLCO	НВС	
R155	000472	4k7 5% 1/3W CARBON	MULLARD	CR25	
RISG	000472	4 K7 5% 1/3W CARBON	MULLARD	CR25	
R157	000471	470R 5% 1/3W CARBON	MULLARD	CR25	
RISB	000220	22R 5% YOW CARBON	MULLARD	CR25	1
R159	000472	4k7 5% 1/3W CARBON	MULLARD	CR25	_
R160		NOT FITTED			
NOTES			<u>,</u>	24.7.84 datr	
SFE SHEET 2 - OP (A 1157 15501		· · · · · · · · · · · · · · · · · · ·	1465 H 1166	SINE SOURC
				PCB ,	ASSY
411					0446 8

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL	MANUFACTURER'S	No. USED Per Assy.
	PART NO.		MANUFACTURER	PART No.	Per Assy.
······					
AN1	090017	100k ×7 2% NETWORK	BECKMAN	LO8-1-RIOOK	1
ANS	090139	2k2 ×4 2% SIL NETWOR	K BECKMAN	L08-3-R2k2	1
ENA	090131	IOK × 4 2% SIL. NETWORK		LO8-3-RIOK	6
AN4	090132	4K7 ×4 2% SIL NETWORK	< BECKMAN	L08-3- R4k7	. 1
NS	090140	22k x 9 2% SIL NETWOR		L10-1-R22k	. 2
4N6	090141	IM × 9 2% SIL. NETWOR		LIO-I-RIM	2
AN7	090131	IOK X4 2% SIL NETWORK		LOB-3- RIOK	-
ANS	090140	22k × 9 2% SIL NETWOR		L10-1- R22k	-
NOTES	•••			DATE	1
				24.7.84	
SIL SHEET 2 FOR LA	TEST ISSUE	······································		DRAWN I. TITLE	O SINE SOURC
1.3				PC	CB ASSY.
1/41E				APPROVED DRAWING DRAWING A	00446 9 of

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
AN9 .	090141	IM × 9 2% SIL NETWORK	BECKMAN	LIO-I-RIM	
ANIO	090131	IOK X4 2% SIL. NETWORK	BECKMAN	LO8-3-RIOK	
ANII	090131	IOK ×4 2% SIL. NETWORK	BECKMAN	LOB-3-RIOK	-
ANIZ	090086	100k × 8 2% NETWORK	АВ	761-3-100k	I
ANIB	090131	10k ×4 2% SIL NETWORK	BECKMAN	L08-3-R10k	-
ÀNI4	090142	IOK × 4 0.5% DIL NETWORK	BECKMAN	694-3-RIOKD	1
ANI5	090136	2k ×8 0.5% DIL NETWORK	BECKMAN	698-3-R2kD	3
ANIG	090136	2k ×8 0.5% DIL NETWORK	BECKMAN	698-3-R2KD	
ANI7	090131	IOK X4 2% SIL NETWORK	BECKMAN	LOB-3-RIOK	-
ANI8	090136	2K × 8 0.5% DIL. NETWORK	BECKMAN	698-3-R2KD	-
ANIS	090143	500R ×4 0.5% DIL NETWORK	BECKMAN	694-3-R500D	1
CI	105 100	10pf 5% 500V CER DISC	ITT	CD10	3
C2	102470	47pf_ 5% 500V CER DISC	דדו	CDIO	. 2
C3	102470	47pF 5% 500V CER DISC	זזו	CDIO	-
C4	102221	220 PF 10% 500V CER DISC	ITT	CDIO	3
c5	102471	470pf 10% 500V CER DISC	ITT	CDIO	2
NOTES SEE SHEET 2 FOIL L 	ATEST ISSUE				

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFAC PART No	TURER'S	No. USED Per Assy.
20	100102	INF 2% LOOV CER PLATE	MULLARD	630		14
C7	150015	100F 20% 35V DIP TANT	UNION CARBIDE	KIOE35		4
C8	150015	10,0F 20% 35V DIP TANT	UNION CARBIDE	KIOE35		_
C9	150020	100 F 20% 25V DIP TANT	UNION CARBIDE	K 10 E 25		10
CIO	104026	47nF + 20 % 50V CER DISC	SIEMENS	B37449		30
CII	104026	47 nF 120% 50V CER DISC	SIEMENS	B37449		-
C12	104026	47nf + 50% 50V CER DISC	SIEMENS	837449		-
C13	104026	47 of +50% 50V CER DISC	SIEMENS	B37449		
CI4	150015	1045 20% 35V DIP TANT	UNION CARBIDE	KIOE35		-
C15	104026	470F -20% 50Y CER DISC	SIEMENS	B37449		
C16	110040	33 AF 20% 63V POLYESTER	WIMA	MKS2		i
317	150021	22 HF 20% 25V DIP TANT	UNION CARBIDE	K22E2	5	2
218	110039	470 NF 20% 63V POLYESTER	WIMA	MKS2		1
C18	104026	47.F -20% 50V CER DISC	SIEMENS	837449		
020	102471	470 PF 10% 500V CER DISC	177	CDIO		-
C2I	150020	100F 20% 254 DIP TANT	UNION CARBIDE	KIOE25		
C22	150020	100 F 20% 25V DIP TANT	UNION CARBIDE	KIOE25		
023	100102	INF 2% IOOV CER PLATE	MULLARD	630		-
224	104026	47nF + 50% 50V CER DISC	SIEMENS	B37449		-
C25	120034	220 NF 1% 63V POLYCARB	ASHCROFT	A28220) E	2
C26	102100	IOPE 5% 500V CER DISC	ITT	CDIO		-
C27	102100	10pf 5% 500V CER DISC	ITT	CDIO		-
C28	120035	22nF 1% 400V POLYCARB	ASHCROFT	A2B220	004E	2
NOTES				24, 7, 84	datror	ELECTRONICS LTD
SEE SHEFT 2 FOR L	ATLET ISSUE	· · · · · · · · · · · · · · · · · · ·		084WN	PCB A	
104TF				Date	SUMPLY 4004	16 11 SHELT

	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
23	102220	22PF 5% 500V CER DISC	ITT	CDIO	3
C30	104017	OP56F TO IPF SCOV CER DISC	ITT	GDO8AGOP56BS	2
C3I	102108	IPF - Spf SOOV CER DISC	177	CD06	2
032	102188	IPBF SPF 500V CER DISC	IT7	CD06	2
C33	102398	3P9F + SPF 500V CER DISC	ITT	CDCB	2
C 34	150020	104F 20% 25V DIP TANT	UNION CARBIDE	KIOE25	
C35	100102	INF 2% IOOV CER PLATE	MULLARD	630	
036	130083	2nF 1% IGOV POLISTYRENE	MULLARD	425	2
C37	110042	100nf 20% BBV POLYESTER	WIMA	MKSZ	7
38	102478	4p7F 1.5pF SCOV CER DISC	ITT	CD08	9
39	100101	100pf 2% 100V CER PLATE	MULLARD	683	3
C40	100278	2p7F 2% ICOV CER PLATE	MULLARD	683	2
C41	130084	110pf 1% 630V POLYSTYREN	MULLARD	427	2
C42	130042	100pf 1% 630V POLYSTYRENE	SUFLEX	HS	2
C43	102478	4PTF 1- SPF SCOV CER DISC	177	CD08	
C44	102338	3p3F ± . SpF 500V CER DISC	17 T	CDO8	3
C45	104026	474F 120 % SOV CER DISC	SIEMENS	B37449	
C46	100102	INF 2% 1007 CER PLATE	MULLARD	630	
C47	150020	104F 20% 25V DIP TANT	UNION CARBIDE	KIOE25	
C48	104026	470F -20% 50V CER DISC	SIENIENS	B37449	
C49	102478	4p7F + SpF SOOV CER DISC	דדו	CD08	
C 50	120034	220 NF 1% 63V POLYCARS	ASHCROFT	A2B22IOIE	-
C51	120035	22 AF 1% 400V POLYCAR 3		A28220048	-

C52 C53	104017	0 +		PART No.	Per Assy.
	10100	Op56F = O-1pF 500V CER DISC	ITT	GDO8AGOP56BS	-
	104026	47 F +28% 50V CER DISC	SIEMENS	B374 4 9	-
254	102478	4PTF + SPF 500V CER DISC	ITT	CD08	-
255	104026	47nF -20% 50V CER DISC	SIEMENS	B37449	-
256	102108	IPF ±.5pf 500Y CER DISC	ITT	CD06	
-57	102188	1P8F + SPF 500V CER DISC	זדו	CD06	-
58	102 398	3P9F 1.5PF 500V CER DISC	177	CD08	
259	104026	47nF -20% 50V CER DISC	SIEMENS	B37449	-
60	104026	47 F - 80% SOY CER DISC	SIEMENS	B37449	-
C61	102478	4.7F ± .5pF 500V CER DISC	ТТ	CD08	
C62	130083	2nF 1% IGOV POLYSTYRENE	MULLARD	425	
263	104026	47nF -20% 50V CER DISC	SIEMENS	B37449	
64	100101	100pf 2 % 100V CER PLATE	MULLARD	683	-
C65	100278	2PTF 2% OOV CER PLATE	MULLARD	683	
66	130084	110pf_1% G30V POLYSTYRENE	MULLARD	427	
267	130042	100pf 1% 630V POLYSTYPENE	SUFLEX	HS	-
68	102478	4P7F + SPF 500V CER DISC	דדו	CD08	-
C69	102338	3P3F - · 5PF 500V CER DISC	<u>ITT</u>	CD08	
270	104026	47nf = 20% 50V CER DISC	SIEMENS	B37449	
C71	100102	INF 2% 100V CER PLATE	MULLARD	630	. –
C72	150020	IONF 20% 25V DIP TANT	UNION CARBIDE	K10E25	
C73	102478	4PTF 1.5PF 500V CER DISC	177	CD08	
C74	102220	22pf 5% 500V CER DISC	ТТ	CDIO	

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFA PART No	CTURER'S	No. USED Per Assy.
C <u>75</u> .	100102	INF 2% IOOV CER PLATE	MULLARD	630		-
C76	110041	10nf 20% 100V POLYESTER	WIMA	FKS2		3
C77	102102	INF 10% 500V CER DISC	177	CDIO		-
- 78	110041	10nF 20% 100V POLYESTER	WIMA	FKSZ		-
279	100102	INF 2% 100V CER PLATE	MULLARD	630		-
280	110042	100nF 20% G3V POLYESTER	WIMA	MKS2		
C81	100102	INF 2% 100V CER PLATE	MULLARD	630		-
C82	100182	INSF 2% LOOV CER PLATE	MULLARD	630		1
083	100102	INF 2% LOOV CER PLATE	MULLARD	630		-
284	100102	INF 2% IOOV CER PLATE	MULLARD	630		-
C85	100102	INF 2% 100V CER PLATE	MULLARD	630		-
-86	102221	220pf 10% 500V CER DISC	ITT	CDIO		-
287	104026	4705 -20% 50V CER DISC	SIEMENS	B3744	9	-
288	104026	47 1F -20% 50V CER DISC	SIEMENS	B374 4	9	-
89	110046	INF 20% 50V POLYESTER	WIMA	MKS2		1
00	104026	470 F \$ 20% 50V CER DISC	SIEMENS	B37449)	-
C91	104026	47 .F -20% 50V CER DISC	SIEMENS	B374.4	9	-
292	102331	330pf 10% SOOV CER DISC	ITT	CDIO		
293	104026	470F 128% SOV CER DISC	ITT	B3744	9	
194	104 026	47nF +50% 50V CER DISC	דדו	B3744	9	
295	101103	10 F 25% 250V CER DISC	ITT	CDIO		1
C 96	150010		UNION CARBIDE	KR33E3	5 <i>,</i>	1
C9 7	100101	100pf 2% 100V CER PLATE	MULLARD	683		-
NOTES.				24.7.84	datror	ELECTRONICS LTD
SUE SHEET 2 FOR LA	ATEST ISSUE			CHECKLD	4200 SINE	SOURCE
LATE				APPROVED DATE	NUMBER 40044	-6 14

DESIGNATOR	DATRON PART No	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USÉD Per Assy
୧୭୫	110042	100 nF 20% 63V POLYESTER	WIMA	CDIO	-
C99	110042	100nF 20% 63V POLYESTER	WIMA	CDIO	-
C100	104026	47n7 -20% 50V CER DISC	SIEMENS	B3744 9	-
C101	104026	470F to SOV CER DISC	SIEMENS	837449	
C102	150020	OUF 20% 25V DIP TANT	UNION CARBIDE	KIOE25	
C103	150020	100 F 20% 25V DIP TANT	UNION CARBIDE	KIOE25	
C104	102478	4 PTF + SPF SOOV CER DISC	ITT	CD 0 8	
C105	104026	470 F +50 % 50V CER DISC	SIEMENS	B37449	-
C106	100102	INF 2% 100V CER PLATE	MULLARD	630	
C107	110042		WIMA	CDIO	
C108	110015	15 PF 20% 63V POLYESTER		MKSZ	1
2109	110041	100F 20% 100V POLYESTER	WIMA	FKSZ	-
C110	104064	12 pr 5% 50Y CER DISC	AVX	SR2IAIZO JAA	1
2111	110042	100nF 20% G3V POLYESTER	WIMA	CDIO	
CI15	102221		ITT	CDIO	-
2113, C114	104026	470F +20% 50Y CER DISC_	177	B37449	
C115	150015	100F 20% 35V DIP TANT	UNION CARBIDE	K10 E 35	-
C116	102478	4p7F + 5% SCOV CER DISC	111	CD08	
2117	100102	INF 2% IOOV CER PLATE		630	-
118	104026	475 -20 50V CER DISC	SIEMENS	B3744 9	-
ens	102338	3p3F 1.5pf 500V CER DISC	ITT	CD08	
C120	104026	47 AF -20% 50V CER DISC	SIEMENS	B37449	-
2121	150023	33, UF 20% 25V DIP TANT	UNION CARBIDE	K33 E 25	3
SOTES	Na (1 1521)6			4200 ·	SINE SOURCE

PESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No USED Per Assy.
C122	150023	33 JF 20% 25/ DIP TANT	UNION CARBIDE	K33E25	-
C123	150020	ICAF 20% 25V DIP TANT	UNION CARBIDE	KIOE 85	
C124	104026	47nF -20% 50V CER DISC	SIEMENS	B37449	
C125	150020	IONE 20% 254 DIP TANT	UNION CARBIDE	KIOE 25	-
C126	150023	35 JUF 20% 25V DIP TANT	UNION CARBIDE	K33E25	
C(27	102220	2277 5% 500V CER DISC	177	CDIO	
C128	104026	470F TEO % SCH CER DISC	SIEMENS	B37449	
C129	150021	22 AF 20% 25V DIP TAN	T UNION CARBIDE	K22E25	
C130	110042	100 AF 20% 634 POLYEST	ER WIMA	MKS2	
C131	100102	INF_10% SOOV CER PL	MULLARD	630	
CIBE		NCT_FITTED			
େ । ଓଡ଼ି	103225	2p2F13-5, F 300V CER DI	SC ITT.	CDOB	1
CI 34	120029	668F 9014 HOCV POLYCAR	(B WIMA	FKC 2	1
			1		
	5 #		4		
				-	: :
					÷
5. 111				· · · · ·	~ -
	STR. A		:	4784 datr	😃 Посставлова с
		1		4200 s	INE SOURCE
4	· · ·			PCB /	
1				400	446 16

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
DI	220010	SI HOT CARRIER DIODE	ΗΡ	HSC HIOOI / IN 6263	4
D2	210091	9VI 400 mW ZENER	MULLARD	BZY88C.9VI	3
D3	210150	15V 400 mW ZENER	MULLARD	BZY88CI5	1
04	210091	9VI 400 mW ZENER	MULLARD	52Y 88C9VI	
D5	213009	ISV SW ZENER	UNITRODE	TVSSIS	4
D6	213009	15V SW ZENER	UNITRODE	TVS5IS	-
D7	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148	14
D8	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148	
D 9	200001	75 mA 75V GP SI DIODE	FAIRCHILD	IN4148	-
DIO	210043	4V3 400mW ZENER	MULLARD	BZY88C4V3	4
DII	200001	75 m A 75V GP SI DIDDE	FAIRCHILD	IN4148	-
DI?	210043	4V3 400 mW ZENER	MULLARD	BZY88C4V3	
DI3	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148	
D14	200001	75 mA 75V GP SI DIODE	FAIRCHILD	IN4148	
DIS	200001	75 mA 75V GP SI DIODE	FAIRCHILD	IN4148	
DIG	210043	4V3 400mW ZENER	MULLARD	BZY88C4V3	
DI7	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148	
DIS	210043	4V3 400 mW ZENER	MULLARD	BZY88C4V3	
DIS	210091	9VI 400mW ZENER	MULLARD	BZY88C9VI	
D20	213011	IVS 250 W ZENER	MULLARD	BZV46-1V5	. 2
D21	200001	75mA 75V GP Si DIODE	FAIRCHILD	IN4148	-
D22	213011	IV5 250mW ZENER	MULLARD	BZV46-1V5	-
D23	200001	15mA 75V GP S; DIODE	FAIRCHILD	IN4148	- 1

	24. /. 84	
SEE SHEET 2 FOR LATEST ISSUE	DRAWN .	TITLE
155	CHECKED	4200 SINE SOURCE
	APPROVED	
DARE	DATE	DRAWING 400446 17 OF 27
CHKU		

1 1 101

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFA PART No.	CTURER'S	No. USED Per Assy.
D24	210056	5VG 400mW ZENER	MULLARD	BZYSSC	:5V6	2
D25	210056	5VG 400 mW ZENER	MULLARD	BZY88C	576	·
D26	213023	6V4 100ppm ZENER	MOTOROLA	IN 457	5	2
D27	213009	15V 5W ZENER	UNITRODE	TVS 515		
D28	220010	SI HOT CARRIER DIODE	HP	HSCHIO	01/IN6263	-
029	220010	SI HOT CARRIER DIODE	НР	HSCHIC	01/IN6263	-
030	213023	6V4 100ppm ZENER	MOTOROLA	IN457	5	-
D31	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148		-
32	200001	75 mA 75V GP Si DiODE	FAIRCHILD	IN4148		-
033	200001	75m A 75V GP Si DIODE	FAIRCHILD	IN4148		
D34	213009	ISV SW ZENER	UNITRODE	TVS515		-
D35	200001	75m A 75V GP SI DIODE	FAIRCHILD	IN4148		
D36	200006	1A GOOV GP SI DIODE	FAIRCHILD	IN400	5	2
237	200006	IA 600V OP SI DIODE	FAIRCHILD	IN4005		
038	220010	SI HOT CARRIER DIODE	HP	HSCHIC	001/IN6263	
39	213012	2VO 250mW ZENER	MULLARD	BZV46	-240	2
D40	210062	6V2 400mW ZENER	MULLARD	BZY880	GV2	2
D4I	210062	6V2 400mW ZENER	MULLARD	BZY 880	6V2	
D42	213012	2VO 250mW ZENER	MULLARD	8ZV46	-270	
NOTES				24. 7. 84	datror	ELECTRONICS LTD
SLE SHEET 2 FOR L	ATUST ISSUE				- 4200 SINI PCB AS	
UATE	· · · · · · · · · · · · · · · · · · ·			DATE	NUMBER 40044	16 18 ^{5HEE1} 2

DESIGNATOR		DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUF PART N	ACTURER'S Ia.	No. USED Per Assy.
QI	*	239092-1	JEIIX2 SELECTED FET		SEE	DRG	IDESE
Q2		250004	SI PNP TRANSISTOR	NATIONAL	2N39	06/7018	7
Q <u>3</u>		250004	SI PNP TRANSISTOR	NATIONAL	2N39	06/1018	
Q4		240006	SI NPN TRANSISTOR	NATIONAL	2N39	04/1018	10
Q5		240006	SI NPN TRANSISTOR	NATIONAL	2N39	04/1018	-
ଦ୍ୱ	*	239092-1	J511X2 SELECTED FET		SEE	DRG	loFSET
97		240006	SI NPN TRANSISTOR	NATIONAL	2N39	04/1018	
Q8		240013	SI NPN TRANSISTOR	NATIONAL	BC184	AC/TO18	5
ଦ୍ୱ		230065	N-CHAN I LIM 4.7mA	SILICONIX	J511		2
Q10			NOT USED				-
Q11		240032	SI NON TRANSISTOR	MOTOROLA	BF 39	3/ 7018	5
QIZ		250004	SI PNP TRANSISTOR	NATIONAL		06/1018	_
Q13		230065	N-CHAN I LIM 4.7mA	SILICONIX	J511		-
214		240006	SI NPN TRANSISTOR	NATIONAL	2N39	04/1018	
Q15		240006	SI NPN TRANSISTOR	NATIONAL		04/ 1018	
Q16		240006	SI NPN TRANSISTOR	NATIONAL	2N39	04/ 7018	_
Q17		240006	SI NPN TRANSISTOR	NATIONAL	2N390	04/7018	
Q18		250004	SI PNP TRANSISTOR	NATIONAL	2N390	06/1018	
219		230001	N-CHAN I LIM 1.4 m A	SILICONIX	J506		3
220		230035	N-CHAN_JEET	TELEDYNE	UI897	JF	28
Q21		230035	N-CHAN JEET	TELEDYNE	UI897	JF	-
Q22		230035	N-CHAN JFET	TELEDYNE	U1897	JF	-
Q23		230035	N-CHAN JFET	TELEDYNE	U1897	JF	
	LATES -	ISSUE			CATE 24. 7. 84 CHECKED APPHINUED DATE	tatra - "" 4200 SIN PCB /	ASSY

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Pur Assy.
Q24	230035	N-CHAN JEET	TELEDYNE	U1897 JF	
Q25	230035	N-CHAN JFET	TELEDYNE	U1897 JF	
Q26	230035	N-CHAN JFET	TELEDYNE	U1897 JF	-
Q27	230035	N-CHAN JFET	TELEDYNE	U1897JF	-
Q 28	230035	N-CHAN JET	TELEDYNE	U1897JF	
ଦ୍ୱះ୨	239060-1	N-CHAN DUAL JEET + R41	DATRON	VCRII (COLOUR) + H8	1
Q30	260060	334 CURRENT SOURCE	NATIONAL	LM334H	1
<u>Q31</u>	240043	TRAN NPN - RESERVE STOC	K) MOTOROLA	2N3904	5
Q 32	230035	N-CHAN JEET	TELEDYNE	UI897JF	-
Q33	230035	N-CHAN JFET	TELEDYNE	U1897JF	-
234	230035	N- CHAN JEET	TELEDYNE	UI897JF	-
Q35	230035	N- CHAN JEET	TELEDYNE	U1897JF	
२ ३६	230035	N-CHAN JEET	TELEDYNE	U1897JF	-
Q37	230035	N-CHAN JEET	TELEDYNE	UI897JF	
Q 38	230035	N-CHAN JEET	TELEDYNE	U1897JF	-
Q39	230035	N- CHAN JEET	TELEDYNE	U1897JF	-
240	230035	N-CHAN JFET	TELEDYNE	UI897JF	
R <u>41</u>	230046-1	N-CHAN DUAL JEET		SEE DRG-	1
Q42	230001	N-CHAN I LIM 1.4 mA	SILICONIX	J 506	-
Q43	230001	N-CHAN_I LIM 1-4 mA	SILICONIX	J506	-
Q44	240043	TRAN NPN - (RESERVE STOCK	MOTOROLA	2N3904	
Q45	250001	SI PNP TRANSISTOR	NATIONAL	BC214/TO18	3
ବ୍ୟତ	250001	SI PNP TRANSISTOR	NATIONAL	BC214/T018	
	ATLOT ISSUE			24.7.84 10	E SOUR

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
Q47	230035	N-CHAN JEET	TELEDYNE	U1897JF	
२४४	230035	N-CHAN JEET	TELEDYNE	UI 897JF	
Q49	230035	N-CHAN JEET	TELEDYNE	UI897JF	
250	230035	N-CHAN JEET	TELEDYNE	U1897JF	-
Q51	230035	N-CHAN JEET	TELEDYNE	U1897JF	
252	230035	N-CHAN JEET	TELEDYNE	UI897JF	
Q53	230035	N-CHAN JEET	TELEDYNE	U1897 JF	-
Q54	250004	SI PNP TRANSISTOR	NATIONAL	2N3906/ TOI8_	
Q 5 5	240017	SI NPN DUAL TRANSISTOR	NATIONAL	LM 394	6
Q56	240017	SI NPN DUAL TRANSISTOR	NATIONAL	LM394	-
Q57	240017	SI NPN DUAL TRANSISTOR	NATIONAL	LM394	
Q 58	240017	SI NPN DUAL TRANSISTOR	NATIONAL	LM394	
Q59	240017	SI NPN DUAL TRANSISTOR	NATIONAL	LM 394	-
Q 60	240017	SI NPN DUAL TRANSISTOR	NATIONAL	LM394	
୍ କର।	230050	N-CHAN ILIM 2.4mA	SILICONIX	J508	<u>l</u>
Q62	240013	SI NPN TRANSISTOR	NATIONAL	BC184C/TO18	
Q63	240013	SI NPN TRANSISTOR	NATIONAL	BC 184C/ TO18	
Q64	240013	SI NPN TRANSISTOR	NATIONAL	BC184C/T018	
Q65	240013	SI NPN TRANSISTOR	NATIONAL	BC184C/TO18	
Q66	230042	N-CHAN ILIM 3.0mA	SILICONIX	J509	. 6
Q67	230035	N-CHAN JEET	TELEDYNE	U1897JF	
Q68	230035	N-CHAN JEET	TELEDYNE	U1897JF	-
ଦ୍ୱ୍ରେ	230035	N-CHAN JEET	TELEDYNE	U1897JF	
NOTES. SEE SHEET 2 FOR	LATEST ISSUE			GRAWN 1. TITLE 42	00 SINE SOURCE
1 С.3 DATE С ікр				APPHOVED OR AWAY	400446 21 OF

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACT PART No.	TURER'S	No. USED Per Assy
Q70 -	240006	SI NPN TRANSISTOR	NATIONAL	2N3904	1/TOI8	-
Q7I	250008	SI PNP TRANSISTOR	NATIONAL	BC214C	/1018	2
Q72	250008	SI PNP TRANSISTOR	NATIONAL	BC214C	/1018	-
Q73	230042	N-CHAN I LIM 3.0mÅ	SILICONIX	J50 9		
Q74	230003	N-CHAN JEET	TELEDYNE	U1899J	F	<u> </u>
Q75	240006	SI NPN TRANSISTOR	NATIONAL	2N3904	1/1018	
Q76	239059-1	N-CHAN DUAL JET KIT	DATRON	VCRII	SAME COLOUR	KIT
Q17	239059-1	N-CHAN DUAL JEET KIT	DATRON	VCRII J		
Q78	240032	SI NPN TRANSISTOR	MOTOROLA	BF 393/	TO18	·
Q79	240032	SI NPN TRANSISTOR	MOTOROLA	8F 393/	8107	-
080	240032	SI NPN TRANSISTOR	MOTOROLA	BF 393/	TO18	-
<u>ସ</u> ିଥି । ସିଥି	240032	SI NPN TRANSISTOR	MOTOROLA	BF 393/	1018	-
082	230042	N-CHAN I LIM 3.0mA	SILICONIX	J509		-
Q83	240001	SI NPN TRANSISTOR	NATIONAL	BC184/	T018	2
Q84	230042	N-CHAN I LIM 3.0 mÅ	SILICONIX	J509		-
085	250001	SI PNP TRANSISTOR	NATIONAL	BC214/	1018	-
Q86	240031	SI NPN TRANSISTOR	MOTOROLA	BDI39		2
Q87	230042	N-CHAN I LIM 3.0 mA	SILICONIX	J509		-
Q88	240006	SI NPN TRANSISTOR	NATIONAL	2N3904	1 / TOIB	
089	230042	N-CHAN I LIM 3.0 mA	SILICONIX	J50 9		
090	250004	SI PNP TRANSISTOR	NATIONAL	2N 3900	6/1018	
991	240001	SI NPN TRANSISTOR	NATIONAL	BC184 /	1018	
Q92	250004	SI PNP TRANSISTOR	NATIONAL	2N390	6/ TO 92	-
NOTES.				24. 7. 84	datron	ELECTRONICS LTD
SEE SHEET 2 FOR	LATEST ISSUE				= ^{111.6} 4200 SIN PC.B.	ASSY
				DATE	DRAWING 40044	6 22 OF

Lt SIGNATOR	DATRON PART No	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
Q93	240031	SI NPN TRANSISTOR	MOTOROLA	BD139	
ଦ୍ୱ94	250031	SI PNP TRANSISTOR	MOTOROLA	BDI40	1
			· · · · · · · · · · · · · · · · · · ·		
MI	280101	DUAL BCD/BINARY COUNTER	MOTOROLA	MC145698CP	3
M2	280057	BCD UP/DOWN COUNTER	MOTOROLA	MC 14 5 10 8 CP	1
M3	280008	QUAD 2 1/P NAND	MOTOROLA	MC14011 BCP	
M4	280011	DUAL D FLIP-FLOP	MOTOROLA	MC14013BCP	2
M 5	280101	DUAL BCD/BINARY COUNTER	MOTOROLA	MC 14569 8CP	-
MG	280076	8 CHANNEL AN MUX	MOTOROLA	MC 14051 BCL	2
M7	280079	QUAD 2 1/P OR	MOTOROLA	MC14071 BCP	
M8	280076	8 CHANNEL AN MUX	MOTOROLA	MC 14051 BCL	
M9	280101	DUAL BCD/BINARY COUNTER	MOTOROLA	MC14569 BCP	
MI0	280025	QUAD ANALOG SWITCH	MOTOROLA	MC 14066 BCP	1
MII	260073	411 OP AMP	NATIONAL	LF4IICN	
M12	280125	PHASE DETECTOR	NATIONAL	MM74C932N	
MIB	280011	DUAL D FLIP-FLOP	MOTOROLA	MCI4-013 BCP	_
MI4	280080	HEX SCHMITT TRIGGER	NATIONAL	MM74CI4N	2
M15	260074	LHOO32C FAST FET OP AMP	NATIONAL	LH0032 CG	1
NOTES	ATLS! ISSUE			онами IL. Посе 420	CO SINE SOURC
Alt				GATE DRAWING	

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.	
M16	260076	CURRENT MIRROR 1:1	TEXAS	TLOIICLP	5	
M17	2900 90	7× DARLINGTON DRIVER	SPRAGUE / EXAR	ULN2002A XR2202CP	4	
M18	260076	CURRENT MIRROR 1:1	TEXAS	TLOIICLP	_	
MIS	260046	2525 OP AMP	HARRIS	HA32527-5		
M20	290090	7 × DARLINGTON DRIVER	SPRAGUE / EXAR	ULN2002A / XR2202CP	-	
M21	280080	HEX SCHMITT TRIGGER	NATIONAL	MM74CI4N	-	
M22	260046	2525 OP AMP	HARRIS	HA 32527-5	-	
M23	260046	2525 OP AMP	HARRIS	HA 32527-5	-	
M24	260046	2525 OP AMP	HARRIS	HA 32527- 5	-	
M 25	260046	2525 OP AMP	HARRIS	HA 32527 - 5	-	
MZG	260076	CURRENT MIRROR 1:1	TEXAS	TLOII CLP	3	
M27	260076	CURRENT MIRROR 1:1	TEXAS	TLOII CLP		
M 28	290090	7× DARLINGTON DRIVER	SPRAGUE / EXAR	ULN 2002A / XR 2202CP	-	
M29	280035	BCD/DECIMAL DECODER	MOTOROLA	MC14028 BCP	1	
M 30	260046	2525 OP AMP	HARRIS	HA32527-5		
M31	260046	2525 OP AMP	HARRIS	HA32527-5	-	
M 32	260057	5534 OP AMP	SIGNETICS	NE 5534N	1	
M 33	290090	7 X DARLINGTON DRIVER	SPRAGUE / EXAR	ULN2002A/XR2202CP	-	
M 34	290000	NPN TRANSISTOR ARRAY	RCA	CA3083F	2	
M35	260042	5532 DUAL OP AMP	SIGNETICS	NE 5532 N	2	
M3G	280023	QUAD 2 1/P NOR	MOTOROLA	MC 14001 UBCP		
M37	260078	DUAL COMPARATOR	NATIONAL	LM393 AN	1	
M 38	280126	DA CONVERTER	ANALOG DEVICES	AD 7527 KN	1	
NOTES	17 ST (SSI/E			24. 7. 84 datron 4200 sin PCB A	NE SOURCE	
DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTU PART No.		io. USED er Assy.
------------	--------------------	------------------------	---------------------------	--	------------------------------------	----------------------
M39	260033	5V VIDA REGULATOR	MOTOROLA	MC78L05	АСР	
140	290000	NPN TRANSISTOR ARRAY	RCA -	CA 3083 F		
M41	260042	5532 DUAL OP AMP	SIGNETICS	NE 5532 N	1	-
M42	280127	10-BIT MULTIPLYING DAC	ANALOG DEVICES	AD 7533J	N	2
M43	280127	10-BIT MULTIPLYING DAC	ANALOG DEVICES	AD7533JI	N	
M44	260046	2525 OP AMP	HARRIS	HA 32527	-5	
M45	260027	714 OP AMP	FAIRCHILD	JIA 714 HC		<u> </u>
M46	260046	2525 OP AMP	HARRIS	HA 325 27	-5	
M47	260046	2525 OP AMP	HARRIS	HA 32527-	•5	-
M48	260046	2525 OP AMP	HARRIS	HA 32 5 27 -	5	·
M49	260049	319 DUAL COMPARATOR	NATIONAL	LM3I9N		1
M50	260076	CURRENT MIRROR 1:1	TEXAS	TLOII CLP		
RLI	330012-3	RELAY REED IA GUARDED	HAMLIN	HE 721 A 513		8
RL2	330012-3	RELAY REED IA GUARDED	HAMLIN	HE721A 51		
RL3	330012-3	RELAY REED IA GUARDED	HAMLIN	HE 721 A 51.		
RL4	330012-3	RELAY REED IA GUARDED	HAMLIN	HE 721A 51		
RLS	330012-3	RELAY REED IA GUARDED	HAMLIN	HE 721 A 51		
RLG	330012-3	RELAY REED IA QUARDED	HAMLIN	HE721A51	54	
NOTES.	LATEST ISSUE			DATE 24, 7. 84 DRAWNT CHECKED	datron . 4200 SINE : PCB ASS	
E L O				APPROVED 0	HAWING 400446	25 OF 2

1.00 T 10 D

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFAC PART No.	TURER'S	No. USED Per Assy.
RL7	330012-3	RELAY REED IA GUARDED	HAMLIN	HE 721 A	5134	
RL8	330012-3	RELAY REED IA GUARDED	HAMLIN	HE72IA	5134	
1	370003	IMH 402 RF CHOKE	SIGMA	SCIO		2
_1	370001	100H 0.85 & RF CHOKE	PLESSEY	58/10/0	011/10	6
3	370001	10.4 0.85 & 37 CHOKE	PLESSEY	58/10/0	011/10	-
4	370001	IONH OBSD RE CHOKE	PLESSEY	58/10/0	011/10	
LS	370001	IONH 0.85 & RF CHOKE	PLESSEY	58/10/0	011/10	-
LG	370001	10,0 H 0.85 & RE CHOKE	PLESSEY	58/10/0	011/10	-
L7	370026	LUH BEOMA CHOKE	SIGMA	SCIO		1
L8	370003	IMH 403 RF CHOKE	SIGMA	5610		-
L9	370001	10µH_0.85.2 RF_CHOKE	PLESSEY	58/10/ 0	0011/10	-
	410171-8	PCB				1
	450450-1	HEATSINK				
	540002	22 SWG BTC WIRE				AIR
	512999	7/.2 PTFE WIRE				A/R
	602 001	FSV_TERMINAL	MOLEX	02-04	-5114	. 6
	605059	8 WAY DIL SOCKET	JERMYN	J23- !i	3008	17
	605060	14 WAY DIL SOCKET	JERMYN	J23- 18		9
	605061	IG WAY DIL SOCKET	JERMYN	J23- 19	3016	15
NOTES				24. 7. 84	datru	LECTRONICS LTD
SLE SHEET 2 FOR	LATEST ISSUE			DRAWN .	= ^{1.7} 4200	SINE SOURC
1 1) A E	· · · · · · · · · · · · · · · · · · ·				NUMBER 4004	146 26 ³⁴⁶⁶

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
	605065	28 WAY DIL SOCKET	JERMYN	J23- 18028	1
	604.046	3-WAY .I" PCB PLUG GD.R	MOLEX	22-10-2031	2
	611016	M3×8mm POZIPAN STEEL	ZN PL		2
	611025	M3×16mm POZICSK STEEL	ZNPL		1
	612026-1	M3 × 6mm STANDOFF	DATRON	SEE DRG	1
	613005	M3 INT SHAKEPROOF			2
	615002	M3 FULL NUT STEEL ZN.PL.			2
	620003	SOLDER PIN	HARWIN	HEIOS ADI	3
	620007	TEST POINT TERMINAL	MICROVAR	TYPE CBO	32
	630024	STEATITE BEAD IG SWG	PARK ROYAL PORCELAIN	Nº Z	8
	630107	BRASS STRIP 15-5 X .38mm	RIGHTON	CZ108 1/2H	A/R
	630120	PCB EJECTOR (YELLOW)	RICHCO	CBE	2
	900003	HEATSINK COMPOUND	RS	554-311	A/R
	920089-1	HEATSINK TO-220		SEE DRG	2
	920149	HEATSINK TO8	SCURIAU	TXBF 2-050-033B	1
	605124	IO WAY SOCKET STRIP	AUGAT	510 - AG 910	1/3
	605127	2 WAY . I" SHORTING SKT	ASSMANN	AKSPL-G	2
	530001	20MM RUBBER SLEEVE.	HELLERMANN.	H15 x 20.	- 1
	540006	1/0.4 PTE BLACK WIRE		BSGZIO TYPE A	A/R
	630243	GLASS BEAD 2.4% ×0.8% ×1.8	MANSOL (PREFORMS)	M5363B/3	. 62
	300004	SILICONE RUBBER	RS.	555-558	A/R
	420098	LABEL SERIAL NO	RS	554-793	1
	420112-1	LABEL SSD WARNING		SEE DRG	

												24. 7. 84	L		BONICS LTD
SEE SHE	FT 2 FOR	LATEST	ISSUE			 		,	·		1	DRAWN	TITLE	200 SINE S	011005
155						 			ļ			CHECKEU	1 -	PCB ASSY	UURCE
						 			·			APPROVED	OBAWING		·
1.1+KD						 						DATE	NUMBER	400446	27 27
,		•	· ·	L	·	 L	·	•			1		d		

L.D.4.008		ац (ная в (ная в в 1 со (раз в со в 1 со (раз в со (раз в со) (раз 1.0 3099 17.1038 NS	3244				-																					1			
a la terre de		SHEEP NO SOLE								16	sic .	ii E Vi	5.0N																		
	LP400844 DA400844		0-1-1	1.2 1.2							-					-		-	_				-			-				-	
				· · ·			-				_					·															
APLAN Transf	DC400844	1	0		-	• • • • • •					-		-	- -								_ _		_						-	
!		2 3	1.0 1.0		_			-					- -	-		- -							_								
	n –	4	0				-				- -								-				-	~ .	-			-			
	ม 	5 6	1.0 -								_				-	- -									-		.				
11.51 11.51 11.51 11.51 11.51 11.51 11.51 11.51 11.51 11.51	PT400844																														
	410172		11.0			-	_		-																	-					
	LES HIG CHA	NGE TO THANGE		, ,			C) L			21	UR UA 17	520	5 38	(180) 49 20 20	5 (- 3)	-F CA			11766	ΑC			B.,	155	ЯĮ		40	** *0 S 		

DESIG PART 5	0 PESCRIPTION	CRIDE MADER	MANUP SAPIT DIMOUS		
R2 000322 33 000101 34 011001 R5 011203 R6 014021	1 865 0F 162 16 107W 1 865 0F 1008 56 105W 1 865 MF 1008 56 105W 1 865 MF 1008 18 112W 5045M 1 865 MF 4602 16 112W 5045M	NACHM DECHM H LEWORTHY H LEWORTHY H LEWORTHY	1997年11 1977年5日 19月1日 1月月1日 1月月1日 1月月1日	5 1.5 A 65 A 84 A 85 A 85	
P9 014021 R10 000104 R11 000104 R12 000104 R12 000104 R13 011003	RES MF 4802 18 .13W 50FFM RES OF 100K 58 .35W RES OF 100K 58 .25W RES OF 100K 58 .25W RES MF 1008 18 .35W	H LEWORTHY DELEM DELEM DELEM H GEVORTHY	887 09820 19820 19840 19840 19870		-
R14 011007 R15 090138 R16 000100 R17 000100 R18 080144	 PES ME 100F 13 .11% FORTH RES FL SET 10K + 10% RES CF 10R 5% 25W RES CF 10R 5% 75W RES FL 178R1 0.13 	HOLIWORTHY VISHAY HANR HEORM HEORM VISHAY WAR	HPC THE LES TFFOL TFFOL SINCE	A DA A 20 A 20 A 20 Ka	** ** *
R19 080144 R20 080145 R21 080143 R22 080143 R22 080143 R23 080143	RES FL 178R1 0.13 RES FL 312R2 0.13 RES FL 312R2 0.13 RES FL 312R2 0.18 RES FL 312R2 0.18 RES FL 101R 0.18	VISHAY MAHU VISHAY MAHU VISHAY MAHU VISHAY MAHU VISHAY MAHU VISHAY MAHU	SJ 901. 31 931. 31 931. 21 931. 31 931. 31 931.		
R24 000101 R25 000330 R26 000121 R27 000103 R38 000104	RES OF 120R 5% .25W RES OF 39R 5% .25W RES OF 30R 5% .25W RES OF 100R 5% .25W RES OF 10 K 5% .05W	SECHM SECHN SECHN SECHM SECHM SECHM	12 F94 0 F 12 F94 0 F 12 F94 0 S 12 F94 0 S 12 F94 0 S 12 F94 0 S	5 25 5 85 6 85 7 85 8 85 8 85 8 85	
R09 000104 R30 000103 R31 011002 R32 000101 P33 000390	RES OF 1008 07 1008 RES OF 108 53 1050 RES ME 1000 14 1120 1000 RES OF 1008 18 1000 RES OF 309 53 1000	DAR BAN MECHAN HECHAN HECHAN MECHAN MECHAN	iffed Types Theo Types Types Types		
R34 000101 R36 500101 R37 011002 R37 011002 R39 018451 R39 000104	- PES OF 1000 5858 RES OF 1000 5359 RES OF 1007 1359 RES OF 1007 13570 RES OF 1007 53559	447-000 1450-040 1451-040 1451-040-06000 1450-040 1450-040	1078-25 19-905 9840 9840 1992 1		1
R40 000104 R47 011001 R48 000220 R50 016810 R51 000103	 PES OF 100% SA 25W RES MF 1600 18 .104 (19FM) RES OF 22R 58 204 PES MF 65H 18 12W 3 6FM RES OF 108 58 25W 	NECOM HDLESSTREN HDLESSTREN HDLESSTREN HDLESSTREN HDLESSTREN HDLESSTREN	LEPPICE HPCC DEPICE HBCC CERCE		
R52 000103 R53 000472 R54 011001 R63 000105 R64 000103	PO DESCRIPTION 1 9ES OF 100 F 325W PES OF 100 F 325W PES WF 1400 F 325W PES WF 1400 F 325W PES WF 1400 F 325W PES WF 1400 F 325W PES WF 4802 F 312W F0FFM PES WF 4802 F 312W F0FFM PES WF 4802 F 312W F0FFM PES CF 100K F 325W PES CF 100K F 325W PES CF 100K F 100K F 100K PES CF 100K F 100K PES CF 100K F 100K PES CF 100K F 100K PES CF 100K F 100K PES CF 100K F 100K PES FL 120H 0.13 RES CF 100K F 325W RES CF 100K F 325W<	NETHM NETHM NETHM NETHM NETHM	26/200 197225 1880 197927 26725	N 64 N 67 N 12 N 12 N 12 N 12	

patha portexector de la ser centra de la companie de la ser la companie de la ser de la ser la companie de la s

DESIG UNET DE L'ETTROSCOLE	a Britan Miyany	MARK - 10 E. 00091.3	nizare de la visita e construit.
B+1 CPU-F BEC CPU-F CPU	119 - 444 119 - 144 119 - 144 119 - 444 119 - 444 119 - 444		
Bits Field Jits Jits <t< td=""><td>411 - 414 611 - 444 611 - 444 612 - 444 613 - 444 614 - 444</td><td></td><td></td></t<>	411 - 414 611 - 444 611 - 444 612 - 444 613 - 444 614 - 444		
# 100 ## 100 ## 100 ## 100 # 400 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 # 100 <th# 100<="" th=""> <th# 100<="" th=""></th#></th#>	1. 494 2. 494 3. 2. 49 3. 2. 49 1. 49 1. 49 1. 49		
PM1 C S PM5 C S PM5 C S </td <td>411 日本 411 日本 1月11日 1月111 1月11 1月1111 1月1111 1月1111 11111 111111</td> <td>75 294 1929 - 201 1920 - 201 1920 - 201 1920 - 201 1920 - 201</td> <td>ム (1)20 (1) 20 (1)20 (1)20 (1)20 20 (1)20 (1)20 (1)20 (1)20 20 (1)20 (</td>	411 日本 411 日本 1月11日 1月111 1月11 1月1111 1月1111 1月1111 11111 111111	75 294 1929 - 201 1920 - 201 1920 - 201 1920 - 201 1920 - 201	ム (1)20 (1) 20 (1)20 (1)20 (1)20 20 (1)20 (1)20 (1)20 (1)20 20 (1)20 (
R31 000283 BES 0124 0104 0104 R04 000203 2007 1017 1017 1017 R05 000203 2007 1017 1017 1017	100 100 100 100 100 100 100 100 100 100 100 100 100 100	000440 000000 000000 000000 000000 000000	A EA '
802 214493 PEG 174121 - 70 804 90215 PEG 17410 - 70 804 90215 PEG 1803 - 70 804 90215 PEG 180 805 901031 PEG 180215 - 70 84 904711 PEG 180 180	1913 - 19184 1927 - 1914 1928 - 1914 1928 - 1914 1928 - 1914	1176-111 2019-111 116-101 116-101 116-101 116-101	
P37 412771 P50 MM (24, 35, 44, 170) R04 411 M7 RED MS (24, 35, 14, 170) R14 41211 PF3 MM (24, 171) R15 412411 PF3 MM (24, 171) R14 41211 PF3 MM (24, 171) R15 414417 RED S 444673 R14 444173 RES S 444673	 E. J. 176, 2011 (1999) R. 17, 276, 499 (1999) E. 176, 2014 (1999) E. 177, 2014 (1999) E. 177, 2014 (1999) E. 177, 2014 (1999) 	11日 1月1日 (1月1日) (1月1日日) (1月1日日)	
211. 0.15.00 PES 20.000 PES 20.0000 PES 20.0000 PES 20.0000 <td>5. 1. 100 (2019) 10. 1. 100 (2019) 10. 100 (2019) 10. 100 10. br/>100 100 100 100 100 100 100 100</td> <td>14²⁷⁻⁷⁵ 15-77 15-76 15-77 15-77 14-77</td> <td></td>	5. 1. 100 (2019) 10. 1. 100 (2019) 10. 100 (2019) 10. 100 10. br>100 100 100 100 100 100 100 100	14 ²⁷⁻⁷⁵ 15-77 15-76 15-77 15-77 14-77	
R107 0001.4 2003 TT 1208 VET1. " R109 314610 PEP ME 4648 1% 1.25 COTTM R109 00470 RES 07 47P 7% 120 P117 020074 RES 07 47P 7% 120 R111 000471 PE3 TS 1708 7% 17W	HE FEMILE HE COWER HE MUTSHEE - LEADN MUTSHEE - LEADN MUTSHEE	1901 1990 1999 (17) 50 - 10 1997 (17)	AA 1 A -4% 1 A 4% 1 A 4% 1 A 4% 1

DESTS	PART DC	LEADERSIN N	EPIDE MADE	MARGER FART OF MORE	11.507	n na generation i sensi and The generation
R111 R113 R113 R114 R114		ADS BL RED 1999 - 126246 RES MF 4046 10 1100 FFFM RES XX 1194 ST 11214 RES KT 1294 ST 11214	AITEAN MAGE	REE 1000 1071 2010 - 11 2015 - 11 2015 - 11 2015 - 11 2010 - 11 20	A A A	01 87 82, 4 77, 1 83, 1
8120 8121 9322 P122 F122	180075 090148-1 066113 685075 085133	REF FL 105 15 1000 PE3 MF SEP F1909-10 FE3 TT 105 10710-10 PE3 TL 107 10 1070 PE3 TL 107 10 1070	V LEMAA MADN FATRE U DE TERCH V LERA MANNE V LERA MANNE V LEMA EXAMI	3047 Regiment Regiment Regiment Regiment		EA 1 12 13 14 15 15 15 15 15 15 15 15 15 15 15 15 15
2125 2128 2128 2145 2145 214	利用品でご 新行行会で見 利用の通信会 人の行行の計 した、自然で	PAG IX IPP 14 11/24 ABS IV 27-P 74 11/5W PBS IP 44 12 - 12 5W PWW IV 27-P 44 12 - 12 54 PWW IV 27-P 44 12 - 12 54	2000) 2012 - 20 2010 - 2010 2010 - 2010 2010 - 2010	1997 - 1997 1999 - 1997 1999 - 1997 1999 - 1997 1999 - 1997	÷ t A	
		81	1997 - 989 1917 - 889 1917 - 1917 - 91 1917 - 1917 - 91	igna, st stagar tagtit	*. *.	
		844 8. 1.8838 1.8838 1.883 2835 383 383 8.1125 8748 1.883 8.1125 8748 1.894 8.1125 1845 1.894 8.1125 1845 1.894 8.1125				
			1000000 10000000 1000000 100000 10000	н Калана Мар 29		
-						

				···· · · · · · · · · ·		
0ES14 P	PART NO	2E502199114	CARRENANCE	MARRIE AN LORMBER		THE LOW AND DN LEADN DAD
C19 1 C20 1 C21 1 C22 1	10020 101026 104026 104026	CAP OF 1.199 208 207 CAP OF 1.99 -008 0.7 207 CAP OF 1709 -008 -0.8 207 CAP OF 1709 -008-008 207	2774 7 1 EMEND 5 1 ENELTS 7 1 EMEDTS	10.011+M2.05 21374-40 23374-40 2374-40	4	EA 8 EA - EA A -
024 1 025 1 026 1 027 1 028 1	1 04026 1 00025 1 00025 1 04026 1 04026	CAP CD 17NF +5.3-103 507 CAP CD 17NF +5.3-01% 507 CAP CD 17NF +5.3-01% 507 CAP CD 17NF +1.4 577 CAP CD 47NF +1.4 577 CAP CD 47NF +5.3-078 507 CAP CD 47NF +5.3-078 507 CAP CD 47NF +5.3-078 507 CAP CD 17NF 203 257 CAP CD 10F 203 257 CAP CD 10F 203 257 CAP CD 10FF 203 257 CAP CD 10FF 203 257	CLECTONO ABUDECNE ABUDECET FIEMENS AIEMENS	831143 M28492618 M28472018 B37449 B37449	A A	824 925 825 825 826 -
029 1 030 1 031 1 032 1 033 1	104026 150020 150020 150020 150020 150020	CAP CD 47NF +508+018 504 CAP CT 101F 208 284 DAP CT 101F 208 207 CAP CT 10F 208 207 CAP CT 10F 208 207 CAP UT 101F 208 207	HIEMEAIS ANX ANX ANX ANX ANX	837449 TAPIONIST TAFION2ST TAFION2ST TAFION2ST TAFION2ST	А Л Л	EA - 84 - 85 - 85 - 85 - 85 -
C35 1 C36 1 C10 1 C12 1	101026 104026 104026 104026	DAP 00 1010 -508-208 500 CAP 00 1716 -508-208 500 CAP 00 4716 -508-208 500 CAP 00 4716 -508-208 500	SIEMENS SIEMENS SIEMENS BIEMENS	237449 337449 837449 837449 237449		EA - EA - EA -
C43 1 C44 1 C45 1 C46 1 C47 1	104026 102470 150020 150015 150015	CAP OF 1000 -50%-20% 000 CAP OF 1000 5% 5000 CAP DT 1000 20% 550 CAP DT 1000 20% 550 CAP DT 1000 20% 550	21EMENS BROX AVX AVX AVX	237419 20107847867868788599 7A8108258 TA8108258 TA8108258 TA8168458	4 4 4 A	0.5 - EA 11 EA - EA - EA - EA -
C18 1 C49 1 C50 1 C51 1 C52 1	101103 102100 100330 100330 150006	CAP CD 1000 - CL-2000 3507 CAP CD 10005 CC4 5007 CAP CF 2305 28 1007 CAP CF 2305 28 1007 CAP CF 2305 28 1007	PECF 25.3 PHILIPS 	CD10831 WHOSTE, SE250 CD490010PCMSCR/SE30 2012 683 34339 2022 683 34339 TAT10 CNLCE	A A	HA - EA - EA E EA E EA 1
C53 1 C54 1 C55 1 C56 1 C56 1	150021 150020 150020 150024 102338	CAP ET 1900 208 160 CAP ET 1900 208 250 CAP ET 1900 208 250 CAP ET 1900 208 260 CAP ET 4900 268 160 CAP CD 3030 - 5000 5000	AVX AVX AVX PETE	DARATRIAF TARISHET TARISHET STARISH SDUBA MARADSSOR/SF105	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	EA 2 52 - 64 - EA - EA 1
C62 3 C64 1 C65 1 C66 1 C66 1	102150 102470 102470 102470 102470 102470	CAP CD 15FF 1/8 5007 CAP CD 15FF 5% 5007 CAP CD 17FF 5% 5007 CAP CD 17FF 5% 5007 CAP CD 17FF 5% 5007	EECK NECK RECK RECK RECK	CL98CGLSPLKSOR/SX500 CD101HH TPOMSCR/SX500 CD101HH TPOMSCR/SX500 CD101HH TPOMSCR/SX500 CD101HH TPOMSCR/SX500 CD10TH4 TPOMSCR/SX500	Α Α Α Α Α	EA 1 EA - EA - EA - EA -
068 1 069 1 070 1 071 1 072 1	100330 190330 102470 102470 102470 102470	CAP CP 33PF 2% 1907 TAP CP 33PF 2% 1907 CAP CD 57PF 3% 5907 CAP CD 47PF 3% 5907 CAP CD 47PF 5% 5907	PHILIPS PHILIPS BECK BECK BECK	2222 653 34339 2222 653 34339 CD10TH47POMSCR/SK500 CD10TH47POMSCR/SK506 CD10TH47POMSCR/SK509	A A A	EA - EA - BA - EA - EA -

ATRON =====	INSTRUMESI	IS LYD PAPTS LIST CS-Feb-20	1680: ASSY AC FOR 4	708 DR	G NO: LP400844-1	BDVE 2 PATE REE
		DESCRIPTION	FRINC MANUE	MANUE PART NUMBER	CLASS UM QUANTITY	CHANGES
73 74 75 76	102470 102470 102470 102470 102470 .102470	CAP ID 472F 5% 5307 CAP CD 472F 5% 5307 CAP CD 472F 5% 5307 CAP CD 472F 5% 5307 CAP CD 472F 5% 5307	BRCX BRCX BRCX BRCX BRCX	CE1011479CMSCR/SK50 CD10TH47POMSCR/SK50 CD10TH47POMSCR/SK50 CD10TH47PCMSCR/SK50 CD10TH47PCMSCR/SK50 CD10TH47PCMSCR/SK50	0 A EA - 0 A 00A - 0 A EA - 0 A EA - 0 A EA -	
78 79 80 81 82	100330 101103 102100 100471 100471	CAP OF 300F 0% 1007 CAP OD 100F -00-90% 2507 CAP OD 100F 70% 5007 CAP OP 1000F 10% 1007 CAP OP 1000F 10% 1007 CAP OP 4000F 10% 1007	PHILIPS DECK PROF PHILIPS PHILIPS PHILIPS	2222 683 34339 021083100050205805 7D08031000MSTR/5859 2222 630 19471 1222 630 19471	ЕА - 9 ША - 9 А СА - ЕА 2 ША -	
97 94 85 96 97		DAP DE 1016 -503-003 500 CAP DE 1016 -503-003 500 CAP DE 1016 -503-003 500 CAP DE 1016 -503-003 500 CAP - 1015 F1TTED				
88 89 90 91 92	102222 140063 102103 102221 1022473	CAP ID 200F 20% 5007 2A0 EP 608F 3% 507 CAP CD 100FF 20% 5007 CAP CD 200FF 20% 5007 CAP CD 200FF 1% 5007	BECK MIMA BECK BECE BECE	CD10K20CN2MSCR/SK50 FKF2 CD10WK100FMSCR, SK50 CD10DL220FASCR/SK50 CD10TH47POMSCR/SK50	0 A EA 1 EA 1 0 A EA 1 0 A EA 1 0 A EA 1 0 A EA -	
76 97 98 1 2	150025 100330 100473 213006 213006	CAP DT BUSY LOW SFA CAP CP HETE 28 1000 CODE CP HETE 28 1000 DICES CN 50 50 DICES CN 50 50	AIX SHULIFS SHULIFS SHULTRODE UNITRODE	TAF3P3M35F 2022 683 34339 3222 683 09478 7V5505 TV5505 TV5505	A EA 1 GA - GA 1 BA 2 BA -	
3 4 5 6 7	213012 213012 200008 200008 200008	DIODE VR 1VO 250mW DIODE VR 3VO 250mW DIODE DP 200mA 125V DIODE DP 200mA 125V DIODE GP 200mA 125V	PHILIPS PHILIPS FAIRCHILD FAIRCHILD FAIRCHILD	82046-000 82046-200 10458A 10458A 20458A	ΩΛ 3 ΞΛ - Λ ΕΛ 30 Λ ΕΛ - Α ΕΛ -	
8 9 10 12 13	2000C8 213022 213022 213022 213022 213022	DIODE GE 200mA 105V DIODE ON 14V 5W DIODE ON 14V 5W DIODE ON 14V 5W DIODE ON 14V 5W	EAIRCHICD FHITPCCE FNIIPCCE UNIPCCE UNIPCCE UNIPCCE	1N458A TMS510 TMS510 TMS510 TMS510 TMS510	Λ ΕΛ - ΕΛ 4 ΕΛ - ΕΛ - ΕΛ -	
14 15 16 17 20	213009 213009 200002 210200 200001	BIODE EN 154 5W DIODE EN 157 5W DIODE GRIIA 504 DIODE GRIIA 504 DIODE GRIIA 704	INITRODE INITRODE FAIRCHILE FNILIPS FAIRCHILE	TVS515 TVS515 1:44001 PCX79CC0 1:04143	2007) EAR A EAR EAR EAR	
21 20 23 24 25	200001 200001 200008 200001 210130	DIODE GF TSMA 15V DIODE GP TSMA 15V DIODE GP 200MA 125V DIODE GP 35MA 125V DIODE GN 13V 100mW	PAIRCHILE PAIRCHILD FAIRCHILD FAIRCHILD FMILFPS	104148 104148 10458A 104148 BEX79C13	64 - 64 87 87 87 87 87	

DETRON INSTRUMENTS LTD DARNS LINT 20-FEB HR CERTS AFFY AN EVERATES (FED 4118 (FED 4114 BELL 1946 - 4015)

DESIG FART ST	OWSCRIPTION	IRIGE MANFE	MANTE LITEL SUMBER	ntani ne çemetdek me
E26 200002 D27 200002 D28 213002 D20 213002 D30 213023	DICEE GR 1A 547 DICEE GR 1A 547 DICEE GR 571 EW DICEE GR 571 EW DICEE GR 571 EW DICEE GR 674 400mW	FAIR-MILLE FAIRCHILLE MILLE MILLER MILLERCIA MILLERCIA	1 1 7 7 1 7 7 1 1 7 7 1 1 7 7 1 1 7 7 7 1 7 7 7 1 7 7 1 7 7 1 7 7 1 7 1	5-1 575 8-2 7 8-2 8-2 8-2 8-2 8-2 8-2 8-2 8-2 1
D31 200008 U32 210091 D33 200001 D34 210056 D35 210056	DIONE UP 200mA 1257 DIONE 20 9-1 400mM DIONE 30 75mA 157 DIONE 30 596 400mM DIONE 30 596 400mM	FAIRCHILD FHILLTE FAIRCHILE FHILLFS FHILLFS	1044525 2011-01243 2012-01243 2012-01245 2012-01245 2014-014-014	1. 1.5 5 27 1 20 6 25 6 25 7 25 7 25 8 25 8 25
D37 200009 D38 200008 D39 200008 D40 200008 D40 200008 D41 200098	DIODE OF 200mA 1207 DIODE OF 200mA 1207 DIODE OF 200mA 1207 DIODE OF 200mA 1207	PA 1977H I LO PA 1977H I LO PA 1970H I LO PA 1970H I LO PA 1970H I LO	100-1000000000000000000000000000000000	
242 213011 D43 213011 244 200001 D45 200001 D46 200001	DIATE VE 175 OF DW DIADE VE 185 DEAM DIADE VE 185 DEAM DIADE GE 756A TEV DIADE GE 756A CEV	1011 IN 1011 IN 1010 IN 1010 IN 1010 IN 1010 IN 1011 IN 1011 IN 1011 IN	1912/14 - 1975 1927/14 - 197 1914/1919 1914/1919 1914/14 - 199	8-4 - 1 800 8-5 8-5 8-5 8-5 8-5 8-5 8-5 8-5 8-5 8-5
D47 200001 D49 200008 D50 200008 D52 200008 D52 200008	DIODE GP 70mA 75V DIODE GF 200mA 125V DIODE GP 200mA 125V DIODE GP 200mA 125V DIODE GP 200mA 125V	74 (F 1114) FA (F 114) FA (F 114) FA (F 114) FA (F 114) FA (F 114)	10041 \$25 10041 \$25 10041 \$25 10041 \$25 10041 \$25 10044 \$25 10041	200 7 2 2 7 2 2 7 2 7 7 2 7 7 7 7 7 7 7 7 7
D54 200008 D55 200008 D56 200008 D59 200008 D59 200008 D60 200008	DIGES SP 200mA 125V PICTE V2 1V5 200mA DICOE V2 1V5 200mA DICOE V2 1V5 200mA DICOE V2 75mA 75V DICOE V7 75mA 75V DICOE V2 75mA 75V DICOE V2 75mA 75V DICOE V2 75mA 75V DICOE V2 75mA 75V DICOE V2 75mA 75V DICOE V2 75mA 125V DICOE V2 000mA 125V DICOE V2 200mA 125V	ET 1600 160 FE IP DELL FA IPTELLE FA IPTELLE FA IPTELLE	10940 V.A. 200410 A.A. 200410 A.A. 200410 A.A. 200410 A.A. 200410 A.A.	
Q1 250004 Q2 230069 Q3 230069 Q4 230003 Q5 230003	TRAN FUP TOSA TRAN AFET N-CHAN TRAN JELT N-CHAN TRAN JEET N CHAN TRAN JEET N CHAN	GATTUMAL STLLT NIX STLLTINIX TELXIVIE DELETINE	.11994.6 201410 2014410 201493.FF 201893.FF	810 - 4 1910 - 4 1916 - 4 1916 - 4 1916 - 4
Q6 230003 Q19 250004 Q20 250004 Q21 250004 Q22 230042	TRAH JFET N CHAN TRAH PHP TO92 TRAH PHP TO92 TRAH PHP TO92 TRAH JFET I LIM 3mA	TELECYNE NATIONAL NATIONAL NATIONAL SILIONIX	U1899JF 203906 203906 203906 303006 3509	2000
Q23 250004 Q24 240006 Q25 240006 Q26 240025 Q27 240013	TEAN FUP TO32 TRAN JEET H-CLAN TRAN JEET H-CLAN TRAN JEET H-CLAN TRAN JEET H-CLAN TRAN JEET H CLAN TRAN JEET H CLAN TRAN JEET H CLAN TRAN JEET TO32 TRAN PHP TO32 TRAN JEET I LIM 3mA TEAN FUP TO32 TRAN JEET I LIM 3mA TEAN FUP TO32 TRAN HEN TO32 TRAN HEN TO32 TRAN HEN TO32 TRAN HEN TO32	HATICHAL ROTORCLA MOTOROLA MOTOROLA HATICHAL	2013006 2013004 2013004 2013004 2013054-13 B01845 0019	810 520 5 820 - 110 1 821 1

FRINC MADUE MANUE FART REMARK CLACE DM 2 DALES DITE DESCRIPTION DESIG PART NO 20200 20200 20200 20200 20200 20200 20200 20200 230042 250004 250004 240006 250004 TRAN JFET I LIM 3mA TRAN ENP T092 TRAN PNP T092 TRAN NNP T092 TRAN PNP T092 TRAN PNP T092 SILICONIX NATIONAL NATIONAL SOTORCEA NATIONAL Q28 Q29 Q30 Q31 Q32 2012/044 2017/2014 2012/044 15/02 Bh01110, 0404 UATIONAL MOPTROLA MOTTROLA SILLOOMIX NATIONAL 250004 240006 240006 230042 230042 TRAN PNP TT92 TRAN NTN T092 TRAN NPN T092 TRAN JFET 1 LIM 'MA FRAN PNP TP19 Q33 Q34 Q35 Q36 Q37 TEX 51 SEN 197 2NL 213 2NL 213 2NL 213 2NL 213 2NL 213 2NL 213 CILICATX STITCATX STITCATX STITCATX STITCATX STITCATX TRAN JEET N CHAN SELECTED TRAN JEET N CHAN JELECTED TRAN JEET N CHAN DYAL TRAN JEET N CHAN DYAL TRAN JEET I CHAN DYAL 239072-1 239072-1 230070 230070 230070 230065 238 239 240 241 242 1911 91897 (M. 1219 9270 7270 7270 TRAN JFET I LIM 4m[°]A TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN SILLO MIX TELEDARE SILLO ALX SILLO ALX TELEDARE 230065 230035 230029 230029 230003 043 046 048 051 050 INTERCIA NATEGNA DIANETA IS LINKAR INTER IN LINKAR INTER I 260053 260073 260042 260108 260108 IC LIN OP AMP IC LIN OP AMP IC LIN OP AMP IC LIN OP AMP IC LIN OP AMP IC LIN OP AMP M1 M2 M3 M5 M5 10 110 7 0 Mi 2075 10 201 601700 000, 10 1 10 110 601700 000, 10 1 10 110 60170 10 1 10 110 10 10 1 10 10 10 10 1 SALLAND MARKAN MARKAN HIGINA MARKAN 260075 380025 380025 380025 280124 280329 86 87 89 89 89 810 2 013 1122 1121 12 010 12 040 1121 12 010 12 040 1127 10 016 040 12 10 016 040 12 10 016 040 12 280/30 260100 280085 280085 280085 280085 M1. M12 M12 M12 M14 M14 M14 281111 281114 281114 281117 20007 281112 M16 M17 M18 M18 M18 260022 260021 285035 280123

DATRO Sector	1 INSTRUMEN	IS LTD FARTS LIST 13-Feb-99	7883: NSSY 4/2 208	1.3 1.3	3 50: L	NY 1944 - 1 - 26 M - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
CESIG	PART NO	DESCRIPTION	28 INC MARDE	MABUF FART NUMBER	01.N85	M PUARTITE HERONE
M27 M28 M29 M30 M31	280122 290090 280125 280125 260073	IC DIG ORB XB IC DIG ORB XB IC DIG DRIVER CAPILINGTON XF IC DIG PINASE DEUDOTOR IC LIN OF AMP	MOTOBOLA EKAR EKAR HATIONAL NATIONAL	MC14075BCP MH2002CP MH2002CP MH74C932N LF411CN	Å Å	224 - 125 0 225 - 226 1 224 1 224 -
M32 RL2 P13 RL4 RL5	260087 330030 330032 330029 -330029	IC LIN OF AMP BIFET RELAY 4FNO AGLAY 1FCO MINGTURE RELAY 2P20 P2LAY 2P20	MOTOROLA SOS Taramisawa SUS SOS	MC34081P 34-247 MC21HS5 LS1E-57217 DS2E-55217		EA 1 EA 5 50 : 11 : EA -
RL6 RL7 RL8 RL9 RL9	330029 330029 330030 330030	RELAY OFON RELAY OFON RELAY OFON RELAY AFNO RELAY AFNO	573 305 305 305 305 805	8308-110247 1928 10247 1928 10247 31-047 34-047		27 27 27 27 27
RL11 RL12 RL12 RL11 RL11 RL15	330031 330012-3 330029 330029 330029	RELAY CENO CEMI RELAY IENO REEL TUAPDET RELAY ZEDA RELAY ZEDA RELAY ZEDA	SOS AAMUIS SDS SDS SDS	S2-114 SEE DRG ISRE-DC314 DS2E-DC314 DS2E-DC214 DS2E-DC244		884 1 897 1 206 - 206 - 206 - 204 -
3L16 RL17 RL13 RL13 RL20	330029 330029 330030 330030 330029	RELAY 2P2M RELAY 2P2M RELAY 4P100 RELAY 4P100 RELAY 2P3M	515 305 305 505 505	ES2E-DC21V DS2E-CC24V S4-24V S4-24V DS2E-EC24V		8A - 8A - 8A - 8A - 8A - 8A -
11273 4 10 1121 1121	370001 370001 370001 370001 370001 370001	CHOKE RF 1000 CHOKE RF 1000 CHOKE RF 1000 CHOKE RF 1000 CHOKE RF 1000	SIGMA SIGMA SIGMA SIGMA SIGMA	SC13/25 SC10/25 SC10/25 SC10/25 SC10/25	A A A	5A 6 5A - 5A - 5A - 3A -
1.7 1.8 F1 F2 1.KA	370001 370027 920120 920120 604046	CHCKE RF 100H CHCKE RF 470H 1 (3 FUSE 1A 1257 700 FUSE 1A 1257 700 PLUG FCB 3-WAY .1'	SIGMA STC LITTLEFUSE LITTLEFUSE MOLEX	SC10/25 SC30-10-2533-10 275.025 275.025 22-10-2031	A	RA - RA 1 EN 1 EN 2 RA - RA 2
LKA LKB LKB	605127 604046 605127 400639-1 400639-1	SOCKET LINK 2-WAY 11" BLK PLUG PCB 3-WAY 11" SOCKET LINK 2-WAY 11" BLK ASSY PCB ATTENNATOR CAGE ASSY PCB ATTENNATOR CAGE	ASSMANN Molex Assmann Dairch	AKSPL-3 22-10-2031 AKSPL-3 SEE DR3 SPS DR3		20 2 EN - EA - EA 1 EA 1
	410172-11 420098 420112~1 450424-1 450425-1	PCS AC 1200 IABEL SEPIAL, ASSY No. LABEL SEPIAL, ASSY No. LABEL SC WARKING 13 X 12mm GUARD SHIELD TOP GUARD SHIELD POTTOM	RS	SDE DRN 554-793 SEE DRC SEE DRG SEE DRG		24 1 25 1 25 1 25 1 26 1 26 1

		S LTD PARTS LIST 23-Feb-83	DESC: ASSY AC PCB 47						
DESIG	FART NO	DESCRIPTION	FRINC MANUF	MANUF PART NUMBER	CLASS	0M 	QUANTITY	CHANGES	
	512999	WIRE 7/.2 PTFE 1KV BLK WIRE 7/.2 PTFE 1KV WHI WIRE 1/.7 TINNED COPPER CABLE AX 2.54mm 7/34AWG SLEEVE NP 1.5 X 20MM BLK	BS0210	mype c		AR AR AR MM EA	1 1 250		
	590006 590007 590031	SLEEVE PTFE 1mm 3LK SLEEVE HS. 2.4mm YLW. LACING TAPE 2.5MM SLEEVE HS 3.2mm YLW SLEEVE SOLDER DIAM.3.3	R.S.COMPONENTS ALPHA R.S.COMPONENTS	399-495		AR AR AR EA			
	605059 605060 605061	PLUG PCB 4-WAY .1" SOCKET PCB 3-WAY DIL SOCKET PCB 14-WAY DIL SOCKET PCB 16-WAY DIL SCREW M3 X 6 POZIPAN SZP	MOLEX JERMYN JERMYN JERMYN	J23-18008 J23-18014	A A A	EA EA EA EA	9 12 3		
	612030-1 613029 614001-1	WASHER M3 WAVY SS SPACER M3 CLEAR X 4		SEE DRG SEE DRG H2105A01		EA EA EA EA	1		
	630024 630036	TEST POINT TERMINAL BEAD CERAMIC 16 505 BEAD CERAMIC 18 505 PCB SUBCTOR GREEN BEAD GLASS 2.4 X 3.81 X 1.8	PARK BOYAL PORCELAIN	No2 No1		EA EA EA EA EA	24		
	900004	SILICONE RUBBER TOMPOUND	RS	555-588		AR	1		

End

4006	14	сик р	10.3.86 RHS	1	284 86		1 . 1	2386 26.1.81 4	A La		1 1 1 L	87 Å	9	8	₩ 8					-		 											_	1
LE WA		DATE	10.3.8	1 + 8 8 + 1 8 + 4	84 8 84 8	25.68	10.7	26.1.8	26.1.5	1.5.8	22.6.8	30.00	VON BI	28.AP	19.6.88 10							 	-								 		_	
		ECO	2162	22109	2235	2255	2323	2386 26.1.81 4	2497	1.2 2585 1.5.8/ A	2609	1 10 2676 30 0987	1.1012697 [BN0V87	11 12856 28.APR.88	1.11.2810				-		-						_				_			
		PEVISION ISSUE	0.1	- ~	- m	- - 4 r.		- 8	<u>େ</u>	ກ ≤ 	<u>9</u>	0	2 -	=	= -1												ĺ							
OFSCRIPTION	DRAWING HUMBER	SHEET NUMBER											JE .	aevi	SIGN							 	.,	,								, . <i>,</i>		
COMPONENT LAYOUT	480614	1	0	-			1 11-	 1 0		<u>و</u>	9			8.1								 			_									
COMPONENT LAYOUT	480614	2	0. I	1	- 2		1.3	-			-	4		-			_					_							-		+			_
SCHEMATIC	430614	1	0-110-1	-		-																 												
SC-IEMATIC	430614	2	İ			-																												
SCHEMATIC	430614	3	0.1				-		-	- -	-		_			_	_			_														
FUNCTIONAL TEST PROC.	460614/FT	1-5	10-1:0-								-			v -	1.3				_															
FUNCT. TEST	470614/FT	1-2	0.1								-		_	_				-								+			_		_			
				-				-		-				-						- -		 						_						-
			-					_						-												-						-		
PCB	410347		0							_				_	-	_												_	-					
INDIA AT IS	CATES NO (CHANGE CHANG	E 70 SE	5 DC	xc.				JE							85	CIIK R.H. DAT [2	0 COG 8/3/	4AN 86		ິນ ເວັ	TITU I	້ 4 /ກ	-70(PC		155	ЕM	BY		40		614	1 15	

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUF PART 1	ACTURER'S	No. USED Per Assy.
R1 -	008037	ORIB 10% 2W5 WIREWOUND	WELWYN	WSI		I
R2	000 820	828 5% 1/4W CARBON	MULLARD	CR2	5	1
R3	000821	BOR 5% VAW CARBON	MULLARD	CR2	5	1
R4		NOT USED				
R5	000688	GR8 5% 1/4W CARBON	MULLARD	CR25		1
RG	000103	IOK 5% VAW CARBON	MULLARD	CR2	<u>ن</u>	2
R7	000103	IOK 5% VAW CARBON	MULLARD	CR25	ò	
RB	080084	SORCO 1% 3ppm M.FOIL	VISHAY	51020		1
R9	080085	DOORO 1% 3ppm M.FOIL	VISHAY	51020		1
310	067502	5K POT 20TURN CERMET	BECKMAN	6 8 X		2
R11	000101	100 R 5% VAW CARBON	MULLARD	CR2	5	9
R12	000101	IDD R 5% YAW CARBON	MULLARD	CR 2	5	
R13	000393	39K 5% VAW CARBON	MULLARD	CR2	5	2
RI4	000104	100k 5% VAW CARBON	MULLARD	CR2	5	3
R15	000101	IOOR 5% VAW CARBON	MULLARD	CR2	5	
R16	101000	100R 5% /4 W CARBON	MULLAR D	CR2	5	
R17	000104	100k 5% 14 W CARBON	MULLARD	CR2	5	
RIB	012001	2KOO 1% 1/8 W 5000 MF	HOLCO	нас		2
R19	012001	2KOO 1% 18 W 50, pm MF	HOLCO	H BC		
R20	011302	13KO 1% /8 W 50ppm MF	HOLCO	H8C		2
R2i	011 302	13KO 1/2 /8 W 5000 NF	Horco	нас		
R22	000303	39% 5% 1/4 W CARBON	NULLARD	CR2	5	
R73	067202	2 K POT 20 TURN CERI IET	BECKMAN	G8X		
				7 5 85	datror - 4700 1/2 PCB	SITCHONICELTS
A (F						- 2 - 1

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
R24		NOT USED			
R 2 5		NOT USED			
R 2 G	011001	IKOD 1% YOW 50ppm MF	HOLCO	HBC	2
R27	012670	267R 1% /8W 50pp MF	HOLCO	нвс	1
R 28	011001	1KOO 1% YOW 50pm MF	HOLCO	НВС	-
RZD	000101	100R 5% 1/4W CARBON	MULLARD	CR25	-
R30	000101	IDOR 5% VAN CARBON	MULLARD	CR25	_
<u>R31</u>	066200	20R POT 3/8 SQ. VERT.CERME	BECKMAN	72 XW	
R32		NOT USED			
R33		NOT USED			
R 34	000102	IK 5% 1/4 W CARBON	MULLARD	CR25	
R35	000102	1K 5% 1/4 W CARBON	MULLARD	CR25	-
R36	NOT USED				-
R 37	000101	100R 5% VAW CARBON	MULLARD	CR25	
<u>R38</u>	000101	100R 5% VAW CARBON	MULLARD	CR25	
R 39	013401	3K40 1% /8 W 50pp=MF	HOLCO	HBC	- 1
R 40	012002	20KO 1% 1/8 W 50PP # MF	HOLCO	нвс	l
R 41	000104	IOOK 5% 1/4 W CARBON	MULLARD	CR75	
R 42		NOT USED			
R 43	080083	2K0000.01% 3ppm M.FOIL	VISHAY	SIO2C	
R 14	080096	18 K000 .01% 3ppm M.FOIL	VISHAY	5102C	
R 45	080082	201000 -01% 3ppm M. FOIL		51020	2
R46	080083	240000 +01% 3 ppm M. FOIL	VISHAY	S102C	
NOTES.	ATEST ISSUE		-	DILAWN 1. TITLE 4700	
E.C.O.				APPROVED 1/12 PCI	J ASSEMBL

DESIGNATO	3	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFAC PART No.	TURER'S	No. USED Per Assy.
R47		080082	20k000 .01% 3ppm M. FOIL	VISHAY	\$102C		-
R48		080083	2k0000 01% 3ppm M. FOIL	VISHAY	S102 C		
R49		000100	IOR 5% 1/4 W CARBON	MULLARD	CR25		2
R 50		000100	IOR 5% VAW CARBON	MULLARD	CR2 5		-
R51		000105	IM 5% YAW CARBON	MULLARD	CR25		2.
R52		000153	15K 5% 1/4W CARBON	MULLARD	CR25		1
R53	•	067201	2008 POT 20TURN CERMET	BECKMAN	68X		1
R 54		067 502	5K POT 20TURN CERMET	BECKMAN	68X		-
R55		067 503	SOK POT 20TURN CERMET	BECKMAN	68X	-	1
R56		067 504	500K POT ZOTURN CERMET	BECKMAN	GBX		
<u>R57</u>		067 205	2M POT ZOTURN CERMET	BECKMAN	GBX		1
R 58		001700	IOR POT ZOTURN CERMET	BECKMAN	GBX		
R 59		000101	100R 5% 1/4W CARBON	MULLARD	CR25		-
R 660	(FSV)	041655	16M5 1% YZW 150pp mMF.	MEPCO	50537	L	<u> </u>
R61	(FSV)	011698	16R9 1% /8W 50pp MF	HOLCO	нвс		<u>_</u>
R 62		070134 - 3	99K9BO 50ppm WIREWOUND	MANN	SEE D	RG.	1
RG3		070133 - 3	IOKOOGO SOPPH WIREWOUND	MANN	SEE D	RG.	!
R 64		070132-3	1K00040 50pp WIREWOUND	MANN	SEE D	RG	
R 65		070131 - 3	100R040 50pp WIREWOUND	MANN	SEE D	RG.	I
R66	(FSV)	012493	249K 1% /8W 50pm MF	HOLCO	нвс		1
R67		000105	IM 5% 4W CARBON	MULLARD	CR25		
R68	(F5V)	042264	2M26 1% 12W 100ppm CF	ALLEN BRADLEY	55		1
R69	(FSV)	011503	150K 1% /8W 50ppm MF	HOLCO	нвс		1
NOTES.	FOR 1 4155				7. 5.85	datron	ELECTADNICS LTD
IEE SHEET 2	FUN LATES					1116 4700	
ECO					APPROVED	I/N PCB A	SSEMBLY.
DATE					DATE	NUMBER 400614	4 21

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PARIT No	No. USED Per Assv.
RTO (FSV)	012672	26K7 1% YBW 50ppm MF		HBC.	
R71 *	080097-1	39M8 0.1% 15ppm MF	CADDOCK	SEE DRG	l
R72	070130 - 3	10R0040 50ppm WIRE WOUND	MANN	SEE DEG.	I
R73	070136 -3	3M9940 50ppm WIREWOUND	MANN	SEE DRG	I
R74	070196 -1	399K70 50ppm WIREWOUND	MANN	SEE DRG	
R75 (F5V)	014991	4K99 1% 18W 50ppm MF	Нагсо	HBC.	
R7G (FSY)	012670	267R 1% 1/8W 50pp MF	HOLCO	HBC.	
R 77	064104	100 K POT ISTURN CERMET	BECKMAN	89 P	I
R 78	064202	2K POT ISTURN CERMET	BECKMAN	89 P	1
R 79	080081-1	10R00 0.1%	VISHAY	SEEDRG	1
RBO	080022-1	ORIOO 1%	ISABELLENHUTE	SEEDRG	1
R81	000471	4708 5% 4W CARBON	MULLARD	CR 25	
R82	041825	18M2 1% 1/2W 100ppm CF	ALLEN BRADLEY	CC	2
R83	041825	18 MZ 1% 1/2W 100ppm CF	ALLEN BRADLEY	CC	-
R84		NOT USED			
R85	555000	2k2 5% 1/4W CARBON	MULLARD	CR25	
R86	000102	IK 5% 1/4W CARBON	MULLARD	CR25	
ANI	260060	IMXB 2% NETWORK	AB	850-91-1M	2
AN2	090085	12KXB 2% NETWORK	AB	761 - 3 - 12K	1
AN3	260060	IMXB 2% NETWORK	AB	850 - 91 - IM	-
AN4	090131	IOK X4 2% NETWORK	АВ	108 - 3 - RIOK	2
AN5	090131	IOK X4 2% NETWORK	AB	L08-3-RIOK	
NOTES. * R71 A		R71 A AND B 49M9 .1 080098	7. 25ppm 2 OFF 3-1	DRAWN 11. 1116 4700	ASSEMBLY
E C O				АРРЯСИЕО	

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACIURER	MALUFACTURER'S PART 12-	41 - 1811 o 1857 - Aery
R87	000274	270K 5% 4W CARBON	MULLARD	CR25	2
R88	000274	270K 5% 4W CARBON	MULLARD	CR 25	·
R89	000220	22 R 5% 4W CARBON	MULLARD	CR 25	
ROO		NOT USED			· · · · ·
ROI	014322	43K2 1% '8W 50ppm MF	HOLCO	Н8С	2
R92	014322	43K2 1% '8W 50ppm MF	HOLCO	НВС	-
R93	012742	27K4 1% '8W 50ppm MF	HOLCO	нв⊂	2
R94	012742	27K4 1/ '8W 50 ppm MF	HOLCO	нас	
R95	012212	22KI 1/ 8W 50 ppm MF	HOLCO	HBC	1
R9G	014 992	49K9 1% 8W 50 ppm MF	HOLCO	нас	
R97	10000	9K09 1% 18W 50 ppm MF	HOLCO	н8с	
401ES	ATEST ISSUE				100 4700 3 ASSEMB-1 0614 6

104026	47 . F - 20% 50V CER DISC	SIENAENIS		
104026			B37449	17
	47 nF ± 28% 50V CER DISC		B31449	-
	NOT USED			-
110035	220 F 20% GAY POLYESTER	WIMA	MK52	2
104026	47nF = 20% 50V CER DISC	SIEMENS	B37449	-
104026	47 NF 1 20% 50V CER DISC	SIEMENS	B37449	-
104026	47nF - 20% 50V CER DISC	SIEMENS	B37449	-
NOT USED				-
NOT USED				-
NOT USED				-
NOT USED				-
104026	47nF + 28% 50V CER DISC	SIEMENS	837449	-
150016			KIROE35	2
104026	47AF 18% 50V CER DISC	SIEMENS	B37449	
110042	100nF 20% G3V POLYESTER	WIMA	MK52	3
110042	1000F 20% G3V POLYESTER	WIMA	MK52	-
110035	220 NF 20% 63V POLYESTER	WIMA	MK52	
110042	100 F 20% G3V POLYESTER	WIMA	MKS2	-
150020	IONE 20% 25V DIP TANT	UNION CARBIDE	KIDE 25	4
104026	47. F + 20% 50V CER DISC	SIEMENS	B37449	-
104026	47. F + 20% 50V CER DISC	SIEMENS	B37449	
150004	100 F 20% GV3 DIP TANT	UNION CARBIDE	KOOE6V3	1
150020	100 F 20% 254 DIP TANT	UNION CARBIDE	KICE25	
	I04026 I04026 I04026 NOT USED NOT USED NOT USED NOT USED I04026 I50016 I04026 I10042 I10042 I10042 I10042 I10042 I10042 I10042 I10042 I10042 I10042 I10042 I10042 I10042 I100042 I100042 I100042 I100042 I100042	110035 220nf 20% G3Y Polyester 104026 47nf ± 20% 50V CER DISC NOT USED 104026 NOT USED 104026 NOT USED 104026 104026 47nf ± 20% 50V CER DISC 1004026 47nf ± 20% 50V CER DISC 10042 100nf 20% 63V PolyESTER 110042 100nF 20% 50V CER DISC 150020 10µF 20% 50V CER DISC 104026 47nf ± 20% 50V CER DISC 150004 100µF 20% 6V3 DIP TANT	110035 220nF 20% G3Y PDLYESTER WIMA 104026 47nF ±20% 50V CER DISC SIEMENS NOT USED	110035 220nF 20% G3V POLYESTER WIMA MK52 104026 47nF 120% 50V CER DISC SIEMENS B37445 104026 47nF 120% 50V CER DISC SIEMENS B37449 104026 47nF 120% 50V CER DISC SIEMENS B37449 104026 47nF 120% 50V CER DISC SIEMENS B37449 NOT USED

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PAPT No.	No. USED Per Assy.
<u>C24</u>	104026	47 nF - 20% 50V CER DISC		<u>B37449</u>	
c 25	104026	47 nF - 20% 50V CER DISC	SIEMENS	837449	
C 2 6	150020	IONE 20% 25V DIP TANT	UNION CARBIDE	KIDE 25	-
C 27	104026	47nF 18% SOV CER DISC	SIEMENS	B37449	
C 28	15 00 20	100 F 20% 254 DIP TANT	UNION CARBIDE	KIOE 25	_
C 29	150005	242F 20% 164 DIP TANT	UNION CARBIDE	K2R2E16	2
C 50	150005	2425 20% 16V DIP TANT	UNION CARBIDE	KZRZEIG	-
C 31	102100	IDPF 5% 500V CER DISC	ITT	CDID	1
C 32	150010	INF 20% 35V DIP TANT	UNION CARBIDE	KIROE 35	-
C 33	104026	470F 20% 50V CER DISC	SIEMENS	837449	-
C 34	101026	47nF \$2% 50Y CER DISC	SIE MENS	837449	-
C 35	01020	47 F 18% SOV CER DISC	SIEMENS	837449	-
c 36	150021	2245 20% 25V DIP TANT	UNION CARBIDE	K22E25	2
<u>c 37</u>	1500.21	2245 20% 25V DIP TANT	UNION CARBIDE	K22E25	-
C 38	104026	47nF 18% 50V CER DISC		B37449	
C 39	104026	47nF 128% 50V CER DISC	SIEMENS	B37449	-
C 40	140054	INF 20% 400VAC POLYPROF	WIMA	FKP1	3
C 41	140054	I nF 20% 400VAC POLY PROP	WIMA	FKPI	· _
C 42	140054	INF 20% 400V AC POLY PROP	WIMA	FKPI	-
C 43	102 330	33 PF 5% 500V CER DISC	1 · · · · · · · · · · · · · · · · · · ·	CDIO	2
C 11	102470	47pf 5% 500V CER DISC		CDIO	2
C45		NOT USED			
C46	102101	100pf 10% 500V CER DISC	. 177	CDIO	1
NOTES.	ATEST ISSUE			DRAWN TITLE 4	
ECO				APPDOVED	ASSEMBLY.
DATE CHISD				DATE OTANING 4000	614 8 or 1

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
C47	102330	33PF 5% 500V CER DISC	iTT	CDIO	-
C 48	102270	27pf 5% 500V CER DISC	1TT	CDIO	1
<u>C</u> 49	102470	47pf 5% 500V CER DISC	/TT	CDIO	
DI	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148	5
D 2	200001	75 MA 75V GP SI DIODE	FAIRCHILD	IN414 B	-
03	210062	GV2 400 W ZENER	MULLARD	BZYBAC	2
DA	210062	GV2 400 W ZENER	MULLARD	BZYBBC	
D5	213012	2VO 250mW REG DIODE	MULLARD	BZV46 - 2VO	I
D.G	210033	3V3 400 W ZENER	MULLARD	BZYBBC3V3	I
70	213009	15Y SW ZENER	UNITRODE	TV5 515.	4
00	200001	75 A 75V GP SI DIODE	FAIRCHILD	INAIAB	
22	200001	75 A 75Y GP SI DIODE	FAIRCHILD	1N4148	
D10	200001	75-A 75Y GP SI DIODE	FAIRCHILD	IN4148	
D11	213009	15V 5W ZENER	UNITRODE	TV5515	
D12	21300 9	15V 5W ZENER	UNITRODE	TV 35/5	
013	213009	15Y 5W ZENER	UNITRODE	TY5515	
DI4	NOT USED.				
D15	NOT USED.				
D16	200002	IA SOV GP SI DIODE	FAIRCHILD	IN4001	2
DI7	200002	IA SOV GP 51 DIODE	FAIRCHILD	IN4001	
D18	213006	5Y 5W ZENER	UNITRODE	TV5505	2

DESIGNATOR	DATRON PART No	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No	No. USED Por Ass
DIO ·	213006	5V 5W ZENER	UNITRODE	TV5 505	
		· · · · · · · · · · · · · · · · · · ·			
				BC327/TO18	
<u>QI</u>	250011	SI PNP TRANSISTOR	NATIONAL	JS06	''
<u>Q?</u>	230001	N.CHAN I LIM 1.4 MA	SILICONIX	2N3DOG / TOD2	
Q3	250004	SI FMP TRANSISTOR	NATIONAL	<u>2N32Q@/_l094</u> J <i>506</i>	
Q4		NCHAN I UM 14-A	SILICONIX		2
Q5	240006	SI NPH TRANSISTOR	NATIONAL	2N3304 / TO92	
<u>a</u> 6	23003	N CHAN DUAL V FET	SILICONIX	0404	
<u>97</u>		N-CHAN J FET	SILICONIX	108	
<u>Q</u> 8		NOT USED			
<u></u>	2300.01	N-CHAN I UM 1.4 mA		J506	
Q10		NCT USED			
Q:1	24006.6	SI NPN TRANSISTOR	NATIONAL	2N3D04 / T092	
- <u></u>					
.' :te				7 5 85 datre	 חר
	A 1 4 5 1 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			· · · · · · · · · · · · · · · · · · ·	
in entre 7 a Les a	Alexandra (2013) Alexandra (2014) Alexandra (2014)		· · · · · · · · · · · · · · · · · · ·		201
5.7 7.4 7.4 7.6		· · · · · · · · · · · · · · · · · · ·			B ASSEMBL
Dia 16				1	614 10

DE MIGHA TANÈ	0A(101) 9781-755	process and	PRINCIPINU MATROFIA CREMINIR	MANUFACE PATT De	UNER'S	NUL USED Dire Ame
	···· • · · · · · · · · · · · · · · · ·					
[A]	260069	411 OP AMP		LF4IICH	l	2
1.1.2	NOT USED					-
мз	260083	LTCIOSECN OF AMP	LINEAR TECHNOLOGY	LTC 10	52 CN	<u> </u>
ы1 <u></u>	260065	OP27 OP AMP	PMI	OP27FZ		2
145		NOT USED				
116	280035	BCD/DECIMAL DECODER	MOTOROLA	MC1402	8 BCP	2
M7	260069	411 OP AMP	NATIONAL	LF 411CH		~
148	260065	90027 OP AMP	OMI	OP27 FZ		-
พอ		TRIFLE 3 I/P NOR	MOTOROLA	MC14-025	5 BCP	2
мю		DUAL FOWER AUDIO AMP		LM1877	N	1
MUI		NOT USED				-
M12	200000	7 x DARLINGTON DRIVER	SPRAGUE / EXAR	ULN 2002	A/XR2202CP	1
міз	· · · · · · · · · · · · · · · · · · ·	NOT USED				-
MI <u>1</u>		NOT USED				-
M15	260039	324 QUAD OP AMP	NATIONAL	LM324N	1	I
MIG	280023	QUAD 2 1/P NOR		MC 1400	IUBCP	1
M17	280017	HEX INVERTER	MOTOROLA	MC 1406	DURCP	<u> </u>
1418		NOT USED				
M10	280045	TRIPLE 3 1/P NOR	MOTOROLA	MC1402	25 BCP	-
M20	260012	5532 DUAL OP AMP	SIGNETICS	NE 553	32 N	1
NOTES.					dateoo	
SEE SHEET 2 FOR 17				7. 5. 85	datron	ELECTRONICS LTD
··· ··· ·-	1 1 1		Cute	1	10ce `4700 '	
f C 0					I/A PCB A	
					NUMBER 400 614	surr or

			1		ĺ	CHECKED
 	 	 		 	 	 APHINED
 	 	 		 	 	 DATE
				[

DESIGNATOR	DATRON PART Ng.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No, USEU Per Assy.
				677.702	,
<u>RLI</u>	330042-2	RELAY 3P NO IP NC	· · · · · · · · · · · · · · · · · · ·	SEE DRG	
RL2	330012-3	RELAY REED IA GUARDED	HAMLIN	HE 721 A 5134	4
RL3	330012-3	RELAY REED IA GUARDED	HAMLIN	HE 721A5134	-
RL4	330012-5	RELAY REED IA GUARDED	HAMLIN	HE 721A5134	
215	330012-3	RELAY REED IA GUARDED	HAMLIN	HE 721A5134	
716		NOT USED	SDS	 S4− L ~ GV	12
<u>ZL7</u>	330039	RELAY 4 POLE N/O	1	DS2E-M-DC24V	2
7L8	330029	RELAY 2P2W	SDS	DS2E-M-DC24V	<u> </u>
<u>RL9</u>	330029	RELAY 2PZW	SDS	54-L-6V	
RLIO	330039	RELAY 4P N/O	SDS	54-L-6V	
RLII	330039	RELAY 4P N/O	SDS	S4- L-6V	_
RL12	330039	RELAY 4P NO	SDS	54-L-6V	
RLI3	3300.39	RELAY 4P N/O	SDS	54-L-6V	
RLIA	3300 39	RELAY 4P NO	SDS	<u> </u>	
RL15		NOT USED			
RLIG	3300 39	RELAY 4P NO	SDS	54-L-6V	
RL17	3300 39	RELAY 4P NO	SDS	54-L-6V	-
RL 18	3300 39	RELAY 4P NO	SDS	54- 6-61	
RL 19,20,23	3300 39	RELAY 4P NO	505	54- L-6V	
RL 24, 25	3300.30	RELAY 4P NO	SDS	54-24Y	2.
RL26	330040	RELAY IP 2W	505	DSIE - SL-GV	
NOTES. SFE SHIFET 2 FOR LATE	ST ISSUE				ELECTRONICS LTD
2					
ξου					ASSEMBLY

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	
L	370001	IO _H H O·85Ω RF CHOKE	PLESSEY	58/10/0011/10	2
_2	370001	10μΗ 0.85Ω RE CHOKE	PLESSEY	58/10/0011/10	-
	400669 - 1	I/S CLAMP ASSY	DATRON		1
	410347-1	I/A PRINTED CIRCUIT	BOARD		
	450419 - 2	CURRENT HEATSINK	-		I
	512000	7/0-2 PTFE WIRE BLACK			A/R
	512222	7/0.2 PTFE WIRE RED			A/R
	512333	7/0-2 PTFE WIRE ORANGE			
	512444	7/0.2 PTFE WIRE YELLOW			A/R.
	512555	7/0.2 PTFE WIRE GREEN			A/R
	512666	7/0-2 PTFE WIRE BLUE			A/R
	512866	7/02 PTFE WIRE GREY			A/R
	540007	22 SWG TINNED COPPER WIRE.			A/R
	512939	7/02 WHITE PTE INSULATED	WIRE		A/R
	540006	1/0.4 BLK. PTFE INS! WIRE		TO BSG 210 TYPE A	A/R
	560008	4 CORE PTE SCREENED 19	0.15 CABLE	SEE DRG	370
	590001	SLEEVE Ø3 MAX CABLE	HELLERMANN ELECTRIC	HI5 × 20mm BLK	12
	520029	HEATSHRINK SLEEVE 09	HELLERMANN ELECTRIC	SFM9-3BK	20
	590076	SOLDER SLEEVE \$ 7.3	RAYFAST	CWT-7	1
	590007	LACING CORD			AIR
NOTES. SEE SHEET 2 FOR L			CA 100	7. s. 85 datro	
155			Crit	I/D PCB	
E C.O			A*'	TE 1/12 705	

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No USED Per Assy
JI	604033	4WAY -1" PCB PLUG GD. PL	MOLEX	22-29-2041	2
	602001	FSV TERMINAL	MOLEX	02-04-5114	16
	605059	8 WAY DIL SOCKET	<u> </u>		3
	605060	14 WAY DIL SOCKET			7
	605061	IGWAY DIL SOCKET			3
	605052	8 WAY . I" HOUSING	MOLEX	22-01-2085	<u> </u>
· · · · · · · · · · · · · · · · · · ·	6110 08	M3X 10 NM POZI-CSK STEE	L ZN PL	 	
-	611004	M3X6 POZI-PAN STEE	L. ZN.PL.		3
	611015	M3 X 8mm POZI-C.S.K STE	EL. ZN.PL.		2
	605057	CRIMP TERMINAL GD PL	MOLEX	4809-GL	8
	605070	20 WAY DIL SOCKET			2
	613029	M3 WAVY WASHER SS			5
	613017	M3 FLAT WASHER NYLON			• 34
	615002	M3 FULL NUT STEEL ZN.PL.			4
` *	618001	INSULATING BUSH TO 220	MULLARD	56359C	2
	620001	CLOVERLEAF PTE INSUL	SEALECTRO	FTE 12P59	16
	620003	SOLDER PIN	HARWIN	H 2105 AOI	9
	620005	CLOVER LEAF PTE INSUL.	SEALECTRO	FTE 15250	20
	620007	TEST POINT TERMINAL	MICROVAR	TYPE C30	11
× *	620005	CLOVERLEAF PTE INSU	SEALECTRO	FTE 15P59	
vis ** <u>۲۰</u>	HAY RESISTOR A	EQUIRED ONLY WHEN LTERNATIVE USED. (R79) HRED ONLY WHEN R71 A AN	D B ALTERNATIVE USED	7 5 85 datron 14700	
FCO				$1/\Omega$ PCB	ASSEMBLY

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
	630003	P'CLIP \$ 4.8 mm	565	CN5	2
	630024	STEATITE BEAD 16 SWG	PARK ROYAL PORCELAIN	Nº2	14
	630036	STEATITE BEAD IB SWG	PARK ROYAL PORCELAIN	N!I	16
	630122	PCB EJECTOR BLUE	RICHCO	CBE	2
	630167	FOAM TAPE 6mm I + 9mm W	TESA	TESAMOLL 761/4763	A/R
	630243	GLASS BEAD 2.4%, ×0.8% × 1.8	MANSOL (PREFORMS)	M5363B/3	32
	300003	HEAT SINK COMPOUND	RS	554-311	A/R
FI		NOT USED			
F2	920124	FUSE 375 MA 1251 7 mm	LITLE FUSE	275 • 375	2
F3	920120	FUSE 1A 125V 7mm	LITTLE FUSE	275 001	
F4	920124	FUSE 375mA 125V 7mm	LITLE FUSE	215.375	-
F5	920125	FUSE 21/2 A 1254 7mm	LITTLE FUSE	215 02.5	
	613005	M3 SHAKEPROOF WASHER	STEEL		2
NOTES.			DATE	z s 85 datro	
SEE SHEET 2 FOR L	ATEST ISSUE		DRA C'rEG	×εο I/Ω PCB	ASSEMBLY
E C O			APPr		

DRAWING NO		снк р	55	Q	8	3	9		Q		2,2	e d	A	Est.	9	r is				i					Ţ			1		Τ					
4006		DATE	1.3.86.6	11.4.86	21 4.86	59.86	5 986	.1286	2 6 87 A	6.8.87	20CT87	0.1.0	881016	20-20168 A	A LANGO	16MAR89		-							- 					_					-
ot M	1×1	ECO	21621	1125	2 1 2175 2	2.3 2386 25986	2399.2	2461	4.0 603 4.6 87	4.2 2642 5.8.87 4	2683 1	2715	10962	2955 2	3215 3	3273 1		-												- -					
		REVISION	1.0	2.0			5.0	3	4 4	4.2	4 7 10 10	430	4.4	4 4	9 0					1			-		-		_	-			1				-
DESCRIPTION	ORAWING NUMBER	SHEET	1	<u> </u>									155	۰3U	RE VI	SION																			
COMPONENT LAYOUT	480618	1	0	12.0			3.0	3.1	4 4 0 -	4	4		4444	4		5.1																			_
L.P.	400618	ALL											4.4		⁵ و ۷ ۱	2 5				ĺ															
SCHEMATIC	430618	1	0	50			3.0		4 0						0																				
SCHEMATIC	430618	2	0.1	2.0			3.0	3	4		4	- t			50	ן וי							1	-									-		
SCHEMATIC	430618	3	0.1	2.0			3.0		4						4	5.1																			
SCHEMATIC	-130618	4	1.	2.0			3.0		4		4				V																				
SCHEMATIC	430618	5		2.0			3.0		4 0		T		4.		c v	2																			
SCHEMATIC	430618	6	0.1	2.0			3.0		4 0		-	1 		4	44	2						_			_			_							-
FUNCTIONAL TEST PROC	460618/FT	ALL	1.0	2.0			3.0		6.4		_	4			2																	_			
FUNC TEST	470618/FT	ALL	10.11	12.0			3.0		4						v v						-														-
			-										-																						-
PCB	410339		<u> </u>	0 			0.		0						~	1																			
DEN AT	OTES NO C	HANGI		ΓΟ Ε.	DOC	:		-	נ			Ĵ,					86	CHIKI R.H.C OATE	0 064			<u>7</u> 38		ηιε ΡΑ		170 CB		AS	SY		4	De	18	•4	

DESIGNATOR	DATRON PAR1 No	OESCHIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No	No USED Per Assy
RI	000222	2K2 5% 1/3W CARBON	MULLARD	CR25	3
R2	000272	2k7 5% VIW CARBON	MULLARD	CR25	2
R3	006105	IM 2% IW MET-OX	ELECTROSIL	FPI	2.
R4	006105	IM 2% IW MET-OX	ELECTROSIL	FPI	
R5	000152	1K5 5% /3W CARBON	MULLARD	CR25	1
RG	000330	338 5% 1/3W CARBON	MULLARD	CR25	
R7	013161	3k16 1% 1/8W SOppm MF	ногсо	HBC	2
R8	013161	3k16 1% 1/8W 50ppm MF	HOLCO	нвс	
R9	007100	IOR 2% 2W MET-OX	ELECTROSIL	FP2	2
RIO	015620	562 R 1% 1/8W 50ppm MF	HOLCO	H8C	3
R:1	007393	391 2% 2W MET-OX	ELECTROSIL	FP2	2
R12.	007474	470k 2% 2W MET-OX	ELECTROSIL	FP2	1
RI3	001561	560R 5% 1/2W CARBON	MULLARD	CR37	
R14	000123	12K 5% "3W CARBON	MULLARD	CRZ5	3
R15	000222	2K2 5% 1/3W CARBON	MULLARD	CRZS	
R16	018251	8k25 1% 1/8W 50ppm MF	HOLCO	н8с	2
R17	018251	8K25 1% 18W 50ppm MF	HOLCO	HBC	
R18	000272	2K7 5% VSW CARBON	MULLARD	CR25	-
RI9	000101	100R 5% 1/3W CARBON	MULLARD	CR25	4_
R20	000103	IOK 5% 1/3W CARBON	MULLARD	CR 25	15
R21	000101	IOOR 5% VOW CARBON	MULLARD	CR25	
R22	000103	IOK 5% VOW CARBON	MULLARD	CR 25	-
R23 ·	000103	IOK 5% YOW CARBON	MULLARD	CR25	
NOTES				datr	
SEE SHEET L FOR 1	ATEST ISSOL			UNAWA DILE	

1						
SEE SHEET L FOR LATEST	ISS of			.11	 to124	
77:	1			2.0	 4700 PA PCB	ASSY
11.7]	
2476	<u>↓</u>				 400618	2 0 24
	L i	<u></u>	en en al a companya de la companya de la companya de la companya de la companya de la companya de la companya d	ll		. · · · · · · · · · · · · · · · · · · ·

SIGNATOR	DATRON PAGT Pia	DESCRIPTION	PRINCIPAL MALUFACIUSCI	MANUFACI PAILT No.	URER'S	No. USLD Por Assy.
R24	070066	10k0 0.1% 5ppm W/W	MANN	MXI25B		3
R25	080041	7508 0.1% 50ppm MF	VISHAY	VSRCI		1
226	070066	IOKO 0.1% 5ppm WW	MANN	MXI25	8	-
227	000103	IOK 5% YOW CARBON	MULLARD	CR25		
228	000103	IOK 5% 1/3W CARBON	MULLARD	CR25		-
୧29	070066	IOKO 0.1% Sppm WW	MANN	MX1256		-
230	070170	1k0 0.1% 5ppm WW	MANN	MXIZS	3	<u>l</u>
231	000103	IOK 5% "3W CARBON	MULLARD	CR25		-
232	011542	15k4 1% 18W 50ppm MF	HOLCO	н8с		I
233	013002	30k0 1% '8W 50ppm MF	HOLCO	HBC		1
234	007100	IOR 2% 2W MET-OX	ELECTROSIL	FP2		
235	015620	562R 1% '8W 50ppm MF	HOLCO	HBC		
236	007393	39k 2% 2W MET-OX	ELECTROSIL	FP2		
२३७	014990	499R 1% '8W 50ppm MF	носсо	HBC		<u>}</u>
238	000123	12k 5% "3W CARBON	MULLARD	CR25		
୧୫୭	000103	10k 5% "3W CARBON	MULLARD	CR25		
R40	000104	100k 5% '3W CARBON	MULLARD	CR25		16
R41		NOT USED				
R42		NOT USED				
R43		NOT USED				
R44		NOT USED				
		NOT USED				
R46		NOT USED				
NOTES.				DRAWN	datro	ELECTRONICS LTD
SEE SHEET 2 FOR L	ATEST ISSUE			CHECKED	4700 PA	PCB ASSY
F 1. 15					NUMBER 4006	

DATRON PART No DESIGNATOR DESCRIPTION MANUFACTURER'S No USED PRINCIPAL MANUFACTURER PART No Per Assy. З R47 000473 47k 5% 1/3W CARBON MULLARD CR25 47k 5% V3W CARBON CR25 -R48 000473 MULLARD 1 W23 R49 008051 43k 5% 9W W.W. WELWYN 820k 5% 1/3W CARBON 2 CR25 R 50 000824 MULLARD FPI ł R51 006204 200K 2% IW MET-OX ELECTROSIL H8C R52 011000 100R 1% VBW 50ppm ME HOLCO_ 61R9 1% /8W 50ppm MF R53 1 016198 HOLCO_ H8C 330R 5% YOW CARBON CR25 1 R54 MULLARD 000331 R55 1k 5% 1/3W CARBON MULLARD CR25 000102 6 200R 1% VBW 50ppm MF H8C ł R56 012000 HOLCO 3 R57 47R 5% V3W CARBON 000470 MULLARD CR25 R58 015620 562R 1% VBW 50ppm MF HOLCO H8C ----R59 NOT USED R60 000473 47k 5% 1/3W CARBON MULLARD CR25 R61 000824 B20k 5% 1/3W CARBON MULLARD CR25 NOT USED _ R62 H8C 4 IOKO 1% VOW SOPPM MF R63 011002 HOLCO H8C R64 011002 10ko 1% YBW SOPPM MF HOLCO ____ R65 008058 22k 5% 12W W.W. WELWYN W24 L 5kil 1% 1/8W 50ppm MF 1 R66 015111 HOLCO нвс ----H8C R67 011002 IOKO 1% VOW SOppm MF HOLCO нвс ---R68 011002 IOKO 1% VOW SOPPM MF HOLCO 1 R69 000223 22k 5% VIW CARBON MULLARD CR25 NOTES UATE)H & m 5 SEE SHEET 2 FOR LATEST ISSUE 155 E C U HE C . E1 4700 P.A. PCB ASSY APPINIVED 400618 4 . 24 DATE DATE COND.

S 1164

ESIGNATOR	DATRON PART No	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFAC PART No	UUHER'S	No USED Por Assy
R <u>70</u>	000104	100k 5% /3W CARBON	MULLARD	CR25		-
R <u>71</u>	011001	IKO 1% YOW SOPPM MF	HOLCO	НВС		2
R72	015110	511R 1% BW 50ppm MF	HOLCO	нвс		2
९73	000103	10k 5% V3W CARBON	MULLARD	CR25	_	~
र74	011001	1KO 1% 1/8W 50ppm MF	HOLCO	н8с		~
<u>۲5</u>	·	NOT USED				-
276	000103	IOK 5% YOW CARBON	MULLARD	CR25		
277	066 502	5k POT 38 SQ VERT CERMET	BECKMAN	72 X W		1
<u>R78</u>	000621	GEOR 5% YOW CARBON	MULLARD	CR25		!
279	000104	100k 5% 'SW CARBON	MULLARD	CR25		-
280	000105	IM 5% "3W CARBON	MULLARD	CR25		6
181	000222	2K2 5% YW CARBON	MULLARD	CR25		
882	501000	IK 5% 'SWCARBON	MULLARD	CR25		-
983	000472	4k7 5% 'SW CARBON	MULLARD	CR25		3
R84	001182	188 5% 2W CARBON	MULLARD	CR37		3
र85	000104	100k 5% "3W CARBON	MULLARD	CR25		
286	000226	22M 5% '3W CARBON	MULLARD	CR25		2
287	000226	22M 5% 'SW CARBON	MULLARD	CR25		-
888	005204	200K 2% YEW CARBON	ELECTROSIL	TRS		2
789	000100	IOR 5% /3W CARBON	MULLARD	CR25		3
290	001182	1k8 5% 1/2W CARBON	MULLARD	CR 37		-
R91	000104	100k 5% 1/3W CARBON	MULLARD	CR25		-
292	000103	IOK 5% YOW CARBON	MULLARD	CR25		
NOTES.				DATE	datron	ELECTRONICE LTD
SEE SHEET 2 FOR L			·	CHECKEL	4700 P.A. P	CB. ASSY.
					400618	5 SHEET 24

CHKD

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PARE No	No. USED Per Assy
R93 -	016190	613R 1% 1/8W 50ppm MI		HBC	3
R <u>94</u>	013320	332R 1% VOW SOPPM M	F HOLCO	НВС	1
R95	012800	280R 1% 1/8W 50ppm M	F HOLCO	Н8с	1
296	019090	909R 1% 1/8W 50ppm M	F HOLCO	НВС	1
797	012211	2k21 1% 1/8W 50ppm M	F HOLCO	НВС	1
298	014421	4K42 1% 1/8W SOPPM MI	HOLCO	нвс	I
<u>, 99</u>	000104	100k 5% 1/3W CARBON	MULLARD	CR25	-
2100	000105	IM 5% VOW CARBON	MULLARD	CR25	_
2101 -	000474	470k 5% 1/3W CARBON	MULLARD	CR25	1
2102	000104	100k 5% 1/3W CARBON	MULLARD	CR25	-
2103	000104	100k 5% 1/3W CARBON	MULLARD	CR25	-
2104	000102	IK 5% 1/3W CARBON	MULLARD	CR25	_
2105	000103	IOK 5% 1/3W CARBON	MULLARD	CR25	_
2106	000103	IOK 5% 1/3W CARBON	MULLARD	CR25	_
2107	000103	IOK 5% YOW CARBON	MULLARD	CR25	-
2108	000472	4k7 5% /3W CARBON	MULLARD	CR25	
2109	_000104	100k 5% 1/3W CARBON_	MULLARD	CR25	_
RIIO	000393	39k 5% '/3W CARBON	MULLARD	CR25	l
RIII	000472	4k7 5% "3W CARBON	MULLARD	CR25	-
R112	000104	100k 5% 1/3W CARBON	MULLARD	CR25	-
R113	000103	IOK 5% V3W CARBON	MULLARD	CR25	-
R114	001278	2R7 5% 1/2W CARBON	MULLARD	CR37	,
R115	011302	13k0 1% 1/8W 50ppm MF	HOLO	HSC	2
NOTES	ATEST ISSUE		· · · · · · · · · · · · · · · · · ·	dat	
				4700	P.A. PCB. ASSY

DESIGNATOR	DATRON PART No	GESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART NU	No USED Pag Assy
R116	011101	1K1 1% V8W 50ppm	MF HOLCO	НВС	2
R117	011302	13k0 1% 1/8W 50ppm 1	MF HOLCO	НВС	-
R118	011101	1K1 1% 18W 50ppm	MF HOLCO	HBC	-
R119	000332	3k3 5% /3W CARBOI		CR25	2
R120	000153	ISK 5% YSW CARBOI	N MULLARD	CR25	1
R121	000104	look 5% /3W CARBOI	N MULLARD	CR25	-
R122	012002	20k0 1% 1/8W 50ppm N	AF HOLCO	H8C	1
R123	012001	2KO 1% V8W 50ppm 1	MF HOLCO	нвс	2
R124	015110	511R 1% V8W 50ppm M	MF HOLCO	нес	
R125	016190	619R 1% 1/8W 50ppm	MF HOLCO	н8с	
R126	016190	619R 1% 18W 50ppm	MF HOLCO	нвс	-
R127	000104	100k 5% 1/3W CARBO	N MULLARD	CR25	-
R128	000104	100k 5% /3W CARBOI	N MULLARD	CR25	
R129	000102	IK 5% 1/3W CARBON	N MULLARD	CR25	-
R130	000270	27R 5% /3W CARBON	MULLARD	CR25	2
R131	000220	22R 5% V3W CARBON	N MULLARD	CR25	2
R132	000470	47R 5% '3W CARBON	MULLARD	CR25	
R133	000271	270R 5% /3W CARBON	MULLARD	CR25	2
R134	000271	2708 5% 1/3W CARBON	MULLARD	CR25	-
R135	000470	47R 5% 1/3W CARBON	I MULLARD	CR25	
R136	000220	228 5% 1/3W CARBON	MULLARD	CR25	-
R137	000270	278 5% /3W CARBON	MULLARD	CR75	-
R138	007184	180K 2% 2W MET-OX	ELECTROSIL	FP2	2
NOTES SEE SHEFT 2 FOUL4	ATL31 (550)			4700 F	CD 11667404163 110 CA. PCB ASSY 0618 7 2011

22 - 1 (c. t.

DESIGNATOR	DATRON PART No	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART IN	No USED Pos Assa
R139	000180	182 5% /3W CARBON	MULLARD	CR25	2
R140	000221	220R 5% VOW CARBON	MULLARD	CR25	2
R141	000108	IR 5% VAW CARBON	MULLARD	CR25	2
R142	000101	100R 5% VOW CARBON	MULLARD	CR25	
R143	000100	IOR 5% V3W CARBON	MULLARD	CR25	-
R144	000338	3R3 5% YOW CARBON	MULLARD	CR25	1
R145	000100	IOR 5% /3W CARBON	MULLARD	CR25	-
R146	000101	100R 5% YOW CARBON	MULLARD	CR25	
R147 -	000108	IR 5% 1/3W CARBON	MULLARD	CR25	-
R148	000221	2208 5% /3W CARBON	MULLARD	CR25	~
R149	000190	18R 5% 1/3W CARBON	MULLARD	CR25	
R150	001/32	IKB 5% /2W CARBON	MULLARD	CR37	
R151	008005	IR 5% 21/2 W W.W.	WELWYN	W21	
R152	000183	18k 5% /3W CARBON	MULLARD	C 225	2
R153	000 561	560R 5% Vaw CARBON	MULLARD	CR25	1
R154	000183	18k 5% VAW CARBON	MULLARD	CR25	_
R155	0 071 84	180k 2% 2W MET-0X	ELECTROSIL	FP2	_
R156	018250	825R 1% '8W SOPPM MF	HOLCO	HBC	
RI57	016811	6881 1% 18N 50ppm MF	HOLCO	нас	2
RI58	000104	100K 5% YW CARBON	MULLARD	CR25	-
R159	012001	2KO 1% VOW 50ppm MF		HBC	_
RI60	000332	3K3 5% 'SW CARBON		CR25	
RIGI	016811	6 K31 1% '8W 50 ppm MF	HOLCO	нвс	
NOTES SEE SHEET 2 FOR L.	ATEST ISSUE			4700 P	A. PCB. ASSY

~

SIGNATOR	DATRON PART No	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Die Assy
R162	000102	IK 5% 'SW CARBON	MULLARD	CR25	-
R163		NOT USED			-
२।64		NOT USED			-
2165	017500	750R 1% 18W 50ppm MF	HOLCO	HBC	1
2166	000150	ISR 5% 'SW CARBON	MULLARD	CR25	2
2167	000150	ISR 5% "SW CARBON	MULLARD	CRZS	-
168	000182	1k8 5% YOW CARBON	MULLARD	CR25	1
R169	000102	IK 5% 1/3W CARBON	MULLARD	CR25	-
2170	000103	IOK 5% YOW CARBON	MULLARD	CR25	-
2171	011621	1k62 1% 1/8W 50ppm MF	HOLCO	H8C	1
2172	000518	5RI 5% "3W CARBON	MULLARD	CR25	2
.173		5RI 5% 'SW CARBON	MULLARD	CR25	_
U74		2RZ 5% Y3W CARBON	MULLARD	CR25	1
		100k 5% 1/2W CARBON	MULLARD	CR25	
176		200K 2% ZW CARBON	ELECTROSIL	TRS	-
2177	000105	IM 5% 'SW CARBON	MULLARD	CRZS	-
2178	000105	IM 5% YOW CARBON	MULLARD	CR25	-
2179		NOT USED			-
2180		1k74 1% 18W 50ppm MF	HOLCO	НВС	1
2181		24 K9 1% '8W SOPPM MF	HOLCO	HBC	1
	000104	100k 5% "SW CARBON	MULLARD	CR25	-
(183	000123	12k 5% "3W CARBON	MULLARD	CR22	
(184		NOT USED			_

THE SHEET 2 FOR LATEST ISSUE		DRAWN	TITLE
		CHECKED	4700 P.A. PCB. ASSY.
1:0		APPROVED	
			NUMBER 400618 9 CF 24
I same at a summer to an and a summer summer to a summer sum summer summer summer summer		L	

DESIGNATOR	DATRON PART No	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No	Na USED Per Assy.
R185	000105	IM 5% 14W CARBON	MULLARD	CR25	-
R186	000105	IM 5% 1/4W CARBON	MULLARD	CR25	-
		· · · · · · · · · · · · · · · · · · ·			
			· · ·····		
· · · · ·			-		
·					
ANI	090132	4k7 x4 2% SIL NETWORK	BECKMAN	108-3-R4k7	
AN2	090095	47K ×4 2% SIL NETWORK	BECKMAN	L08-3-R47K	
AN3 AN4	090096	NOT USED IM ×8 2% NETWORK	85010 4441		
AN4 AN5	090096	IM ×8 2% NETWORK	BECKMAN BECKMAN	L09-1-RIM L09-1-RIM	2
ANG		NOT USED	OL CRITINI		
AN7		NOT USED			
AN8	090090	47k x8 2% NETWORK	АB	761-3-47k	
AN9	09014-4	IK X 8 1% DIL NETWORK	BECKMAN	698-3-RIKF	
				· · · · · · · · · · · · · · · · · · ·	
				· · · · · · · · · · · · · · · · · · ·	
				· · · · · ·	
NOTES					
SEE SHEET 2 FOR LA	TEST SSUE				
			r		A. PCB. ASSY
1 C () 7411 7 080				1.1, - 400	618 10 24

ESIGNATOR	DATRON PART No	DESCRIPTION	PRINCIPAL MANGEACTUREI	MANUFACI PAPT No	URER'S	No USED her Assy
21 -	150023	33 JF 20% 25V DIP TANT	UNION CARBIDE	K33E2	5	l _ I
2	104018	INF 20% IKV CER DISC	ITT	HDIOKIC	INOMS-SSIKODS	2
23	150006	4.07F 20% 16V DIP TANT_	UNION CARBIDE	K4R7E	6	4
24	110042	100 NF 20% 63V POLYESTER	WIMA	MKS2		6
5	150012	100 - F 20% 35V DIP TANT	UNION CARBIDE	KRIOES	5	4
-6	150012	100 AF 20% 35V DIP TANT	UNION CARBIDE	KRIOES	5	
27	104018	INF 20% IKV CER DISC	111	HDIOKIOII	NOMS-SSIKODSC	-
:8	104026	470F -20 % 50V CER DISC	SIEMENS	B37449		13
.9 .	104026	47 OF +28 % SOV CER DISC	SIEMENS	B37449)	
210	150020	10, F 20% 25V DIP TANT	UNION CARBIDE	KIOE25		۲
211	150020	100F 20% 25V DIP TANT	UNION CARBIDE	KIOE25		
C12	104021	15pf 20% IKV NPO CD	ITT	HDIOCGIS	POMS-SSIKODSC	<u> </u>
213	104026	4765 20% 50V CER DISC	SIEMENS	B37449		
014	104026	47nF \$20% SOV CER DISC	SIEMENS	B37449		
CI5	110035	220 F 20% 63V POLYESTER	WIMA	MKS2		2
216	150012	100 . 20% 35V DIP TANT	UNION CARBIDE	KRIOE35	5	-
217	102222	2n2F 10% 500V CER DISC	ITT	CDIO		<u> </u>
218	102100	10pf 5% 500V CER DISC	ITT	CDIO		2
219	104026	470F -20 % 50V CER DISC	SIEMENS	B37449	• · ·	
20	110015	15nF 20% 63V POLYESTER	WIMA	MKS2		3
21	104026	47nF -20% 50V CER DISC	SIEMENS	B37449		
222	110044	680 nF 20% 630V POLYESTER	WIMA	MK\$4		2
223	102221	220 pf 10% 500V CER DISC	ITT	CDIO		3
TOTES					datron	11 EC 140NICS 110
EE SHEET 2 FOH C	ATEST ISSUE				4700 P.A.	PCB ASSI
E C O DATE				APPROVED	400618	3 11 SHILET

DESIGNATOR	DATHON PART Ng.	DESCRIPT:ON	PRINCIPAL MANUFACTUBER	MANUFACT PART No	UNER'S	No USED Per Assy
C24	102221	220 pf 10% 500V CER DISC	ITT	CDIO		
C25	110041	10 nF 20% 1004 POLYESTER	WIMA	FKS2	·	3
C26	180041	10000 40V AL ELECT	STEATITE	EKM OOI	FD 310G	11
C27	104026	470F -20% 50V CER DISC	SIEMENS	В37449		
C28	104026	47nf -20% 50V CER DISC	SIEMENS	B37449	<u>,</u>	-
C29	150006	4,07F 20% 16V DIP TANT	UNION CARBIDE	K4R7EIG		
C30	102471	470 pf 10% 500V CER DISC	ITT	CDIO		2
C31	110044	680nF 20% 630V POLYESTER	WIMA	MKS4		
 C32	104026	47 F -20% 50V CER DISC	SIEMENS	837449		
C33	100182	INBE 2% LOOY CER DISC	MULLARD	2222 68	3	1
C34	110015	15 NF 20% G3V POLYESTER	WIMA	MKS2		
C35	110042	100 F 20% 63Y POLYESTER	WIMA	MKS2		-
C36	150020	IOUF 20% 25V DIP TANT	UNION CARBIDE	KIOE25		-
C37	150020	10 F 20% 25V DIP TANT	UNION CARBIDE	KIOE35		-
C38	110035	220 NF 20% 63V POLYESTER	WIMA	MK52	<u> </u>	
C39	150022	2,2F 20% 35V DIP TANT	UNION CARBIDE	K2R2E35		5
C40	102338	3p3F ±.5pF 500V CER DISC	ITT	CD08		!
C 4 1	150022	202F 20% 35V DIP TANT	UNION CARBIDE	K 2R2E35		
C42	104026	470F -20% 50V CER DISC	SIEMENS	B37449		
C43	104026	47nF \$20% 50V CER DISC	SIEMENS	B37449		
C44	110015	15nF 20% 63V POLYESTER	WIMA	MKS2		
C45	101103	IONF 25% 250Y CER DISC	ITT	CDIO		4
c46	101103	IONF 25% 250V CER DISC	ITT	CDIO		
NOTES.					datro	
ISS E CO					1 .	A. PCB. ASSY
				DATE	NUMBER 4000	618 12 ⁰¹ 24

.N 1164

DESIGNATOR	DATHON PART No	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART NU	Nii USED Per Assy
C47	110042	100nF 20% 63V POLYESTER	WIMA	MKSZ	
C48	102221	220pF 10% 500V CERDISC	ITT	CDIO	
C49	180051	22 F 20% 350V AL. ELECT	ECC	SMVB	2
C 50	100101	100pf 2% 100V CER DISC		2222 683	2
<u>C51</u>	180045	47UF 63V AL. ELECT.	MULLARD	031-38479	2
C52	110042	100nF 20% 63V POLYESTER	WIMA	MK52	-
253	100338	3p3F + 25pF 100V CER DISC	MULLARD	2222 683	1
254	180045	474F 63V AL ELECT	MULLARD	031-38479	-
C55 -	102258	2p2F ± · 5pF 500V CER DISC	тт	CDO8	1
C 56	110042	100nF 20% G3V POLYESTER		MKS2	-
C57	100101	100pf 2% 100V CER DISC	MULLARD	2222-683	
258	100332	3n3F 2% 100V CER DISC	MULLARD	2222-63019	1
059	180051	22, UF 20% 350V AL. ELECT	ECC	SMVB	_
C6/)	104026	47 .F -20% 50V CER DISC	SIEMENS	837449	
261	150022	2,02F 20% 35V DIP TANT	UNION CARBIDE	K2R2E35	
262	150022	242F 20% 35V DIP TANT	UNION CARBIDE	K2R2E35	
C 63	101103	100F 25% 250V CER DISC	ITT	CDIO	- 1
C64	101103	IONF 25% 250V CER DISC	ITT	CDIO	
C65	110046	INF 20% SOV POLYESTER	WIMA	MKS2	1
- G 6	150012	100 F 20% 35V DIP TANT		KRIOE35	
-67	100102	INF 2% 100V CERDISC	MULLARD	2222 63019	3
C68	110026	GABE 20% 1000 POLYESTER	WIMA	FK52	1
C69	150008	470 F 20% 35V DIP TANT	UNION CARBIDE	KR47E35	1
NOTES. SEE SHEET 2 FOR L	ATEST ISSUE			Draw Color	
155 i E C O DA1F					P.A. PCB. AS
CHKO				DATE DRAWING 4 (0618 13"

40 P. S. S.

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUCACIURER	MADI PALC	n ACTURER'S Tail	Loc USED For Arry
C70 -	150006	4,17F 20% LEV DIPTANT	UNION CARBIDE	K4	R7E16	
C71	110041	10nF 20% 100V POLYESTER	WIMA	FKS	2	-
C72	102100	10pf 5% 500V CER DISC	<u>ITT</u>	CDI	0	-
C7 3	102102	InF 10% 500Y CER DISC	177	CDI	0	1
<u>C74</u>	110042	100nF 20% 63Y POLYESTER	WIMA	MK	52	_
C 75	150016	INF 20% 35V DIP TANT	UNION CARBIDE	KIR	0E35	6
C76	150016	INF 20% 35V DIP TANT	UNION CARBIDE	KIR	DE35	
C77	150016	INF 20% 35V DIP TANT	UNION CARBIDE	KIRC	DE35	-
278	150016	INF 20% 35V DIP TANT	UNION CARBIDE	KIRC	DE35	_
c7 <u>9</u>	150006	4 HTF 20% IEV DIP TANT	UNION CARBIDE	K4R	7E16	-
C80	150020	10pf 20% 25V DIP TANT	UNION CARBIDE	KIOI	£25	-
<u> </u>	110041	10nF 20% 100V POLYESTER	WIMA	FKS	2	
<u> </u>		NOT USED				_
C83	100102	INF 2% 100V CER DISC	MULLARD	222	2 63019	
C <u>84</u>	100102	INF 2% LOOV CER DISC	MULLARD	222	2 63019	
C85	104026	47nF 120% 50V CER DISC	SIEMENS	B37	449	
C86	110020	47nF 20% 63V POLYESTER	WIMA	M.<	s2	1
287	150022	2NZF 20% 35V DIP TANT	UNION CARBIDE	KZR	2E35	
-88	102 471	470 pf 5% 500V CER DISC	171	CDIC	>	-
289	150016	INF 20% 35V DIP TANT	UNION CARBIDE	KIRG	5535	_
090	15001G	1/1F 20% 35V DIP TANT	UNION CARBIDE	KIR	DE35	
NUTES.						
SEE SHEET 2 FOR LA	31/221 1 2 31.			Hann		<u>Л</u> _{голонистист}
154				Tufs+Lg	4700 PA	PCB ASS
· · · · · · · · · · · · · · · · · · ·				APT-0		
11 A 1 F				1	400e	518 14

ESIGNATOR	DATHON PART No	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACT PARL No	URER'S	No USED Per Assy
DI	210100	10V 400mw ZENER	MULLARD	BZY88C	10	7
D2	210047	447 400 W ZENER	MULLARD	BZ788C	47	
03	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148		26
04	200006	IA 600V GP SI DIODE	FAIRCHILD	IN4.005	5	7
D5	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN 4148		
06	200001	75 mA 757 GP SI DIODE	FAIRCHILD	IN4148		
D7	210160	IGV 400mW ZENER	MULLARD	BZY88C	16	22
08	200001	75 m A 75V GP SI DIODE	FAIRCHILD	IN4148		
	214012	2V45 30ppm ZENER	FERRANTI	ZN458		44
DIO						
DII	220008	L.E.D RED	PYE-TMC	521-916	5	2
DI2	210100	10V 400mW ZENER	MULLARD	BZY88CI	0	
DI3	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148		
DI4	210160	IEV 400mW ZENER	MULLARD	BZY88C	G	· · · · · · · · · · · ·
D15	200001	75 mA 75V GP SI DIODE	FAIRCHILD	IN4148		
DIG	200001	15mA 15V GP SI DIODE	FAIRCHILD	IN4148		
DI7	214012	2V45 30ppm ZENER	FERRANTI	ZN458		
D18	200001	75 mA 754 GP SI DIODE	FAIRCHILD	IN4148		-
D19	200006	IA 600V GP SI DIODE	FAIRCHILD	IN4005		
D20	200001	75mA 15V GP SI DIODE	FAIRCHILD	IN4148		
D21		NOT USED.				
D22	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148		
D23	200001	75 mA 75V GP SI DIODE	FAIRCHILD	IN4148		
NOTES				·····	datro	
SEE SHEET 2 FOR	LATEST ISSUE	1 1 1 1 1			4700 0	
						A. PCB. ASS
DATE						618 15

ESIGNATOR	DATRON PART No	DESCRIPTION	PRINCIPAL MANJFACTORER	MANUFACTORER'S PART No	No. USED Per Assy
>24	210150	15V 400mW ZENER	MULLARD	BZY88C15	_1 _
)25	214012	2V45 30 ppm ZENER	FERRANTI	ZN458	
26	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148	
27	200006	1A 600V GP SI DIODE	FAIRCHILD	IN4005	_
28	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN 4148	
29	214012	2V45 30ppm ZENER	FERRANTI	ZN458	
)30	200001	75mA 75V GPSI DIODE	FAIRCHILD	IN4148	
>31	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148	
)32	200006	IA GOOV GP SI DIODE	FAIRCHILD	IN 4005	
33	213009	15V 5W ZENER	UNITRODE	TYS 515	<u> </u>
>34	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148	
)35	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148	
>36	200001	75 mA 75V GP SI DIODE	FAIRCHILD	IN4148	
>37		NOT USED			
>38		NOT USED			
39	210100	IOV 400 mW ZENER	MULLARD	BZY88C10	-
>40	210100	IOV 400 mW ZENER	MULLARD	87788610	
241	211150	ISV 1.3W ZENER	MULLARD	BZXGIC15	
042	210100	IOV 400mW ZENER	MULLARD	8ZY88C10	
043	210100	IOV 400 MW ZENER	MULLARD	BZY88CIO	
044	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148	
045		NOT USED			-
046	200008	200mA 125V LL SI DIODE	FAIRCHILD	1N458A	12
NUTES SEE SHEET 2 FOR	LATEST ISSUE		······	(III AWA) Follow	P.A. PCB. ASSY.

PESIGNATOR	DATPON PART No	OF SCHIPTION	PRINCIPAL MANUFACTURER	ÍMANUFACTUR ÍPART NG		No USEC Per Assy.
D47	200008	200mA 125V LL SI DIODE	FAIRCHILD	IN458A		
D48	200008	200 mA 125Y LL SI DIODE	FAIRCHILD	IN 458A		
D49	200008	200 mA 1254 LL SI DIODE	FAIRCHILD	IN458A		
050		NOT USED				_ ,
D51	210300	JOY 400 W ZENER	MULLARD	BZY88C	30	1
52		NOT USED				-
D53 .		NOT USED				
D 54	210100	IOV 400mW ZENER	MULLARD	BZY88CIO		
D55 .		NOT USED				_
D56	200006	IA 600V GP SI DIODE	FAIRCHILD	IN 4005		_
D 5 7	213005	75V VZW ZENER	MOTOROLA	BZX79C75		1
058	200001	75m A 75V GP SI DIODE	FAIRCHILD	IN4148		
D 59	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148		
060	213019	200V 5% /2W ZENER	MULLARD	BZ×79C20	00	2
DGI	213019	2007 5% 1/2W ZENER	MULLARD	BZX79C20		
D62	200008	200mA 125V LL SI DIODE	FAIRCHILD	IN458A		
D63	200008	200 mA 125Y LL SI DIODE	FAIRCHILD	IN 458A		-
D64	200008	200mA 125Y LL SI DIODE	FAIRCHILD	IN 458A		_
D65	200008	200mA 125Y LL SI DIODE	FAIRCHILD	IN458A		-
DGG	200008	200mA 125Y LL SI DIODE	FAIRCHILD	IN458A		
D67	200008	200mA 125V LL SI DIODE	FAIRCHILD	IN458A		-
D69	200008	200 mA 1254 LL SI DIODE	FAIRCHILD	IN 458A		-
D69	200008	200mA 125V LL SI DIODE	FAIRCHILD	IN458A		
NOTES.				Datt		ELECTRONICS LTD
SEE SHEET 2 FOIL L	ATEST ISSUE			CHECKED	4700 P.A. PC	
				DATE UN	AWING 400618	17 ur 24

DESIGNATOR	OATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MARUN ACTURENTS PART 150	Ch. USED Sec. Arry
D70 ·	220008	L.E.D. RED.	PYE - TMC	521-9165	_
D71	200001	75 mA 75V GP SI DIODE	FAIRCHILD	IN4148	-
D72	200006	IA 600V GP SI DIODE	FAIRCHILD	IN 4005	_
D73	200006	IA 600V GP SI DIODE	FAIRCHILD	IN 4005	-
D74	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4005	
D75	210120	12V 400mW ZENER	MULLARD	BZY88C12	1
D76 ·	210033	3V3 400 mW ZENER	MULLARD	BZY88C3V3	2
D77	210033	3V3 400 mW ZENER	MULLARD	BZY88C3V3	-
D78		NOT USED			_
079	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148	-
080	200001	75 mA 75V GP SI DIODE	FAIRCHILD	IN4148	-
081	200001	75 m A 75Y GP SI DIODE	FAIRCHILD	IN4148	
WELLS	A160 155UC			A17013.1	ПЛ голо макол А. РСВ. ASSY 0618 18 - ге

DESIGNATOR	DATRON PAGE No	DESCRIPTION	PNIDOPAL MADUCACHIPER	MANULACI URER'S PARE 16	Phy USED The Assy
-	/				
· . <u> </u>					
·					
			· · · · · · · · · _ · · _ · · _ · _ · _ · _ · _ · _ · _ · _ · · · · · _		
QI	240001	SI NPN TRANSISTOR	NATIONAL	BC184/T018	4
Q2	230063	N-CHAN TMOS UFET	MOTOROLA	MTP2N85	2
Q3	250001	SI PNP TRANSISTOR	NATIONAL	BC214/TO18	4
Q4	230064	P-CHAN TMOS JEET	MOTOROLA	MTP2P50	2
25	250027	SI PNP DUAL TRANSISTOR	MICRO POWER SYSTEMS	MP351	
36	230036	N- CHAN JEET	SILICONIX	J 108	4
Q7		NOT USED			
Q8	230064	P-CHAN TMOS JEET	MOTOROLA	MTP2P50	
29	23 <i>0</i> 073	N- CHAN TMOS JEET	MOTOROLA	MTPINIOO	
Q10	250001	SI PNP TRANSISTOR	NATIONAL	BC214/TO18	
Q11	240001	SI NPN TRANSISTOR	NATIONAL	BC184 / TO18	
Q12	240001	SI NPN TRANSISTOR	NATIONAL	BC184/ TO18	-
Q13	250001	SI PNP TRANSISTOR	NATIONAL	BC214/TO18	
NOTES.			DALE	d-t-t-co	
	A FOOT LOOUE		DITA		
SEE SHEET 2 FOR L	ALEST ISSUE		CVEC		PR ASSY
500				Over 1	
DATE			DATE	00Aning 4006	18 19 24

1.9. 1351

ESIGNATOR	DATRON PART No.	DESCHIPTION	PRINCIPAL MANUFACTURER	MANUEA PART NG	CTURER'S	No. USED Per Assy
<u>२</u> ।4	230036	N-CHAN JEET	SILICONIX	J108		
215	230036	N-CHAN JEET	SILICONIX	J108		
216		NOT USED				
R17		NOT USED				
818	230036	N-CHAN_JFET	SILICONIX	J108		
219	230003	N-CHAN JET	TELEDYNE	U1899	JF	6
20	230063	N-CHAN TMOS JEET	MOTOROLA	MTP2N	85	
221	230001	N-CHAN I LIM 1.4 mA	SILICONIX	J506		2
222	240006	SI NPN TRANSISTOR	NATIONAL	2N390	04 / TOI8	2
223	250004	SI PNP TRANSISTOR	NATIONAL	2N 390	06 / TOIB	2
224	230001	N-CHAN I LIM 1.4 mA	SILICONIX	J506		
Q25	230003	N-CHAN JEET	TELEDYNE	UI 8993	F	-
226	230003	N-CHAN JEET	TELEDYNE	018993	F	
227	250009	SI PNP TRANSISTOR	NATIONAL	2N 540	I / TOI8	2
228	250004	SI PNP TRANSISTOR	NATIONAL	2N3904	5/1018	
229	240009	SI NPN TRANSISTOR	NATIONAL	MPSLO	1/2N5550 TOI8	2
230	240006	SI NPN TRANSISTOR	NATIONAL	2N390	4/1018	
231	250009	SI PNP TRANSISTOR	NATIONAL	2N 540	/ TOI8	-
232	240039	SI NPN TRANSISTOR	MOTOROLA	BD 419		<u> </u>
233	250028	SI PNP TRANSISTOR	MOTOROLA	8D420	I	1
234	240009	SI NPN TRANSISTOR	NATIONAL	MPSLO	1/2N5550 TOIB	-
335	230003	N- CHAN JEET	TELEDYNE	018993	rF	
236	250001	SI PNP TRANSISTOR	NATIONAL	BC214/	1018	
NUTES	ATEST ISSUE				datron	ELECTRONICS LTD
ss j				COLUMN	4700 P.A.	PCB. ASSY.
				APRIDV(D 0A16	UTLAWING 40061	

DESIGNATOR	PATRON PART No		PRINCIPAL MANUFACTULER	5551 1973/1	UTACIORER'S - No	ing ong Dig Proj
Q37		NOT USED				-
938		NOT USED				
239	230019	PMOS ENH FET	G.1.	ME	M806	1
Q40	230035	NCHAN J FET	TELEDYNE	UIS	597JF	1
241	240001	SI NPN TRANSISTOR	NATIONAL	BCI	84/1018	
342	230003	N-CHAN JEET	TELEDYNE	UIS	99 JF	
243	230003	N-CHAN JEET	TELEDYNE	UIS	899JF	-
<u>MI</u>	290077	7X DARLINGTON DRIVER	SPRAGUE/EXAR	ULM	12004A/XR2204CF	
M2 -	260049	319 DUAL COMPARATOR	NATIONAL	LM	3/9N	I
M3	260039	324 QUAD OP AMP	NATIONAL	LM	324 N	1
M4	280023	QUAD 2 11P NOR	MOTOROLA	MC	14001UBCP	1
M <u>s</u>	280011	DUAL D FLIP-FLOP	MOTOROLA	MC	.14013 BCP	1
ME	280008	QUAD 2 1/P NAND	MOTOROLA	MC	14011 BCP	
<u>M7</u>	280090	DUAL BINARY DECODER	MOTOROLA	MC	14 555 BCP	i
M8	260074	LHOO32C FAST FET OP AME	NATIONAL	LH	0032 CG-	1
M9	280045	TRIPLE 3 1/P NOR	MOTOROLA	MC	14025 BCP	1
<u>10</u>	260027	714 OP AMP	FAIRCHILD	A	714 HC	2
<u>MII</u>	280009	HEX INVERTER	MOTOROLA	MC	14049UBCP	I
VI12	280079	QUAD 2 1/P OR	MOTOROLA	мс	14071 BCP	1
M13	290089	7 × DARLINGTON DRIVER	SPRAGUE / EXAR	ULN	12003A / XR2203CP	1
M14		NOT USED				-
M15	260046	2525 OP AMP	HARRIS	HA	32525-5	2
M16	220018	HI- SPEED OPTO ISOLATOR	нр	6N	136	1
NOTES.				DATE	datron	
SFE SHFET 2 FOR LA	NIEST ISSUE			DRAWIE	TILE	
155				CHECKED	4700 PA PCB	ASSY
1 C D IVATE				APPROVED		o vari
1.1912				DATE	NUMBER 400618	5 21 7 24

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANULA PART No	CTURER'S	No. USED Pet Assy.
MI7	260027	714 OP AMP	FAIRCHILD	JA 714	HC	-
M18	260042	5532 DUAL OP AMP	SIGNETICS	NESS	32N	1
M19	260046	2525 OP AMP	HARRIS	HA 32	525-5	
M20	260028	1458 DUAL OP AMP	FAIRCHILD	UA 14	58CTC	1
M21	260079	12V REGULATOR	NATIONAL	LM78	L12	1
M22	260075	2903 DUAL COMPARATOR	NATIONAL	LM29	ЮЗN	2
M23	260075	2903 DUAL COMPARATOR	NATIONAL	LM 29	03N	-
RLI	330029	RELAY 2P2W	SDS	DS2E-	- DC24V	8
RL2	330029	RELAY 2P2W	SDS	DS2E-	- DC 24V	-
RL3	330029	RELAY 2P2W	SDS	DS2E-	-DC24V	-
714	330029	RELAY 2P2W	SDS	DS2E-	- DC 24 V	
RL5	33002.9	RELAY 2P2W	SDS	DSZE-	∞ 24V	-
RL6	330029	RELAY ZPZW	SDS	DS2E-	DC24V	-
RL7	330029	RELAY ZPZW	SDS	DS2E-	DC 24 V	-
RL8	330029	RELAY 2P2W	SDS	DS2E-	DC24V	-
	370025	2NZH 665mA CHOKE	SIGMA	SC.30		2
L2	370025	2µ2H 665mA CHOKE	SIGMA	SC30		
_3	370001	100H 0.85 RF CHOKE	PLESSEY	58/10/	6011/10	3
L4	370001	10μH 0.85 & RF CHOKE	PLESSEY	58/10/	0011/10	
L <u>5</u>	370001	OUH 0.853 RF CHOKE	PLESSEY	58/10/	<u>∞11/10</u>	-
-6	370007-1	40mH CHOKE	SIGA	SEE D	RG	1
_7	370012	470 HOIS RE CHOKE	SIGMA	5010		2
-8	370012	470 DH O.IR RF CHOKE	SIGMA	SCIO		-
NOTES				UATE	datro	
ISEE SHEET 2 FOR L					1	PCB ASSY
				···· ··· WATE	- 4000	618 22 24

ESIGNATOR	DATRON PARL Sec	DESCRIPTION	PRUNCIPAL MADDEACTURED	MANULA PART No	пояея:s	No. USED Pro Ass
L9	370001	10 H 0.85 S RF CHOKE	PLESSEY	58/10/0	011/10	
L10	370001	IOUH 0.85 & RF CHOKE	PLESSEY	58/10/0	011/10	
	· · · · · · · · · · · · · · · · · · ·				······	
LPI	920148	NEON 200/2504 TI'4 BI-PIN	RS	586-4	31	2
-FT	920148	NEON 200/250V TI'4 BI-PIN		586-4		
,r<	410339-2	PCB				
	540002	22 SWG B.T.C. WIRE	en en en en en en en en en en en en en e			
	540006	1/0.4 BLACK PTE INSULATED	4105			A/R
	420112-1	LABEL SSD WARNING	1			1
Ji-J5	604033	1	MOLEX	22-29	- 2041	10
	605059	8-WAY DIL SOCKET	JERMYN	J23-11		7
	605060	14-WAY DIL SOCKET	JERMYN	JZ3-1		7
	605061		JERMYN	J23-1	8016	4
	611006	-	ZN. PL.			2
	611016	M3×8mm POZI-PAN STEEL	ZN.PL			2
	613005	M3 INT. SHAKEPROOF	ZN.PL,			3
	613007	M3 WASHER STEEL	ZN.PL.			!!
	615002	M3 FULL NUT STEEL	ZN.PL.			4
	618001	INSULATING BUSH TO-220	MULLARD	5635	9C	
	613029	M3 WAVY WASHER				II
,	620007	TEST POINT TERMINAL	MICROVAR	TYPE C	.30	29
NOTES.				0A1	ratro	
SEE SHEET 2 FOR L	ATEST ISSUE			DPAWN	1114	
145				7.04LKED		. PCB. ASS
11 x 12				DATE	NUMBER 400 G	18 23 2

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTUREN	MANULAC PARI Do	UNER'S	tto - USED Per - Assy
	630024	STEATITE BEAD 16 SWG	PARK ROYAL PORCELAIN	Nº 2		52
	630123	PCB EJECTOR - VIOLET	RICHCO	CB≞		2
51	700081	SWITCH IP 2 POS" SLIDE	ALCO	SLS-12	1- PC	1
	1-160036	HEATSINK TORO	SEE DRG			II
	920151	HEATSINK TOZOZ SLIP CUR	THERMALLOY	6046	₽₿	2
	920152	HEATSINK TO 220	AAVID	5425B	- TT	1
	920153	HEATSINK TO220	ASSMANN	V4330		I
	630036	STEATITE BEAD 18 SWG	PARK ROYAL PORCELAIN	Nº I		6
	630243	GLASS BEAD 2.40/D × 0.81/D ×	-8 MANSOL (PREFORMS) L	TO M536	3B/3	26.
	620003	SOLDER PIN	HARWIN	H2105A	401	3
	618004 .	TOIS MOUNTING PAD	JERMYN	TO18-0	080	4
	618010	SIL PAD TO 220				1
	605124	IO WAY SOCKET STRIP	AUGAT	510-A	G9ID	1.33
	920149	HEATSINK TO8	SOURIAU	TXBF 2	2-050-033 B	ll
	604046	3 WAY I" PCB PLUG GD.PL	MOLEX	22-10	- 2031	<u> </u>
	605127	2 WAY . I" SHORTING LINK	ASSMANN	AKS PL	-G	1
	590031	HEATSHRINK \$3.2	RS			15 mm
	590004	SLEEVE Ø1.0 PTFE	HELLERMANN	FEIO		AIR
	590074	SOLDER SLEEVE \$ 3.0	RAYFAST	CWT-3	.	I
	420098	LABEL SERIAL Nº				1
	512999	7/2 PTFE WHITE WIRE				40 mm
	560002	7/34 AWG CO-AX				330 mm
FI	920191	THERMAL FUSE 147°C	UMI	X150		F
NOTES.	A11'51 ISSUE			ΥΝ κ.Ε.)	datron 4700 PA. F	
*1A1E			APTI		NUMBER 400618	24 2

99.000 4005	5G i	CHR D DATE EC D REVISION ISSUE	CN 58	8 . f.	68 - 68		 -					-				_	-	 										
	<u>N</u>	BATE	14-0-41	31.7	15,2	-	 	 		_																		
		e C O	1958 2034	2338	3235																							
		REVISION (SSUE	2.0	2.2	5 6)		 -							-														
DESCRIPTION	URAWING NUMBER	SHEET NUMBER					 _	 155	υ ε .	REVIS									<u> </u>					<u> </u>				<u>+</u>
COMP LAYOUT.	480561	1	12.0		-2.2		 	 							-	_												
SCHEMATIC	430561	<u> </u>	5,0-				 	 											- -									
FUNCTIONAL TEST PROC.	460561/FT	-3	12.0	7.1-			 	 																				
FUNCT. TEST	470561/FT		5.0	۲.	_		 		_													_						
									$- \mid$																			
																		_										
							 	 	_			_						 										+
													_															
				_									-					 	-	_			+		_		_	
																							-					
NOTES									- 10 ND	B.J. B.J. DALE 4 -	ACK:	<u>san</u> 35	DATE	JD 1.8	5 5	ATE	.1 175	-42 τ G	00 JARI)) P:	5 <i>U</i>	AS	SY	ORA SHE	WING 40 et	×° 05	ا کام ج ج	

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No	No. USED Por Assy
RI	008024	OR27 10% 21/2 W WIREWOUND	WELWYN	W21	1
R2	000330	33R 5% VSW CARBON	MULLARD	CR25	1
२३	000102	IK 5% 1/3W CARBON	MULLARD	CR25	
R4	000182	IKB 5% 'SW CARBON	MULLARD	CR25	<u> </u>
R5	013922	39k2 1% 1/8W 50ppm MF	HOLCO	H8c	1
R6	013742	37k4 1% 1/8W 50ppm MF	HOLCO	H8C	<u> </u>
R7	090001	PTC THERMISTOR	MULLARD	VA8650	
र8	000470	47R 5% /3W CARBON	MULLARD	CR2S	2
R9	000470	47R 5% 1/3W CARBON	MULLARD	CR25	
RIO	011003	100k 1% Vaw 50ppm MF	HOLCO	Н8с	2
RII	011003	100k 1% 1/8W 50ppm MF	HOLCO	H8C	-
R12	066205	2M POT 3/8 SQ VERT. CERMET	BECKMAN	72×w	1
RIJ	008069	180k 5% 1/2W CARBON	АВ	EB	<u> </u>
R14	000102	IK 5% 1/3W CARBON	MULLARD	CR25	
R15	000102	IK 5% YOW CARBON	MULLARD	CR25	-
R16	000221	2208 5% /3W CARBON	MULLARD	CR25	2
R17	008022	OR27 10% 1/2W MF	IT <u>T</u>	RNOS	2
R18	008022	0R27 10% 1/2W MF	ITT	RN05	
R/9	000104	100k 5% 1/3W CARBON	MULLARD	CR25	I
R20	000221	220R 5% 1/3W CARBON	MULLARD	CR25	
•		· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · ·		······
NOTES	I		L	29.2.84 datro	
SEE SHEET FOR L				4200 P5 (OG) PCB ASSY

ESIGNATOR	DATRON PART No	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No USED Per Assy,
1		NOT USED			
2	150006	4,117F 20% 16V DIP TANT	UNION CARBIDE	K4R7EIG	l
.3		NOT USED			_
4	150017	1004F 20% IGV DIP TANT	UNION CARBIDE	K IOOEI6	1
5	180004	4700 JUF IGV AL ELECT	WIMA	PRINTILYT I	1
۵	101103	IONE 25% 250V CER DISC	ITT	CDIO	1
7	180026	IONF 350V AL. ELECT	ITT	EN12.12 10/350	i
88	104030	100pf 10% 4KV CER DISC	ITT	HDIG	1
<u>9</u>	102222	212 F 20% 500V CER DISC	ITT	CDIO	1
210	110005	10nF 20% 250V POLYESTER	MULLARD	C280 A E PIOK	1
)	200022	a na anti a serie a serie a serie a serie a serie a serie a serie a serie a serie a serie a serie a serie a se	MOTOROLA	BY252	2
2	200022		MOTOROLA	BY252	
3	210027		MULLARD	BZY88C2V7	1
4	214012		FERRANTI	ZN458	
5		5V 5W ZENER	UNITRODE	TVS505	<u> </u>
6	210068		MULLARD	BZY88CGV8	I
7	213004	180V 1/2 W ZENER	MOTOROLA	IN 5279 B	<u> </u>
IOTES.			•		
CO				100/00/06/0	S(OG) PCB ASS
ATE				DATE DRAWING 400	561 3 of

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUE/ PAR1 M	ACTURER'S	No. USED For Assy.
WI	209013	IAS 600V BRIDGE RECT	MICRO - ELECTRONICS	wood	6	
<u>२</u> ।	250011	SI PNP TRANSISTOR	NATIONAL	BC32	7/7018	
, 22	240024	SI NPN TRANSISTOR	NATIONAL	TIP3I	Α	
23	240018	SI NPN TRANSISTOR	MOTOROLA	MJEE	\$40	2
34	240018	SI NPN TRANSISTOR	MOTOROLA	MJE3	40	-
25	250016	SI PNP TRANSISTOR	MOTOROLA	MJ29	55	2
26	250016	SI PNP TRANSISTOR	MOTOROLA	MJ29	55	-
 MI	260061 .	3140 OP AMP	RCA	CA314	OE	
	410179-6	PCB				1
	604042	4 WAY WAFER PIN -156"	MOLEX	09-72	2-2041	2
	605059	8 WAY DIL SOCKET	JERMYN	J23-1	8008	1
	611006	M3×10mm POZIPAN STEEL	ZNPL			6
	611004	M3×Gmm POZIPAN STEEL	ZN PL		<u> </u>	1
	613005	M3 INT. SHAKEPROOF	ZN PL		18 AW 8.11 8 10 10 10 10 10 10 10 10 10 10 10 10 10	7
	613007	M3 WASHER STEEL	ZN PL		·····	6
	615002	M3 FULL NUT STEEL	ZN PL			7
	618004	MOUNTING PAD TOIS	JERMYN	T018-	0080	1
	620007	TEST POINT TERMINAL	MICROVAR	TYPE	C30	9
	630024	STEATITE BEAD IS SWG	PARK ROYAL PORCELAIN	Nº 2	LARGE)	6
	900003	HEATSINK COMPOUND	RS	554 -	311	A/R
	900004	SILICONE RUBBER COMPOUN	D RS	555- 5	588	A/R
NOTES.			1	5 1 11		~~~~~
				29.2.84		LECTRONICS LTD
SEE SHEET 2 FOR L	ATEST ISSUE	1111			4200 PS (0	
ECO				APPROVED		-
DATE				DATE	NUMBER 4005	61 4 or

					····	
DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFAC PABT No.	TURER'S	No. USED Per Assy.
	920088-1	HEATSINK TO-3	SEE DRG			2
	920126	FUSE HOLDER 20mm PCB	BELLING LEE	L1426		<u> </u>
FI	920128	FUSE 4A 250V 20mm SLO-B	BELLING LEE	L2080/	A/4	
	920144	HEATSINK TO-220	REDPOINT	TVISOC	>	2
	618010	SILPAD TO 220				4
	420112 -1	S.S.D. WARNING LABEL		SEE_OR	°G	1
	420098	SERIAL Nº LABEL		R.S. 55	· ·	1
						_
						-
			+			
,						
			+			
NOTES.				29, 2, 84		T ELECTRONICS LTD
SEE SHEET 2 FOR L	ATEST ISSUE	r				
		┟━━━━━┤━━━━━┤━━━━━┼		APPROVED		G PCB ASSY
DATE				DATE	N-MRER 4005	61 5 or 5
сякр						

(IDAG 195 195		\$06.5 	Ś	9	A B		·													- :				!					; ; - ; -		- i i			
40055		SVIE	4-7-8	5.2.8	1 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2				_	_												-1-	 		-		 -= =	-						
		CULC DATE ECG PEVISION ISSUE	1958	2139	2175) 											_ (ļ		
		PEVILUON ISSUE	4 4	4 4 0 0	1 4 4	ý t								1										i i			-							
PESCAPT ON	DRAWHIN NUMPER	SUFET NGM9ED									ISSU	JF - 7	EVIS	01												······								
COMP. LAYOUT.	480554	·	4.0	4	- c F <	1												-	-		_ -	-									-			-
SCHEMATIC	430554	1	4.0.40			7.4	 						-					_				-			-			-			1			
SCHE MATIC	430554	2	4 Ö												_															-				
FUNCTIONAL TEST. PROC.	460554/FT	1-2	4	-	4			-		-			-		-																			
FUNCT. TEST TICK LIST.	47055 4 /ft		14-0		1.4			-				- - - -							-								-+							-
						-							-	_	-						- -					-							_	-
			·]												· +																			
	 			-		_				_			-		- -							-	_					-						
																	-+								-									
															1						-		1											
HOTES								Je	et.			си, Си,	00N 8. JA 0A16 4-7	<u>. 85</u>		7 1 2	<u>56</u> 7.8	> 5		57 15	-	251 75	420		-8	.à≤	55	(005 1		4 7	

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUS ACTURER'S PART No.	nas presenta Por Avay
RI	000102	IK 5% /3W CARBON	MULLARD	CR25	
R2	015230	523R 1% /8W 50ppm MF	HOLCO	HBC	
R3	021402	14k 1% 1/4W 50ppm MF	HOLCO	H4C	
R4		NOT USED			-
R5	-	NOT USED			
RG		NOT USED			
R7	000272	2K7 5% /3W CARBON	MULLARD	CR25	2
R8	000272	2k7 5% /3W CARBON	MULLARD	CR25	_
R9	000103	IOK 5% 1/3W CARBON	MULLARD	CR25	2
RIO	000103	IOK 5% 1/3W CARBON	MULLARD	CR25	
C1	180042	3300 JF 25V AL ELECT	STEATITE	EG. 00MG, 433E	2
c 2	180042	3300 F 25V AL ELECT	STEATITE	EG. 00MG. 433E	
C 3	180047	1000 F 40V AL ELECT	ECC	SMVB	7
C4	180047	1000 F 40V AL ELECT	ECC	SMVB	-
C5	110020	47nF 20% 63V POLYESTER	WIMA	MKS2	1
C6	150021	22 MF 20% 25V DIP TANT	UNION CARBIDE	K22E25	7
C7	150021	22 F 20% 25V DIP TANT	UNION CARBIDE	K22E25	
C8	180047	1000 MF 40V AL ELECT	ECC	SMVB	
C9	180047	1000 F 40V AL ELECT	ECC	SMVB	
CIO	180048	470 F 63V AL ELECT	ECC	SMVB	2
	ATEST ISSUE 3 4 3 7 1743 6.8424-10.84	, A A A A		DRAWN	(IG) PCB ASS

ESIGNATOR	DATRON	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACT	0.1.4.1.0). USED r. Assy.
211	150021	22 HF 20% 25V DIP TANT	UNION CARBIDE	K22 E 2		
212	104026	47 nF 20% 50V CER DISC	SIEMENS	B37449		3
	150021	22 UF 20% 25V DIP TANT		K22E2		_
213	180024	100F 63V AL ELECT	MULLARD	016-18		
		22 UF 20% 25V DIP TANT		K22E25		
215	150021			K22E25	·····	· · · · · · · · · · · · · · · · · · ·
216	150021	22 HF 20% 25V DIP TANT		B37449		
17	104026	47nF 20% 50V CER DISC				
218	150001	22 UF 20% IGV DIP TANT		K22EIG		2
<u>19</u>	150001	220F 20% 16V DIP TANT		K22EIG		
20	104026	47nf 20% 50V CER DISC		B37449)	
21	180048	4700F G3V AL ELECT	ECC	SMVB		
222	180047	1000 F 40V AL ELECT	ECC	SMVB		-
223	180047	1000 F 40V AL ELECT	ECC	SMV8		
24	180047	1000 F 40Y AL ELECT	ECC	SMVB		
225	150016	F 20% 35V DIP TANT	UNION CARBIDE	KIROE35	5	2
26	150016	INF 20% 35V DIP TANT	UNION CARBIDE	KIROE3	5	
C27	150021	22 UF 20% 25V DIP TANT	UNION CARBIDE	K22E25		
· · · · · · · · · · · · · · · · · · ·				By252		4
)	200022	3A 400V GP SI DIODE	MOTOROLA			<u> </u>
2	200022	3A 400V GP SI DIODE	MOTOROLA	BY 252		
3	200022	3A 400V GP SI DIODE	MOTOROLA	BY252		
NOTES.	ATEST ISSUE			29. 2. 84	datron «	ECTRONICS LTD
ins				CHECKED	4200 PS(IG)	PCB ASS
				APPROVED	DRAWING 400554	
COKD				DATE	400554	3 or 7

ESIGNATOR	DALRON PART No.	DESCRIPTION	FRINCIPAL MANUFACTURER	MANUFACIURER'S PART No	NA USED Per Assy
04	200022	3A 400V GP SI DIODE	MOTOROLA	BY 252	_
5	200002	IA SON GP SI DIODE	FAIRCHILD	IN 4 001	4
06	200002	IA SOV GP SI DIODE	FAIRCHILD	IN4001	
7	2000 02	1A SOV GP SI DIODE	FAIRCHILD	IN 4001	
8	200002	1A 50V GP SI DIODE	FAIRCHILD	IN 4001	
9	210200	20V 400mW ZENER	MULLARD	BZY88C20	2
010	210200	20V 400mW ZENER	MULLARD	BZY88C20	
	210033	3V3 400mW ZENER	MULLARD	BZY88C3V3	
N1	209003	1A5 100V BRIDGE RECT	MICRO- ELECTRONICS	WOOI	4
V 2	209003	IAS 100V BRIDGE RECT	MICRO- ELECTRONICS	wool	
∕∨3	209003	IAS ICOV BRIDGE RECT	MICRO- ELECTRONICS	WOOI	
W4	209003	145 100V BRIDGE RECT	MICRO-ELECTRONICS	WOOI	-
<u>کا</u>	2400 37	SI NPN TRANSISTOR	MOTOROLA	TIPI4I	
22	250026	SI PNP TRANSISTOR	MOTOROLA	TIP146	1
23	2300 65	J FET ILIM 4.7mA	SILICONIX	J 511	2
₹4	2300 65	J FET I LIM 4.7 A	SILICONIX	J 511	
MI	260051	-15V IA REGULATOR	MOTOROLA	Mc 79,15cT	2
M2	260006	ISY IA REGULATOR	MOTOROLA	MC7815CT	2
			······································	RAWN TITLE	5(IG) PCB ASS

USIGNATOR	DATRON PART No	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S	No. USED Per Assy.
v13	260070	317 ADJ. REGULATOR	NATIONAL	LM317 HVK	· 1
vi4	260006	ISV IA REGULATOR	MOTOROLA	MC 7815 CT	
vi 5		NOT USED			
V16	260005	5V IA REGULATOR	MOTOROLA	MC 7805CT	1
47	260051	-15V IA REGULATOR	MOTOROLA	MC 79. 15CT	
48	260072	-8V IA REGULATOR	NATIONAL	LM7809CT	<u> </u>
V19	260071	8V IA REGULATOR	NATIONAL	LM7808CT	I
2	370013	4UH GA RF CHOKE	ERO	F1756-004-601	2
_3	370013	40H GA RF CHOKE	ERO	F1756 - 004 - 601	
L4	370014	BUH 3A RE CHOKE	ERO	F1756-008-301	4
L5	370014	BUH 3A RF CHOKE	ERO	F1756 - 008-301	
LG		NOT USED			
L7	370014	8 H 3A RF CHOKE	ERO	F1756-008-301	
L8		NOT USED			
L9	370014	BUH 3A RF CHOKE	ERO	F1756-008-301	
Lio	370019	PS COMMON MODE CHOKE	SIGA	SEE DRG	I
F(920128	FUSE 4A 250V 20mm SLO-B	BELLING LEE	L2080A/4	2
F2	920128	FUSE 4A 250V 20mm SLO-B	BELLING LEE	L2080A/4	
NOTES. NEE SHEET 2 FOR L	ATEST ISSUE			DRAWN L . TITLE	
15				CHECKED 4200 F	PS(IG)PCB ASS
E CO				APPROVED DRAWING ADD	0554 5 ⁵¹⁴⁶⁶⁷

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MASULA PART No	CIUPER'S	Mo, USED Pui Assy	
F3	920143	FUSE 3-15A 250V 20mm SLO-8	BELLING LEE	L2080	DA/3.15	2	
=4	920143	FUSE 3.15A 250V 20mm SLO-8	BELLING LEE	L2080	A/3-15		
=5	920116	FUSE IA 250V 20mm SLO-B	BELLING LEE	L2080	A/1	2	
-6	920116	FUSE 1A 250V 20mm SLO-B	BELLING LEE	L2080	A/I		
	540002	22 SWG TINNED COPPER WIRE				A/R	
	410282-2	PCB				<u> </u>	
	590004	SLEEVE- PTFE	HELLERMANN ELECTRIC	FEIO		A/R	
	604042	4 WAY . 156" PLUG GD. PL.	MOLEX	09-72	- 2041	5	
	611006	M3×10mm POZIPAN STEEL	ZN PL			10	
	630243	GLASS BEAD 2.4% × 0.8% × 1.8	MANSOL (PREFORMS)	M536	38/3	6	
	613005	M3 INT SHAKEPROOF	ZN PL			10	
	613007	M3 WASHER STEEL	ZN PL			3	
	615002	M3 FULL NUT STEEL	ZN PL			10	
	618010	INSULATING PAD SIL TO-220	WARTH	3223-	07FR-54	2	
	618001	INSULATING BUSH TO-220	MULLARD	56359	с	2	
	620007	TEST POINT TERMINAL	MICROVAR	TYPE C	TYPE C30		
	900003	HEATSINK COMPOUND	RS	554	311	A/R	
	900004	SILICONE RUBBER COMPOUND	RS	555-5	88	A/R	
	920088-1	HEATSINK TO-3	SEE DRG			1	
	920089-1	HEATSINK TO-220	SEE DRG			I	
	920105-1	HEATSINK TO-202	SEE DRG			3	
	920126	FUSE HOLDER 20mm PCB	BELLING LEE	L1426		6	
	920142	HEATSINK 2 x TO-220	REDPOINT	TY35H	9	2	
IOTES.				29.2.84	atron	ELECTRONICS LTD	
	ATEST ISSUE		······	HECKED	4200 PS (IG)		
DATE				PPROVED	NUMBER 400554	6 OF	

						1
OUSIGNATOR	DALRON PART No.	DESCRIPTION	РВІМСІРАЦ МАГАН АСТИВІЕН	MANUEAC PARE No	INRER'S	No. UCED Pol. Asy
	420112 - 1	SSD. WARNING LABEL		SEE	DRG.	1
	4 20098	SERIAL Nº LABEL		R.S. 554	1-793	1
			_			
	_					
·						
· · · ·						
						_
			_			
	_					_
			_			
	······································	-				
					· · · · · · · · · · · · · · · · · · ·	-
HOTES.					1	
				15 - 2 - 89	datron	ELECTRONICS LTD
SEE SHEET FOR LAT	LST ISSUE		······································	ORAWN D.T.	TUTU E	
юз + с о				CIFECKET	4200 P5(IC	а) Р.С.В. ASS <u>V</u>
tiate t					NUMBER 40055	4 7 ⁵⁰⁷⁶⁷ 7
C106D		· · · · · · · · · · · · · · · · · · ·				+ / a /.

Letawing No		CHKO	ž	े	F																						
4006		DATE	26.2.86	22.6.87	29.2.89						_				_												
$[-T] = \nabla G$	~1	ECO	1.0 2162 26.286 AFC	26091	2751																						
		REVISION 15506	0		1.2																						
DESCRIPTION	DRAWING NUMBER	SHEET Number							19	ssur.	aevisi	он								· · · · ·						<u> </u>	
COMP. LAYOUT.	480653	1	0-1	- ~-	_									.					_			_					
SCHEMATIC	430653		0					- -							-												
FUNCTIONAL			0																_ _								
TEST PROC.	4@653/FT	-4					_			-							-	_						-	_		
FUNCT. TEST TICK LIST.	470653/FT		0.1											-										_	_		
																		_ _						-			
				_						_				_													_
		-	-														_										
												_															
						_				_		_								+		_				+++	
P.C.B.	410254	-	2-0															LILE					1.	WARG			
NOTES											ORN IL: DAIE 12	2 86	R.1 2		- AA 96	3.3	(. 86	47 47 PS	00 (38v	i) Pa	:8	Ass	- 1	40	\sim	653 01	

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No	No. USED Per Assy.
RI -	004752	7K5 2% 1/4W MET-OX	ELECTROSIL	TR4	2
R2	011300	130R 1% 1/8W 50ppm MF	HOLCO	H8C	2
२३	000682	6k8 5% V3W CARBON	MULLARD	CR25	2
۹	000563	56k 5% 1/3W CARBON	MULLARD	CR25	2
25	000104	100k 5% 1/3W CARBON	MULLARD	CR25	2
26	000103	IOK 5% 1/3W CARBON	MULLARD	CR25	2
२७	000471	470R 5% /3W CARBON	MULLARD	CR25	2
28	004752	7k5 2% 1/4W MET-OX	ELECTROSIL	TR4	
R9	011300	130R 1% 1/8 W 50ppm MF	HOLCO	H8C	
RIO	000682	· 6k8 5% /3W CARBON	MULLARD	CR25	
RII	000563	56K 5% 1/3W CARBON	MULLARD	CR25	
212	000104	100K 5% 1/3W CARBON	MULLARD	CR25	
R13	000103	IOK 5% 1/3W CARBON	MULLARD	CR25	-
R14	000471	470R 5% 1/3W CARBON	MULLARD	CR25	
R15	006392	3k9 % 1W MET-OX	ELECTROSIL	FPI	2
R16	006392	3k9 % IW MET-OX	ELECTROSIL	FPI	
R17	000272	2k7 5% 1/3W CARBON	MULLARD	CR25	2
R18	000222	2k2 5% 1/3W CARBON	MULLARD	CR25	2
RI9	000308	3RO 5% V3W CARBON	MULLARD	CRZS	2
R20	012741	2k74 1% 1/8W 50ppm MF	Носсо	НВС	2
R21	013922	39K2 1% 1/8W 50ppm MF	HOLCO	H8C	2
R22	000272	2k7 5% 1/3W CARBON	MULLARD	CR25	
R23	000222	2k2 5% 1/3W CARBON	MULLARD	CR25	
NOTES.	LATEST ISSUE			12.2.86	
	2 1684 1694 1776 1684 5.9.84 30 11 84			4701	0 PS (38V)PCB AS

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
R24	000308	3RO 5% 1/3W CARBON	MULLARD	CR25	-
225	012 7 4 1	2 k7.1 1% 1/8W 50ppm MF	HOLCO	H8C	-
R26	013922	39K2 1% /8W 50ppm MF	НОГСО	H8C	-
C1	110042	100 NF 20% 63V POLYESTER	WIMA	MKS2	3
C2	110042	100 nF 20% GAV POLYESTER	WIMA	MKS2	-
<u>3</u>	110042	100 NF 20% G3V POLYESTER	WIMA	MKS2	
<u>C4</u>	120028	4A7F 20% 100V POLYCARB	WIMA	FKC2	2
C5	120028	4.7F 20% 100V POLYCARB	WIMA	FKC2	
<u> </u>	150016	JUF 20% 35V DIP TANT	UNION CARBIDE	KIROE35	2
C7	150015	10, F 20% 35V DIP TANT	UNION CARBIDE	KIDE35	2
C8	150015	16 JF 20% 35V DIP TANT	UNION CARBIDE	KIOE 35	
<u> </u>	150016	LUF 20% 35V DIP TANT	UNION CARBIDE	KIROE35	-
<u> </u>	180040	QUE 100V AL ELECT	ECC	SMVB	2
2(1	180040	100 F 100V AL ELECT	ECC	SMVB	<u> </u>
					· · · · · · · · · · · · · · · · · · ·
					·····
NOTES.		<u></u>	<u> </u>		
SEE SHEFT 2 FOR L	ATEST ISSUE			THEAW + FILE	
na Fun				GIECKED 4700 PS	5 (38V) PCB AS
0416				APPROVED DIAWING ADD	

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFA PART No	CTURER'S	Na. USED Per Assv.
DI	210270	27V 400mW ZENER	MULLARD	BZY88	BC 27	2
D2	210270	27V 400mW ZENER	MULLARD	BZY88	C 27	
D 3	200001	75mA 75V GP Si DIODE	FAIRCHILD	IN414	8	2
>4	200001	75mA 75V GP Si DIODE	FAIRCHILD	IN414	8	-
D5	214012	2V45 30ppm ZENER	FERRANTI	ZN458	3	2
D6	214012	2V45 30 ppm ZENER	FERRANTI	ZN458	3	
D7	210068	6V8 400mW ZENER	MULLARD	BZY88	C6V8	2
210068		6V8 400 mW ZENER	MULLARD	BZY88	C 6V8	
Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q2	250026 240037 250018 250018 240025 240025 240029 250018 240029	SI PNP TRANSISTOR SI NPN TRANSISTOR SI PNP TRANSISTOR SI PNP TRANSISTOR SI NPN TRANSISTOR SI NPN TRANSISTOR SI PNP TRANSISTOR SI NPN TRANSISTOR	MOTOROLA MOTOROLA MOTOROLA MOTOROLA MOTOROLA MOTOROLA MOTOROLA MOTOROLA		1 5/ TO18 6/ TO18 6/ TO18 5/ TO18 5/ TO18	
Q8	240029	51 NPN IKANSISIOK	MOIOKOLA	8C 344		
NUTES				15.5° 80	datr	
SEE SHEET 2 FOR	ATEST ISSUE				4700 PS	(38V) PCB ASSY
·				DALL	NUMBER 400	653 4 5
ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACT PART No.	URER'S	No. USED Per Assy.
-----------------	--------------------	------------------------	---------------------------	----------------------	---------------	-----------------------
MI	260043	358 DUAL OP AMP	NATIONAL	LM358	N	1
						·
-1	920120	FUSE IA 1257 7mm	LITTLEFUSE	275 00	۱ <u></u>	2
2	920120	FUSE IA 1257 7mm	LITTLEFUSE	275 00	<u> </u>	-
	410254-2	РСВ				1
	605059/A	8 WAY DIL SOCKET				<u> </u>
	611016	M3×8mm POZIPAN STEEL	Z.N.PL.			<u> </u>
	613005	M3 INT. SHAKEPROOF	ZN. PL.			2
	613007	M3 WASHER STEEL	ZN.PL.			1
	615002	M3 FULL NUT STEEL	ZN. PL.			2
	620007	TEST POINT TERMINAL	MICROVAR	TYPE C30)	8
	900003	HEATSINK COMPOUND	RS	554 - 31		A/R
	920141	HEATSINK TO-220	AAVID	50418		2
	611006	M3X10mm POZI-PAN STEEL	ZN. PL.			I
	618001	INSULATING BUSH TO220	MULLARD	56359	С	1
	618014	INSULATING PAD TIP 36	WARTH	4177-1	NA-53	1
	618004	MOUNTING PAD TO 18	JERMYN	TO18-0	080	2
			-			
NOTES.			L	12. 2. 86	datron	ELECTRONICS LTD
SEE SHEET 2 FOR				CHECKED	4700 PS(38	V)PCB ASSY
				APPROVID DATE	NUMBER 400653	5 OF 5

4006		CHŘÍD DAFE	4.3.86 9100	22.486	36.861	A 125 C C C C C C C C C C C C C C C C C C C	28 OCTB7.	10.12.87	29.2.871 AP	1 2 88 2		MC BX VIA O	-		-	-				-											-										-
01 w/	(,	ECO REVISION	0 2162.	1 2220	2 2276	1655	3 2663	3 2724	3 2751	1 2956	C10010	90/2019			_							_						_					_	_							-
		ISSUE	0:	-			-	_	-		- -	-																									Ì.				
DESCRIPTION	NUMBER	SHFET NUMBER				-								(S)	SUE	. пе	VISI	ON																							
AYOUT	480637	1	0			1.3	4	1.5	_	9.1	- 0	• 				_							_																_		_
	•																																								
SCHEMATIC	430637	1	0.1	_							-	-			_	_			_				_				_	-		_ -							-				
FUNCT.ONAL	460637/FT	1-5	1.01					1.1	1.2		1 2	0											_				-				_									_	
FUNCT. TEST TICK LIST	470 637 /FT	1	10.1					1.1	1.2												_		-								_								+		
									_		_	_	-			_	-		- -	-	ļ	_		_		+						-	_				_			_	-
							_				- -	- -			—			- -	- -	-			-				-		-	- -						- -			-+		-
																				-																					
			_	-		_						_ _								-			_	_	_				_	_	_ _										
						_ _	_			_		- -			-	-	-		_	-					_ _				_					-	_		-	$\left \right $	+		
РСВ	410245		0.4			-	-	-				_		-			-	_	-	-												-					-	-			
DEN	OTES NO C SSUE LEVEL	HANGE	TO SE	. 🖂	50						τ.	~ U			л Г	0		2.8	5	CTIK R.K. DATE 5	200 /3/	'64N			57		TLE	4	70 Н/:	0 5 /	PA ASS	(PC 3Y.	s)		4	#1NG 40 ET	0	G3	37 7		

OR 5% /BW CF RES	WELWYN MULLARD MULLARD	W2 3 CR25	
OR 5% 1/3W CF RES OR 5% 1/3W CF RES OR 5% 1/3W CF RES	MULLARD MULLARD	CR25	1
OR 5% 1/3W CF RES OR 5% 1/3W CF RES	MULLARD		5
OR 5% /BW CF RES		200F	
		CR25	-
DR 5% 1/3W CF RES	MULLARD	CR25	-
	MULLARD	CR25	-
2 1% 1/2W MET GLAZE	NEOHM	RGP0207	4
2 1% 12W MET GLAZE	NEOHM	RG P0207	-
2 1% 1/2W MET GLAZE	NEOHM	RGP0207	-
1 IS TURN V CM POT	BECKMAN	89P	
K NTC THERMISTOR	DALE ELECTRONICS	SEE DRG	2
K NTC THERMISTOR	DALE ELECTRONICS	SEE DRG	-
2 1% 12W MET GLAZE	NEOHM	RGPOZOT	-
R47 5% 2.5W WW RES	WELWYN	W21	1
4k 1% 18W 50ppm MF	носсо	HBC	4
4k 1% 18W 50ppm MF	HOLCO	Н8С	
OTUSED			
OT USED			
OR 5% YOW CF RES	MULLARD	CR25	
< 5% /3W CF. RES	MULLARD	CR25	l
R 5% 1/3W CF RES	MULLARD	CR25	1
		Н8С	
74k 1% 18W 50ppm MF	HOLCO	НВС	
	1 15 TURN V CM POT k NTC THERMISTOR k NTC THERMISTOR 22 1% /2W MET GLAZE 247 5% 2.5W WW RES 4k 1% /8W SOPPM MF 4k 1% /8W SOPPM MF DT USED OR 5% /3W CF RES 2 5% /3W CF	1% 1/2W MET GLAZE NEOHM 1 ISTURN V CM POT BECKMAN k NTC THERMISTOR DALE ELECTRONICS k NTC THERMISTOR DALE ELECTRONICS 22 1% 1/2W MET GLAZE NEOHM 247 5% 2.5W WW RES WELWYN 4k 1% 1/8W SOPPM MF HOLCO 0T USED DOR 5% 1/3W CF RES 0R 5% 1/3W CF RES MULLARD 1% 5% 1/3W CF RES MULLARD 1% 1% 50PPM MF HOLCO 2 1% 1% 50PPM MF	1% 1/2 W MET GLAZE NEOHM RGP0207 1 IS TURN V CM POT BECKMAN 89P k NTC THERMISTOR DALE ELECTRONICS SEE DRG k NTC THERMISTOR DALE ELECTRONICS SEE DRG 22 1% 1/2W MET GLAZE NE OHM RGP0207 247 5% 2.5W WW RES WELWYN W21 4k 1% 1% 1% WS OPPM MF HOLCO HBC 01 USED 00 HBC 07 USED 07 CR25 08 5% 1/3W CF RES MULLARD CR25 18 5% 1% VS OPPM MF HOLCO HBC 14k 1% 1% 1% WS OPPM MF HOLCO HBC 07 USED 0 CR25 14 5% 1% 0 CF RES MULLARD CR25 14 1% 1% 1% WS OPPM MF HOLCO HBC 14 1% 1% 1% 1% 1% 0 PPM MF HOLCO HBC 174k 1% 1% 1% 0 SOPPM MF HOLCO HBC

H SIGNATOR	DATRON PART No.	DESCRIPTION PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No	Go (ISED) Por Accy,
C1	110043	10nF_20% 630V POLYESTER WIMA	MKS4	
C2		NOT USED		
C3	150020	10 HF 20% 25V DT CAP UNION CARBI	DE KIO E25	
24		NOT USED		
C_5	102471	470 pF = 10% 500V CER DISC 1TT	CDIO	2
26	102471	470 pF \$ 10% SOOV CERDISC ITT	CDIO	
27	150006	4 MTF 20% IGV DIP TANT UNION CARBIE		
C8	101103	10 nf 25% 250V CER DISC ITT	CDIO	2
9	101103	10 F 25% 250V CER DISC ITT	CDIO	4
C <u>IO</u>	110053	47 F 10% 63 OV POLYESTER WIMA	MKS4 MKS4	
Cji	110053	47nF 10% 630V POLYESTER WIMA	MKS4	
012	110053	47 <u>nF</u> 10% 630V POLYESTER WIMA	M KS 4	
CI3	110053	47NF 10% 630V POLYESTER WIMA		
NOTES.			20.12.85 dat	
SEE SHEET 2 FOR L	NIEST ISSUE		DRAWN I IITLE	
155			CHECKED 4700. P.A.	POS HIS ASS
				514FT

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANULACTURER'S PART TIO	Dec. USED Per Assy
C14	150002	10,4 F 20% 164 DT CAP	UNION CARBIDE	KIDEIG	
DI	210100	10V 400mW ZENER	MULLARD	BZY88CIO	4
D2	210100	10V 400 mW ZENER	MULLARD	BZY88CIO	
D3	210100	10V 400 mW ZENER	MULLARD -	BZY88CIO	-
D4	210100	IOV 400 mW ZENER	MULLARD	BZY88CIO	
D5	200020	IA IKSY FR SI DIODE	MOTOROLA	BY339	
06	200001	75 mA 75V GP SI DIODE	FAIRCHILD	IN4148	I
D7	214012	2445 30ppm ZENER	FERRANTI	ZN458	3
DB	214012	2V45 30ppm ZENER	FERRANTI	ZN458	-
09	214012	2V45 30ppm ZENER	FERRANTI	ZN458	
QI	239067-1	ATM 2NB5 MATCHED	DATRON	SEE DRG.	2 PAIRS.
Q2		PAIR.			-
Q3	239067-1	{ MTM 2NB5 MATCHED	DATRON	SEE DRG.	
Q4		PAIR.			
Q5	240021	SI NPN TRANSISTOR	NATIONAL	BDI35	1
Q6	24000!	SI NPN TRANSISTOR	NATIONAL	BC184/TO18	2
Q7	250001	SI PNP TRANSISTOR	NATIONAL	BC 214 / TO18	1
NOTES.				DATE	
SEE SHEET 2 FOR L	ATEST ISSUE			DRAWN . TILLE	
145 ECO				CINECKED 4700. P/	a (POS) H/S AS
DALE				DATE DOAMING 4006	\$107.71

-1 SIGNATOR	DATRON PARE No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No	No USED Par Assy.
Q8	240001	SI N.P.N. TRANSISTOR	NATIONAL	BC184/TO18	
Q9	230001	N-CHAN I LIM 1.4 mA	SILICONIX	J506	
MI	260048	7611 CMOS OP AMP	INTERSIL	ICL7611 DCPA	1
	-				
	·····	•••• •••••••••••••••••••••••••••••••••			
HOTES.				DATE 20.12. 85 000	
	ATEST ISSUE			DRAWN . TITLE	(POS) HAS ASSY

ESIGNATOR	DATRON PART No	DESCRIPTION	PRINCIPAL MANUFAC ¹ URER	MANUFACTURER'S (PART Do	Bar USED Dec Assy
	410245-4	PCB			1
	450454-1	HEATSINK 64mm			t
	450455-1	HEATSINK 91mm			1
	420080-1	HIGH VOLTAGE LABEL			2
	512000	7/-2 PIFE INSULATED (BLK)WIR	ŧ		A/R
	512111	7/+2 PTFE INSULATED (BRN)WIR	Ę		AIR
	512 2 2 2	7/-2 PTFE INSULATED (RED)WIR	E		A/R
	512444	7/-2 PTFE INSULATED (YEL) WIRE			AR
	512555	7/-2 PTFE INSULATED (GRN) WIR			A/R
	512666	7/-2 PIFE INSULATED (BLUE)WIR	E		AR
	512777	7/2 PIFE INSULATED (VIO.) WIR	¢		A/R
	512888	7/ 2 PTE INSULATED (GREY) WIR	e		Alr
	512999	7/-Z PTE INSULATED (WHITE)WIR	E		A/R
	512333	7/ 2 PTFE INSULATED (OR) WIRE			A/R
	560001	2 CORE 7/-2 BRAIDED SCN. CAR	ιε		•22M
	590001	SLEEVE MAX CABLE ϕ 3.0	HELLERMANN ELECTRIC	HIS x 20mm BLACK HELSYT	N 6
	59007 G	SOLDER SLEEVE \$ 7.3	RAYFAST	CWT-7	22
	590002	SLEEVE MAX CABLE \$6.0	HELLERMANN ELECTRIC	H30 X 25 mm BLACK HELSY	3
1	605052	8 WAY . I" HOUSING	MOLEX	22-01-2085	<u> </u>
	605057	CRIMP TERMINAL GD.PL.	MOLEX	4809-GL	12
	605118-1	SOCKET \$ 1.02	CAMBION	SEE DRAWING A4	88
	611006	M3 X 10 mm POZLPAN STEEL	ZN PL		8
	611027	M3 × 20mm POZIPAN STEEL	ZNPL		4
C)TES FE SHEET 2 FOR L	A1E51-ISSUE			20 12 8s datron	
155 F C D - (A) F				4700.PA. (PO	,

	DATRON PART 110	DESCRIPTION	PRINCIPAL MADUFACTURER	MANUEACTURER'S PART No.	No. USED Por Assy
	612004-1	M3x4mm STANDOFF	HARWIN	CS2116/B	8
	613029	M3 WAVY WASHER SS			16
	615002	M3 FULL NUT STEEL ZN PL.			4
	620003	SOLDER PIN	HARWIN	H2105A01	12
·	620007	TEST POINT TERMINAL	MICROVAR	TYPE C30	4
	630024	STEATITE BEAD 16 SWG	PARK ROYAL PORCELAIN	Nº 2	2
	630126	'P'CLIP Ø 7.9 mm	RICHCO	N5	<u> </u>
	613017	M3 WASHER NYLON			<u> </u>
	900003	HEATSINK COMPOUND	R3	554-311	A/R
FBI	920145	FERROXCUBE BEAD	MULLARD	FX 4026	1
	590033	SLEEVE. MAX CABLE ϕ 10	HELLERMANN ELECTRIC	H50 × 25mm BLK. HELSYN	2
	420098	LABEL SERIAL Nº	RS	554 - 793	1
	420112-1	LABEL SSD WARNING	SEE DRG		<u> </u>
	605059	8 WAY DIL SOCKET			<u> </u>
J3	605053	12-WAY .1" HOUSING	MOLEX	22-01-2125	
	6:3007	M3 WASHER STEEL ZN PL			4
	614001	M3 CLEAR × 4mm STANDOFF	HARWIN	CS2117B	4
	540002	22 SWG B.T.C. WIRE			A/R
	590004	SLEEVE ØI O PIFE	HELLERMANN	FEIO	A/R
	390004			555-588	

DRAWING No		рнк р	হ	4	J.	28	3 Q	e Q	2	4	A.		8	6							1		_		1								1							
4005		BIAG	7.85	11.85	.1.86	486	0.06	6.86	.11.86	12.BG.	18.8	19.2	8	MAR				-	1				-		1			Ì					1							
Ust AN		ECO	1958 5.	2056115	2118 29	2218 20	2 72 2 2	2262 4	2432 21	2485.15	265129	01 45/2	3015 5	7.9 3272 16 MAR897										- -	-		!					- 		_						
		REVISION	0		_	2	04	10	9	<u>-</u>	- I		60	6	-			-	1					-							1-		-:		-!					
	DRAWING	ISSUE SHEE*	~				-11-	1						-1-	_			1	1		1				1											1	1		_i_	<u> </u>
DESCRIPTION	NUMBER	NUMBER	İ					_							Эĉ	. a e	/15/0	эн -			,. <u></u> ,			,		,											~			
COMPONENT	480539	1	17.0	1.7		7 2	?	7.4		.5	1.6	7.7	17.8	17.9	_						_			_	 						_			- ·						- <u>↓</u>
			õ	17.11	~		'n		4	- -				2					Ì			_	_ -		_											-				
SCHEMATIC	430539		17.0	17.	7.	-	- 1	-	Ē			_		7			- -			-						-								+	_					- -
FUNCTIONAL TEST PROC	460539/FT	1-2	17.0					-					4																									_	_	
FUNC. TEST TICK LIST	470539/FT		7.0						—	_		1.1							-	_																			_	
											-		_							-										_						_				_
			-			-	_	-						-				- -	-							-				_	_			_					_	
			- -	-							_		- -			-	-		-	-		-	_						2											
			-					-					-	-											-															
						_				_			_		_				_		_		_			_														
PCB	410246	1					4	_		_		-				-			_ _			_			-	-			_ -								-		-	
	-710270						<u>`</u>		L					1		Ц			\perp		1					-	ILE			_		1			DRAV		<u> </u>			
DENC	SUE LEVEL	HANGE . CHAN	TO	Da	c							- T.	<u> </u>				11 11 11 0.7	7. 8	5		(J 7.8	D 15	DAT					42 +	00 /s	P A	A (SS	ίne Υ.	G)		4	-0	05	53	9	

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No	No. USED Per Assy
રા		NOT USED			
₹2	008057	22k 5% 9 W WW RES	WELWYN	W23	
23	000101	100R 5% 1/3W CF RES	MULLARD	CR25	5
4	000101	100R 5% 1/3W CF RES	MULLARD	CR25	-
25	000101	100R 5% 1/3W CF RES	MULLARD	CR25	
र6	008055	2R2 1% 1/2W MET-GLAZE	NEOHM	RGP0207	4
27	008055	2R2 1% 1/2W MET-GLAZE	NEOHM	RGPO207	
18	101000	100 R 5% /3W CF RES	MULLARD	CR25	
(9	090155-1	IOK NTC THERMISTOR	DALE ELECTRONICS	SEE DRG	2
210	090155-1	IOK NTC THERMISTOR	DALE ELECTRONICS	SEE DRG	
211	008055	2R2 1% 1/2W MET-GLAZE	NEOHM	RGPO207	
12	012743	274k 1% 18W 50ppm MF	HOLCO	нвс	4
(13	012743	274k 1% 18W 50ppm MF	HOLCO	HBC	
₹14	008055	2R2 1% 1/2W MET- GLAZE	NEOHM	RGPOZO7	
215	008021	0R47 5 % 2.5W WW RES	WELWYN	W2I	1
R16	000101	1008 5% 1/3W CF RES	MULLARD	CR25	
217	012743	274k 1% 18W 50ppm MF	HOLCO	нвс	
218	012743	274k 1% 18W 50ppm MF	HOLCO	нвс	
21	110043	IONF 20% 630V POLYESTER	WIMA	MKS4	4
2	110043	10nF 20% 630V POLYESTER	WIMA	MKS4	-
23	110043	IONE 20% 630V POLYESTER	WIMA	MKS4	-
24	110043	10nF 20% G30V POLYESTER	WIMA	MKS4	
NOTES.	ATEST ISSUE	5 6 7	<u>N N X X X X X X X X X X X X X X X X X X</u>	28494	۲۵۵ ورود که ۲۵۵ ۲۵ (NEG) H/S ASS

DESIGNATOR	DATRON PARE No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURE R'S PART No	tao USED Poi Agiy
C5	110053	47nF 10% 630V PO	LYESTER WIMA	MKS4	4
се се	110053	47 nF 10% 63CV PO		MKS4	-
C7		470F 10% 630V PO		MKS4	
C8	110053	47nF 10% 630V PO		MKS4	-
ເອ	150002		CAP UNION CARBIDE	KIDEI6	
			, , ,		
			· · · · · · · · · · · · · · · · · · ·		
NOTES.	I				
TE SHEET 2 FOR L	LATEST ISSUE			CHECKED THE 4200. P.	A. (NEG.) H/S ASSY.
- C 0 0A1E				DATE DATE 2014	0539 3 or 6
	l	<u> </u>			

ESIGNATOR	DATRON PART No	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assv
DI	213019	2004 5% 1/2W ZENER	MULLARD	BZX 79C200	6
D2	213019	2004 5% 1/2W ZENER	MULLARD	BZX79C200	
D3	213019	2004 5% 1/2W ZENER	MULLARD	BZX79C200	
D4	213019	2004 5% 1/2W ZENER	MULLARD	BZX79C200	
DS	213019	2001 5% 1/2W ZENER	MULLARD	BZX79C200	
06	213019	2001 5% 1/2W ZENER	MULLARD	BZX79C200	
D7	210100	IOV 400mW ZENER	MULLARD	BZYBBCIO	4
D8	210100	10V 400mW ZENER	MULLARD	BZY88C10	
D9	210100	IOV 400 mw ZENER	MULLARD	BZY88CIO	
DIO	210100	IOV 400 mW ZENER	MULLARD	BZY88CIO	
D <u>II</u>	200020	IA 1K5V FR SI DIODE	MOTOROLA	BY339	1
D12	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4148	1
D13	214012	2V45 30ppm ZENER	FERRANTI	ZN458	
QI	239068-1	MTM 2P50 MATCHED	DATRON	SEE DRG.	2 PAIRS.
@2		PAIR.			
Q3	239068-1	MTM2P50 MATCHED	DATRON	SEE DRG.	
Q4		PAIR.			
Q5	250001	SI PNP TRANSISTOR	NATIONAL	BC214/TO18	
Q6	240001	SI NPN TRANSISTOR	NATIONAL	BC 184 / TO18	1
Q7	230050	N-CHANILIM 2.4 mA	SILICONIX	J508	<u> </u>
NOTES.	ATEST ISSUE			DRAWN . TITLE	
255 E C O DA1E CHEO				CHECKED 4200. PA	(NEG)H/S ASS 39 4 """ 6

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER		No. USED Per Assy
	410246-4	PCB			l
	420080-1	LABEL 'DANCER HIGH VOLTAG	ε'		2
	450454-1	HEATSINK 64mm			1
	450455-1	HEATSINK 91 mm			I
	605118-1	SOCKET Ø 1.02	CAMBION	SEE DRAWING. A4.	8
	590005	SLEEVE MAX. CABLE \$4.0	HELLERMANN ELECTRIC	H20 × 20mm BLACK HELSYN	1
	590001	SLEEVE MAX. CABLE \$3.0	HELLERMANN ELECTRIC	HIS X 20mm BLACK HELSY	
	590002	SLEEVE MAX CABLE \$6.0	HELLERMANN ELECTRK	HIS X 25 mm BLACK HELSY	N 3
-82	920145	FERROX CUBE BEAD	MULLARD	FX 4026	1
Γ Ι	604033	4 WAY .I" PCB PLUG GD. PL.	MOLEX	22-29-2041	2
12	605053	12 WAY .I" HOUSING	MOLEX	22-01-2125	11
	605057	CRIMP TERMINAL GD. PL.	MOLEX	4809-GL	5
	590004	SLEEVE ØI.O PTFE	HELLERMANN	FEIÒ	AIR
	611006	M3 × 10mm POZI PAN STEEL	ZN PL		9
	611027	M3 X 20mm POZIPAN STEEL	ZNPL		3
	612004-1	M3×4mm STANDOFF	HARWIN	C52116/B	8
	613029	M3 WAVY WASHER SS			15
	613007	M3 WASHER STEEL	ZN PL		3
	615002	M3 FULL NUT STEEL	ZN PL		З
	620003	SOLDER PIN	HARWIN	H2105A01	5
	620007	TEST POINT TERMINAL	MICROVAR	TYPE C30	4
	630003	'P' CLIP \$4.8mm	SES	CN5	<u> </u>
	900003	HEATSINK COMPOUND	RS	554-311	A/R
TOTES.	LATEST ISSUE			3.2.84. datron	ELECTRONICS LTD
ITE SHIFET 2 FOR			······································	4200. PA (N	EG) H/S A
FCO			APP	аочер е ОЛАНИИС NUMAEA 40053	•

1.11.4

	DAFBON	DESCRIPTION	PRINCIPAL	MANUFACTURER'S	No USED
DESIGNATOR	PART No.		MANUFACTURER	PART No.	Per Assy.
	512222	7/-2 PTFE INSULATED (RED) WIRE			A/R
	512444	7/-2 PTE INSULATED (YEL) WIRE			A/R
	512666	7/-2 PTE INSULATED (BLUE) WIRE			A/R
	512999	7/-2 PIFE INSULATED (WHITE) WIP	E		Alr
	512 333	7/-2 PTE INSULATED (OR) WIR	٤		A/R
	470098	LABEL SERIAL NO	Rs	554-793	1
	420112-1	LABEL SSD WARNING	SEE DRG-		1
	630024	STEATITE BEAD ISSWG	PARK ROYAL PORCELAIN	Nº 2	2
	614001	M3 CLEAR × 4mm STANDOFF	HARWIN	CS 2117 B	4
	614001	Mis CEERC / Him Stattory			
· · · · · · · · · ·	1 m m 11 m m		+ · · · · · · · · · · · · · · · · · · ·		
			· · · · · · · · · · · · · · · · · · ·		
		· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·		
			· · · · · · · · · · · · · · · · · · ·		
				· · · · · · ·	
and the second second					
	<u> </u>		l		
40115			No. 1	2.2.84 rtatrr	
FE SHEET 2 FOR SATE	ch (65) (6		017.45		LI ELECTRONICS LTD
	1				(NEG) H/S ASSY
				100 A 10	
			TAC	NUMPER 4005	6 6
Letter a state of the second	ا ا ا ا الحاصر المعم المتعمون	1 t . 1 . t .	A		

		сике	\$	J	8	26	2	L	R	\$	‡.6	i S	1	P				 i	.																		_ _				
4005		DATE	7.85	10.85	12.85	46	88	1186	3.87	3.87	100		22.6	3					1		1																				
tet Vv	14		07 2	83	9	≈ =	ri⊨ Ngin	4 7	ŝ	8	20		C ir	<u></u>		-	-				-			-		- -							-								-
		ECO	1956	204	206	22152	3962	244	253	226	000	202								1								Ì						Ì							
		REVISION ISSUE	6.0 1958 10.7 85 W	- 0		N 14	6 4 2396 711.96 6	6.5	و. و	9.9	، و	ר 9 ער פ	ہ و ف					-		- -										- -	_	-	-	-					-	-	-
DESCRIPTION	DRAWING NUMBER	SHEET								i.	<u> </u>				SUE	. ര	EVISI	04										-	<u></u>						i						-1
COMPONENT LAYOUT	480540	1	16.0	·	<u>-</u>	0,10	9	0 4	<u>و</u> .5		۲ و د و	ē	ď) 9				_	_					_		_			-		_ _	_							-		
				~			_				_		_ _	_					-	_						_			_		_	_							_		
SCHEMATIC	430540		16.0	-			-	-	_	- 0.1							_								_				_		_						_			-	
FUNCTIONAL TEST PROC	460540/f1	1-5	16.0										9	-					-		-			_								_									
FUNC. TEST			6.0	-						_			- 9											_						_ -			-	-	-		_		-	-	
TICK LIST		· · · · ·	0				-		-			- -	-		-				- -				-	-		+						+-	+	+			-+	+	+	+	$\left \right $
							-	-	-	_				-		-					-	-	-					+	-	-+-			+	+					+	┢╌	\vdash
							-			-		_ -	- -					_ -			- -		-				- -					+-		+-	-		-		-i-	-	
					_ -		_					_		_			-		_ -		+	-	_				-				_	- -			-			+		-	\vdash
						_ -						_ -	_ -	-	_	_					-											-		+	_	-			+	-	
									_		_ -		_		ļ			_ -	_ -			-					-			-	+					-	_	_			+
				_	-		-	.	_									_ -		_ _			_	_				•		_	_							_			+
					_	_ -			_								-					_	_			_	_			_		_						_	-	-	
									L																										ļ.,						\square
DENOT AT IS	ES NO CHA	CHANC	O D Se	x									<u>ר</u>				DA1 E	<u>.</u> 7. 8			ີ ວ	0 85	2		57 1.8		nitui Z			.P. SSז	s,/	I	н/	s			м О (1		54	4 (>

HESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
RI	000101	IOOR 5% 1/3W CF RES	MULLARD	CR25	2
R2	008037	OR 18 10% 2.5W WW RES	WELWYN	W21	2
R3	008037	OR 18 10% 2.5W WW RES	WELWYN	W21	-
R4	000101	1008 5% 1/3W CF RES	MULLARD	CR25	-
R5	008045	IOK 1% 1/2W MET-GLAZE	NEOHM	RGP0207	2
RG	000102	IK 5% 1/3W CF RES	MULLARD	CR25	1
R7	000220	228 5% '3W CF RES	MULLARD	CR25	1
R8	006105	IM 2% IW MET-OX	ELECTROSIL	FPI	4
R9	014 991	4k99 1% 18W 50ppm MF	HOLCO	H8C	2
RIO	016811	6k81 1% 1/8W 50ppm MF	HOLCO	HBC	2
RII		NOT USED			
R12	000821	8208 5% /3W CF RES	MULLARD	CR25	2
R13	006105	IM 2% IW MET-OX	ELECTROSIL	FPI	-
R14	007204	200k 2% 2W MET-0X	ELECTROSIL	FP2	4
R15	011821	1682 1% 1/8W 50ppm MF	HOLCO	нвс	2
R16	016192	61k9 1% '8W 50ppm MF	HOLCO	H8C	2
RIT	008062	IOR 1% 21/2W WW RES	WELWYN	W21	2
R18	006105	IM 2% IW MET-OX	ELECTROSIL	FPI	-
R19	007204	200k 2% 2W MET-0X	ELECTROSIL	FPZ	-
R20	011821	1k82 1% 1/8W 50ppm MF	HOLCO	HBC	<u> </u>
R21	016192	61k9 1% 1/8W 50ppm MF	HOLCO	H8C	-
R 22	006105	IM 2% IW MET-OX	ELECTROSIL	FPI	
R23	008062	IOR 1% 21/2W WW RES	WELWYN	W21	

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFAC PART No	TURER'S	No. USED Por Assy
R24	008045	IOK 1% 1/2W MET-GLAZE	NEOHM	RGP 020	7	
R 25		NOT USED				
٩26	000 821	820R 5% 1/3W CF RES	MULLARD	CR25		
227	014 991	4 899 1% 1/8W 50ppm MF	HOLCO	HSC		-
28		NOT USED				-
29	016811	6k81 1% 1/8W 50ppm MF	HOLCO	H8C		
30	007204	200k 2% 2W MET-0X	ELECTROSIL	FP2		
31	007204	200k 2% 2W MET-0X	ELECTROSIL	FP2		-
र32	005470	47R 2% 1/2W MET-OX	ELECTROSIL	TRS		2
33	005470	47R 2% 1/2W MET-OX	ELECTROSIL	TRS		
R34. R35	013920	3928 1% VBW 50ppm MF	HOLCO	HBC		2
.1	104025	100 - F - 20 % 50V CER DISC	SIEMENS	B37449)	1
2		NOT USED				-
:3		NOT USED				
:4		NOT USED				
25	180045	47 F GOV AL. ELECT.	MULLARD	031-38	479	2
-6	1800 45	47 UF 63V AL ELECT.	MULLARD	031-38-	479	-
7		NOT USED				-
:8	120033	2.2F 20% IKY POLYCARB	WIMA	FKC3		2
.9	150006	4,07F 20% IGY DIP TANT	UNION CARBIDE	K4R7EI	6	2
10	120033	2n2F 20% IKV POLYCARB	WIMA	FKC3		
	150006	4.17F 20% 16V DIP TANT	UNION CARBIDE	K4 R7E10	6	
12		NOT USED				-
IOTES.	ATEST ISSUE			DATE 23. 2. 84 DAAWN L. CHECKED	datron 4200. ps/I	
				DATE	HIAWING 40054	'

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
213	104043	100pf 10% 500V CER DI	SC STC	CDIOKWKIOOPMSSS500	2
214	104043	100pf 10% 500V CERDIS		CDIOKWKIOOPMS \$5 50005	
C15	150010	330nF 20% 35V DIP TA		KR33E35	2
216	150010	330nF 20% 35V DIP TA	NT UNION CARBIDE	KR 33 5 35	
					··
				· · · · · · · · · · · · · · · · · · ·	
					1
					ļ
					-
· · · · · · · · · · · · · · · · · · ·					•
	·				
TES			18	3.10 34 datron	erschenwigt im
LE SHEET 2 FOR L	ATEST ISSUE		AR RC	· · · · · · · · · · · · · · · · · · ·	
100					
****E	· · · · · · · · · · · · · · · · · · ·			40054	с <u>т</u>

PESIGNATOR	DATRON PART No	DESCRIPTION 2*	PRINCIPAL MANUFACTURER	MANUFACE PART No		Na USED Fili Assy
DI	210056	5VG 400mW ZENER S	MULLARD	8Z788C 5	V6	_2
DZ	210150	ISV 400mW ZENER	MULLARD	BZY88CI	5	4
D3	213020	304 5% 1/2W ZENER	MULLARD	BZ×79 ⊂	30	2
D 4	200006	IA GOOV GPSI DIODE	FAIRCHILD	IN4005		4
D5	213021	56V 2% 400 mw ZENER	MULLARD	BZX 79 8	56	2.
D6	200006	IA 600V GP SI DIODE	FAIRCHILD	IN4005		
D 7	214014	IV22 100ppm ZENER	TELEDYNE	9491BJ		2
08	210150	15V 400mW ZENER	MULLARD	BZY88CI	5	
D9	210150	ISV 400 mW ZENER	MULLARD	BZY88CI	5	
DIO	200006	IA 600V GP SI DIODE	FAIRCHILD	IN 4005		
DII	213020	30V 5% 1/2W ZENER	MULLARD	8Z×79 < 3	0	
DIZ	213021	56V 2% 400mW ZENER	MULLARD	87X 79 B	56	
DI3	200006	IA GOOV GP SI DIODE	FAIRCHILD	IN4005		<u> </u>
DI 4	210150	15V 400mW ZENER	MULLARD	BZY88CI	5	
DIS	210056	5VG 400mW ZENER	MULLARD	BZY88C	SVG	
D16	214014	IV22 100ppm ZENER	TELEDYNE	9491 63		
QI	240036	SI NPN DARL TRANSISTOR	MOTOROLA	MJIOOC	>	1
Qz	250024	SI PNP DARL TRANSISTOR	MOTOROLA	MJ 900		1
Q3	230063	N-CHAN TMOS JEET	MOTOROLA	MTP2N		
Q4	250001	SI PNP TRANSISTOR	NATIONAL	BC214/1		
Q5	240006	SI NPN TRANSISTOR	NATIONAL	2N3904	7018	
NOTES.	ATEST ISSUE			23.2.84	datron	ELECTRONICS LTD
145				CHECKED	4200. PS/I	H/S ASSI
				APPROVED	NLWING 40054) 5 ^{serie} 8

QG250004Si PNP TRANSISTORNATIONALQ7240001Si NPN TRANSISTORNATIONALQ8230001N-CHAN I LIM I-4 mATELEDYNEQ9230062P-CHAN T.MOS JFETMOTOROLAQ10230001N-CHAN I LIM I-4 mATELEDYNEQ11230064P-CHAN T.MOS JFETMOTOROLAQ12230061N-CHAN T.MOS JFETMOTOROLAQ13240001Si NPN TRANSISTORNATIONALM1220018Hi-SPEED OPTO ISOLATORHPM2220018Hi-SPEED OPTO ISOLATORHP	2N3906/T092 BCI84/T092 TCR506 MTM2P50 TCR506 MTP2P50 MTP2P50 MTM2N85 T03 BCI84/T018 6NI36 GNI36	
Q7 240001 Si NPN TRANSISTOR NATIONAL Q8 230001 N-CHAN I LIM I-4 mA TELEDYNE Q9 230062 P-CHAN T.MOS JFET MOTOROLA Q10 230001 N-CHAN I LIM I-4 mA TELEDYNE Q11 230064 P-CHAN T.MOS JFET MOTOROLA Q12 230061 N-CHAN T.MOS JFET MOTOROLA Q13 240001 Si NPN TRANSISTOR NATIONAL Q14 220018 Hi-SPEED OPTO ISOLATOR HP	TCR 506 MTM 2P50 TCR 506 MTP 2P50 MTM 2N85 T03 BCI84/T018 6NI36	
Q8 230001 N-CHAN I LIM I 4 mA TELEDYNE Q9 230062 P-CHAN T MOS JFET MOTOROLA Q10 230001 N-CHAN I LIM I 4 mA TELEDYNE Q11 230064 P-CHAN T MOS JFET MOTOROLA Q12 230061 N-CHAN T MOS JFET MOTOROLA Q13 240001 Si NPN TRANSISTOR NATIONAL AI 220018 Hi-SPEED OPTO ISOLATOR HP	MTM 2P50 TCR 506 MTP 2P50 MTM 2N85 T03 BC184/T018 6N136	
Q9 230062 P-CHAN T.MOS JFET MOTOROLA Q10 230001 N-CHAN I LIM 1.4 mA TELEDYNE Q11 230064 P-CHAN T.MOS JFET MOTOROLA Q12 230061 N-CHAN T.MOS JFET MOTOROLA Q13 240001 Si NPN TRANSISTOR NATIONAL AI 220018 Hi-SPEED OPTO ISOLATOR HP	TCR 506 MTP 2 P50 MTM 2 N 85 T03 BC 184/T0 18 6N136	
RID 230001 N-CHAN I LIM I 4mA TELEDYNE RII 230064 P-CHAN T.MOS JFET MOTOROLA RI2 230061 N-CHAN T.MOS JFET MOTOROLA RI3 240001 Si NPN TRANSISTOR NATIONAL III 220018 Hi-SPEED OPTO ISOLATOR HP	MTP 2 P 5 0 MTM 2 N 85 T 03 BC 184/T 0 18 6N136	- - - - - - -
RII 230064 P-CHAN T.MOS JFET MOTOROLA RI2 230061 N-CHAN T.MOS JFET MOTOROLA RI3 240001 Si NPN TRANSISTOR NATIONAL Image: State Sta	MTM 2N85 T03 BC184/T018 6N136	1
QI2 230061 N-CHAN T.MOS J FET MOTOROLA QI3 240001 Si NPN TRANSISTOR NATIONAL Image: State of the stat	BC184/T018 6N136	
AI 220018 HI-SPEED OPTO ISOLATOR HP	6NI3G	2
		2
	GNI3G	-
410247-3 PCB		1
420080-1 LABEL 'DANGER HIGH VOLTAGE		1
450456- HEATSINK		<u>I</u>
512 111 7/-2 PIFE INSULATED (BRN) WIRE RS		A/R
512 222 7/2 PIFE INSULATED (RED) WIRE RS		AR
512444 7/2 PIFE INSULATED (YEL) WIRE RS		A/R
512555 7/2 PIFE INSULATED (GRN) WIRE RS		AIR
512 666 7/.2 PTFE INSULATED (BLU) WIRE RS		AR
	DRAWN SITLE	ELECTROMICS LTD
	APPROVED 4200. PS	/I H/S ASSY

ESIGNATOR	DAFRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART 146	No. USED Por Assy
	512777	7/-2 PIFE INSULATED (VIO) WIRE	RS		A/R
	530000	24 / · 2 PYC INSULATED (BLK) W	IRE RS		A/R
	530111	24/ .2 PVC INSULATED (BRN)W			AIR
	530222	24 / .2 PVC INSULATED (RED) W	IRE RS		A/R
	530333	24/ .2 PVC IN SULATED (OR.) W	IRE RS		A/R
	530444	24/ .2 PVC INSULATED (YEL) WI	RE RS		A/R
	530555	24/ .2 PVC INSULATED (GRN) W	RE RS		AlR
	530666	24/ .2 PVC INSULATED (BLUE)W	RE RS		A/R
;	530777	24/ .2 PVC INSULATED (VIO) W	IRE RS		AIR
	530888	24/ -2 PVC INSULATED (GREY) W	IRE RS		AIR
	605059	8 WAY DIL SOCKET	JERMYN	J23-18008	2
	605052	8 WAY . I" HOUSING	MOLEX	22-01-2085	L
	605057	CRIMP TERMINAL GD.PL	MOLEX	4809-GL	6
	605077	CRIMP TERMINAL GD. PL.	MOLEX	08-56-0106	
	605141	5 WAY . 156" HOUSING	MOLEX	09-91-0500	2
	605142	9 WAY . 156" HOUSING	MOLEX	09-91- <i>0</i> 900	I
	606027	POLARISING PEG	MOLEX	15-04-0220	3
	611016	M3×8mm POZIPAN STEEL	ZN PL		2
	611017	M3 × 16mm POZIPAN STEEL	ZN PL		5
	611027	M3 x 20mm POZIPAN STEEL	ZN PL		3
	612022-1	M3×3mm STANDOFF	DATRON	SEE DRG. 612***	8
	613007	M3 WASHER STEEL	ZN PL		3
IOTES. EE SHFET 2 FOR L		······································	014		
r c o				and the second sec	I H/S ASS
				C TAWING	40 7 0

SIGNATOR	CATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. UGED Por Arry
	613029	M3 WAVY WASHER	ZN PL		13
	615002	M3 FULL NUT STEEL	ZN PL		5
	606010	POLARISING KEY	MOLEX	15-04-0219	1
	618008	INSULATING BUSH TO3	MULLARD / ASSMANN	562010/15358	
· · ·	618009	INSULATING PAD SIL TO3	WARTH	3223- 07FR-06	4
	620003	SOLDER PIN	HARWIN	H2105A0	18
	630004	P'CLIP Ø 6.4mm	SES	CN6	I
	605118-1	50CKET \$ 1.02	CAMBION	SEE DRAWING. A4	8
	920087-1	HEATSINK TO-92	SEE DRG		1
	630126	'P' CLIP Ø 7.9 mm	RICHCO	N5	1
· · · · · · · · · · · · · · · · · · ·	630243	GLASS BEAD 24% ×0.8% ×1.	B MANSOL (PREFORMS)	M5363B/3	2
	590001	SLEEVE, MAX CABLE \$ 3.0	HELLERMAN ELECTRIC	HIS X 20 BLACK HELSYN	3
	590005	SLEEVE, MAX CABLE Ø 4.0		H20×20 BLACK HELSYN	6
	590032	SLEEVE, HEATSHRINK \$ 4.8			0.5M
	590033	SLEEVE, MAX CABLE \$ 10		H50 x 25 BLACK HELSYN	1
	590004		HELLERMANN ELECTRIC	FEIO	A/R
	540002	22 SWG TINNED COPPER	WIRE.		A/R
			· · · · · · · · · · · · · · · · · · ·		
		· · · · · · · · · · · · · · · · · · ·			·
			;		
DIES			134-7	a.2.84 datron	
E SHLEF 2 FOR LA	1631-0506		2		FLE**BONICE 10
			LUF / A	4200. PS/I	HS ASSY
·····			APPD'3		

DRAWING No.		аілно	25	Ş	2	4	iL.	L	2	~						Ì						Ì			1	1						1				Ī			1	İ
4005	37	DATE	3.86	3.80	6.86	7.86	8. B7	8.B7	10.88	2.89	- -		-				- -	-							1			-												-
DI WA	A		2	5	n	4	s n	5	ŝ	15	_ _	_							-			-	-	-1		-	1	_	_	+	Цļ	_+-	_	+	┝╍┼	\downarrow	_	-	_	 -
IVE VV	^ \ 	CHK D DATE ECO REVISION ISSUE	2162	2184	2260	231	2507	2637	3080	3214	ĺ																													
		REVISION	0	-	N	ŝ	20	-	2	m	- -		-	-								T				1											-	T	1	1
		155115		-	-	<u>- -</u>	- ~	N	3	~				1				1		1					<u> </u>					İ.									L.	
DESCRIPTION	DRAWING NUMEER	SHEET NUMBER												155	UE	. ne	VISIC	N	_		_	_																		
LAYOUT	480537	I	0.1		5. 	 	n 0			2.3															_															
														_																									<u> </u>	
SCHEMATIC	430537	1	0	÷			2.0		2.1																															
																																1								
FUNCTIONAL TEST PROC	460537/FT	ALL	0-1				20	-											T					1	-	1			-									T	T	-
																			-												Π								Γ	-
FUNC TEST	470537/FT	ALL	0				2.0										-																							
																																								_
																								T																
																							Τ																	
PCB	410327		0																ĺ.																					_
NOTES									Τ	С		+		n	П	Ш	пн [.			CHKC RH.C	06	GAN	APP	X	2	ΤI	TLE		4	70	0			Df			יי <u>י</u> ה	53	7	
											73 7	A U	. M	a ~	тн	ō	2. 3		1	DATE	1.1	~	DAT	Ę		7	ΗV	¢		२	Δ <	3	(د د ہ		

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTUREP	MANUFACT PART No.		o. USED er Assy.
21	008032	270R 5% 21/2W W/W	WELWYN	W21		1
2	008029	18R 2% 1/2W MET GLAZE	NEOHM	RGPO207	-	2
23	000103	IOK 5% 1/3W CARBON	MULLARD	CR25		5
4	000103	IOK 5% 1/3W CARBON	MULLARD	CR25		
25	000103	IOK 5% '/3W CARBON	MULLARD	CR25		
6	000105	IM 5% "3W CARBON	MULLARD	CR25		1
.7	000103	IOK 5% 1/3W CARBON	MULLARD	CR25		-
8	· 008029	18R 2% Vaw MET GLAZE	NEOHM	RGP0207		-
29	000472	4k7 5% VOW CARBON	MULLARD	CR25		1
10	001151	150R 5% 1/2W CARBON	MULLARD	CR37		1
211		NOT FITTED				
212	000103	IOK 5% "SW CARBON	MULLARD	CRZS		
213		NOT FITTED				
214	008026	2K7 5% 2W5 WW.	WELWYN	W21-2K	7	L
	·	· · · · · · · · · · · · · · · · · · ·				
NUTES.				DATE 3.6.35	datron "	ECTRONICE LTD
LE SHEET 2 FOR L	ATEST ISSUE			100000	4700 HV PC	

PART No	DESCRIPTION	PRINCIPAL MANUFACTURER	PART No	CTURER'S	No. USED Per Assy.
090131	IOK × 4 2% SIL NETWORK	BECKMAN	L08-3	B-RIOK	2
090131	IOK × 4 2% SIL NETWORK	BECKMAN	L08-3	B-RIOK	
090096	IM ×8 2% NETWORK	BECKMAN	L09-1	- RIM	
140047	33nF 10% 1K5Y POLYPROP	STEATITE	MKPIE	341	3
140047	33nF 10% 1K5V POLYPROP	STEATITE	MKPIE	341	-
180048	470 UF SOV AL ELEC.	ECC	SMVE	3	2
180048	470 AL ELEC	ECC	SMVE	3	
104026	470F - 20% 50V CER DISC	SIEMENS	B3744	19	3
104026	47 NF 1 5% % SOV CER DISC	SIEMENS	B3744	19	-
104026			8374	49	· _
102102			CDIO		1
104026	47nF ± 50 % 50V CER DISC 47nF ± 50 % 50V CER DISC	SIEMENS SIEMENS	6374- CDIO 3. G. 85	49datri	
	090131 090096 1 140047 140047 140047 180048 180048 104026 104026 104026 104026 104026	090131 10k x 4 2% SIL NETWORK 090096 1M x 8 2% NETWORK 140047 33nF 10% 1K5V POLYPROP 140047 33nF 10% 1K5V POLYPROP 140047 33nF 10% 1K5V POLYPROP 180048 470µF 50V AL ELEC 180048 470µF 50V AL ELEC 104026 47nF ±20% 50V CER DISC 104026 47nF ±20% 50V CER DISC 104026 47nF ±20% 50V CER DISC 104026 47nF ±20% 50V CER DISC 104026 104026 105 500V CER DISC	090131 10k x 4 2% SIL NETWORK BECKMAN 090096 1M x8 2% NETWORK BECKMAN 1 1 1 1	090131 10k x 4 2% SIL NETWORK BECKMAN L08-3 090096 1M x 8 2% NETWORK BECKMAN L09-1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	090131 10k x 4 2% SIL NETWORK BECKMAN L08-3-RIOK 090096 IM x8 2% NETWORK BECKMAN L09-1-RIM 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART [®] No.	Ho USED Per Assy
C9	102221	220pf 10% 500V CER DISC	ITT	CDIO	J
CIO	140048	47 F 10% 1K5V POLYPROP	STEATITE	MKP1841	1
CII	102821	820pf 10% 500V CER DISC	ITT	CDIO	I
C12	102332	3n3F 20% 500V CER DISC	ITT	CDIO	1
C13	140047	33nF 10% IKSY POLYPROP	STEATITE	MKP1841	
C14	104044	680pf 10% 2kV CERDISC	JTT	EOGH	l
	· · · · · · · · · · · · · · · · · · ·				
DI	200020	IA IKSY FR SI DIODE	MOTOROLA	BY339	3
DS	2000.20	IA IKSV FR S. DIODE	MOTOROLA	BY339	
D <u>3</u>	2000 20	IA INSV FR S. DIODE	MOTOROLA	8Y339	-
D4	2000.50	IA INSV FR S DIODE	MOTOROLA	ВУЗЗЭ	
DS	200050	IA IKSY FR SI DIODE	CTOROLA	ВУЗЗЭ	
D <u>6</u>	200050	IA 1657 FR SI DIODE	MOTOROLA	Вүззэ	
D <u>7</u>	5000 50	IA IKSV FR SI DIODE	MOTOROLA	Вуззэ	
08	2000 20	IA IKSV FR SI DIODE	MOTOROLA	87339	
09	200003	1A SOV OP SI DICDE	FAIRCHILD	IN4001	1
DIO	213009	154 SW ZENER	UNITRODE	TVS 515	
DH	213006	SY SW TENER	UNITRODE	TVS SOS	2
DIZ	213006	SV SW ZENER	UNITRODE	TV\$505	-
DI3	200020	A 165 FR SI DIODE	MOTOROLA	BY339	
NOTES	k			3.6.85 dats	
SEE SHEET 2 FOR 1	ATESTISSUE	1 ·····	· · ·	and the second sec	H.V. PCB ArS
rcs FCO TATE					537

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACT PART No.	URER'S	No. USED Per Assv
LI	250011	SI PNP TRANSISTOR	NATIONAL	BC327 /	1018	<u> </u>
11	290089	7 X DARLINGTON DRIVER	SPRAGUE/EXAR	ULN 200	3A/XR2203CP	
12	280039	QUAD EXCLUSIVE NOR	MOTOROLA	MC1407	7BCP	1
13	280023	QUAD 2 1/P NOR	MOTOROLA	MC1400	IUBCP	
	330035	RELAY 2P 24V	SDS	STI- 24	V	1
LS	330033	RELAY 2P N/O 5A 2KV	SDS	JC 2ª DC	24V	3
L3	33.00.33	RELAY 2P NO 5A 24V	SDS	JC24 DC	24V	-
L4	330033	RELAY 2P NO 5A 24V	SDS	JC 20 DC	24V	-
LS	330044	RELAY 2P2W 5A	DATRON			
1		NOT USED				-
5	370001	100H O.85 & RF CHOKE	PLESSEY	58/10/0	011/10	3
3	370007 1	40mH CHOKE	SIGA	SEE DRG	-	<u> </u>
.4	370015-2	25.3mH CHOKE	SIGA	SEE DRO	5	2
5	370015-2	25.3 mH CHOKE	SIGA	SEE DRG		
6	370001	10H O.85 S RF CHOKE	PLESSEY	58/10/0		
7	370001	104H 0.85 D RF CHOKE	PLESSEY	58/10/a	ош/ю	
IOTES.				3. 6.85	datron	ELECTRONICS LTD
LE SHEET 2 FOR L	ATEST ISSUE				4700 HV PC	B ASSY
E C O NATE				DATE	NUMBER 400537	54EET 5 OF

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED [Per: Assy.
	400563-3	CONSTANT I PCB ASSY			
	410327-2	H.V. PCB.			
	420080-1	HIGH VOLTAGE LABEL			I
	450461-3	H.V. PCB SAFETY SCREEN	DATRON		
	512999	7/0.2 PTFE INS WHITE WIRE	RS		A/R
	420112-1	SSD WARNING LABEL		SEE DRG.	1
	420098	SERIAL Nº LABEL		R.S. 554 - 793	
J2, J3, J4	604033	. 4 WAY . I " PCB PLUG GD. PL	MOLEX	22-29-2041	7
	611006	M3×10mm SCREW POZIPAN ST.	ZN-PL-	GKN	2
	613029	M3 WAVY WASHER \$5.			2
	615002	M3 FULL NUT STEEL ZN.PL.			2
,	613005	M3 SHAKERROOF WASHER	ZN.PL		2
	630743	GLASS BEAD 24% × 0.8 10 × 1.8	MANSOL (PREFORMS)	M5363B/3	6
	620007	TEST POINT TERMINAL	MICROVAR	TYPE C30	8
	630024	IGSWG STEATITE BEAD	PARK ROYAL PORCELAIN	Nº 2	88
	605060	14 PIN DIL SOCKET	JERMYN	J23-18014	2
	605061	IG PIN DIL SOCKET	JERMYN	J23-18016	1

													3.6.85	
SEE SHE	ET 2 FOR	LATEST	ISSUE			···		,	,	·		• • • • • • • • • • • • • • • • • • • •		4700 HV PCB ASSY.
155													CHECKED	
ECO.						ł							APPROVED	DITAWING COOPERATE SHEET
DATE							<u> </u>				ł		DATE	NUMBER 400537 6 or 6
CIKD			L	L	L	L		L	L	.l	1	L		

40050		CHR D DATE E C D REVISION	-0 21624386	0 2213 214.86	2.1.229615986	2.1 2501 17.287 4	3.0 2751 29.2.64					 -							-			-									 			
DESCRIPTION	DRAWING NUMBER	SHEET NUMBER		.u		1		<u>i I</u>		1 1		 SSUF	1 [• RF	visio	 ЭМ		i				L	k.	i		1			L		 	 			
CONIPONENT LAYOUT	480563	1	0 -	5.0	20-0	5.3	9.9					 -						-									_			 	 			-
SCHEMATIC	430563	 	0.1	5.0			3.0									-				-						-				 	 			
FUNC TEST	460563/ft	ALL	10-1	5.0			3.1		-			 													·					 	 	-	 	
FUNC. TEST	470563/FT	ALL	10.11	0.4			3.01		-			 																		 	 			-
	· · · · · · · · · · · · · · · · · · ·					-						 																		 -	 			- +
	 											 													-					 -		-		
			_						_			 																		 -				
PCB	410285		3-01	3.0			4.0				-	 				-	-		_				_	_					-	 	 		 	- T-
NOTES IND	ICATES NO SSUE LEVE	CHÀNGI L CHA	E 1		 >oc			<u> </u>		בי ו	<u>ک</u> ر	ייי ייי		11. 11. 15.8	- 5 - 8	- 8	снке (.К.С БАТЕ 5/		5.AN 36	APPI DATE OATE	12	.				700 11		AS	SY			63	> 	

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURE PART No	B'S No U Per A	
RI	000102	IK 5% 4W CARBON	MULLARD	CR25		_2.
R2	005124	120K 2% 1/2W MET-OX	ELECTROSIL	TR5		6
R3	005124	120k 2% 1/2W MET-OX	ELECTROSIL	TRS		-
R4	005124	120K 2% YZW MET-OX	ELECTROSIL	TR5		-
R5	005124	120k 2% 1/2W MET-OX	ELECTROSIL	TR5		
R6	005124	120K 2% 1/2W MET-OX	ELECTROSIL	TRS		-
R7	005124	120K 2% 1/2W MET-0X	ELECTROSIL	TRS		_
R8	000105	IM 5% 1/4W CARBON	MULLARD	CR25		1
R9	000104	100K 5% 14W CARBON	MULLARD	CR25		1
RIO	000470	478 5% 4W CARBON	MULLARD	CR25		1
RI	000102	IK 5% 1/4W CARBON	MULLARD	CRZS		-
RIZ	008046	10R, 5%, 21/1W WIRE WOUND	WELWYN	W21		J
RI3	000251	2208 5% 4W CARBON	MULLARD	CR25		1
R14		NOT USED				
RIS	000 ess	22k 5% 4W CARBON	MULLARD	CRZS		_!
RIG	000222	2k2 5% 1/4W CARBON	MULLARD	CR25		!
R17	000103	IOK 5% 1/4W CARBON	MULLARD	CR2S		1
CI	150012	1000F 20% 35V DIP TANT	UNION CARBIDE	KRIDE 35		I
cs	101103	IONF 25% 250V CER DISC		CDIO		1
10115		······	• · · · · · · · · · · · · · · · · · · ·	4.10.85	datron arm	
TROUGHER FOR L	AFESE ISSUE		e i i i i i i i i i i i i i i i i i i i	HANN L.	4700 CONST	ANT
 - Alg				CEDIO VEC	A00563	2 4

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFA PART No	CTURER'S	No USED Pe. Assy.
>	213026	120V 3.25V ZENER	MULLARD	BZT 03	CI20	12
2	2130 26	120V 3.25V ZENER	MULLARD	BZT OS	SC120	-
3	2130 26	120V 3.25V ZENER	MULLARD	BZT O	30120	-
4	2130 26	120V 3.25V ZENER	MULLARD	BZT OS	30120	-
5	2130 26	1204 3.25V ZENER	MULLARD	BZT 03	C120	
6	2130 26	120V 3.25V ZENER	MULLARD	BZT O	30120	-
7	2130 26	1204 3.25V ZENER	MULLARD	BZT O.	30120	-
8	2130 26	120V 3.25V ZENER	MULLARD	BZT 03	C120	-
9	2130 26	120V 3.25V ZENER	MULLARD	BZT 03	C120	-
10	2130 26	120V 3.25V ZENER	MULLARD	BZT 03	C120	-
-11	213026	120V 3.25V ZENER	MULLARD	BZT 03	CI20	-
212	213026	120V 3.25V ZENER	MULLARD	BZT 03	C120	-
13	210100	IOV 400 W ZENER	MULLARD	BZY88	c10	1
14	200008	200 mA 125V LL SI DIODE	FAIRCHILD	IN458	A	4
15	200008	200 mA 125V LL SI DIODE	FAIRCHILD	IN458	A	-
16	2000.08	200 mA 125V LL SI DIODE	FAIRCHILD	IN458	A	•
17	200008	200 mA 125V LL SI DIODE	FAIRCHILD	IN458	A	
18	200001	75mA 75V GP SI DIODE	FAIRCHILD	IN4141	3	2
9	200001	75 mA 75V GP Si DIODE	FAIRCHILD	IN414	8	-
			_		•	
OTES.				DATE	1 1	
EE SHEET 2 FOR L	ATEST ISSUE	·····				CONSTANT OURCE PCB AS
				APPROVED	NUMBER 4005	53 3 ^{SHEET}

UESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER' PART No.	S No. USED Per Assy.
QI	240032	SI NPN TRANSISTOR	MOTOROLA	BF 393/ TOI8	12
Q2	240032	SI NPN TRANSISTOR	MOTOROLA	8F 393/ TOI8	
Q3	240032	SI NPN TRANSISTOR	MOTOROLA	BF 393/ TO18	-
Q4	240032	SI NON TRANSISTOR	MOTOROLA	BF 393/ TO18	-
Q5	240032	SI NPN TRANSISTOR	MOTOROLA	BF 393 /TO18	-
Q 6	240032	SI NPN TRANSISTOR	MOTOROLA	BF 393 /TO18	
Q7	240032	SI NPN TRANSISTOR	MOTOROLA	BF 393/7018	-
28	240032	SI NPN TRANSISTOR	MOTOROLA	BF 393/TO18	
29	240032	SI NPN TRANSISTOR	MOTOROLA	BF 393/TO18	-
QID	240032	SI NPN TRANSISTOR	MOTOROLA	BF 393/TO18	-
QII	240032	SI NPN TRANSISTOR	MOTOROLA	BF 393/TO18	
QIZ	240032	SI NPN TRANSISTOR	MOTOROLA	BF 393/TO18	
QI3	230039 B	P-CHAN JEET	SILICONIX	J175	1
Q14	250011	SI PNP TRANSISTOR	NATIONAL	BC 327/TO18	1
				M0C1005	
MI	220015	5KV OPTO ISOLATOR	MOTOROLA		A/R
	512999	7/0.2 PTE INSULATED WH	ITE WIRE.	· · · · · · · · · · · · · · · · · · ·	<u>^/</u>
	410285-4	PCB			5/11
	604003	II WAY PCB PLUG	АМР	163740-9	
	605066	6 WAY DIL SOCKET			// /
	620007	TEST POINT TERMINAL	MICROVAR	TYPE C30	
NOTES.					
SEE SHEET 2 FOR L	.ATEST ISSUE				4700 CONSTANT RRENT SOURCE PCB ASS
nate					400563 4 4

URAWING NO		сыко	9	h	A	18	0	4.5.2444 6.11.86 K	G					_						1					I					-	1				!				
4005	41		95.	A5 A	5	و او	ي ا	85	0-		-						-		÷	.I 1	<u> </u>	•		-		-			• ;	• • • •					1-	1			
		DATE	8-1-	-12	÷	4	10	Ξ.	85					ļ	ł			ļ													1				ł				
DI WM	l.		1	و	3	=	<u> </u>	92	1 10		-1	Ì	-			-		- [-		·		-			-l		-			-		-	- '		+		- -	
		ECO	358	0	10	200	12	4 0	F									Ì	ł																			1	
		REVISION	110	2	N	0 0	10	0.0	~					-		_			-		-					-		-				-							
		ISSUE	10	v v	4	4 0	4	4 4	4														Ì			ļ													
DESCRIPTION	ORAWING NUMBER	SHEET NUMBER											iss	L E	. ne	VIS	ON.			-d	J	ll					<u> </u>												-1
COMP	- HOMBER	HUMBEN	ā	0		N	5	4		1		1	Π	i						T	T			Ī		1		- 1			1	1				; 1			
COMP.	480541	1	'n	0 7	4	4 vi	4	4 4	_		_	1_					_ _	_							_ _		 		_		_	i;	_			4			
					ł			i																															ļ
FUNCTIONAL	· ·		ō	ō		- -			12				$\left -\right $					- -												- -	+-	+	-1	- + -					-
TEST PROC.	460541/FT	1	-G	40					4		_	_	_				_ _		_						_ _											: -+		_ _	
					l																							-							l	1		l	
FUNCT. TEST			0	ō					-		-		-		-	-			-				-					-			1-		-1		- 4	-1	-1		
FUNCT. TEST TICK LIST.	470541/FT		'n	4.0					4.1							_		-1-									1 -1	-			_		_		-			·	
																														Ì									
			-						++		-1-	+				-						-			-+	-			-+			1	-				i-t		
						_													_		\lfloor		_								1_					_			
			ł																																	ļ	i I	ĺ	1
				-							_					-												-	-+-				+			+-	 −-	-†-	-
																							_	_	_			_					_						
																		ł																				ļ	
				-							-[-	-		-	-											- -	-												
																																1						_	_]
																				1	1					-			1									1	
												- -	$\left - \right $						-	-			_	-		-	-				_						<u>+</u>	-	
																									1														Ì
			1									-		_		_				1						-			1										1
												-									1		-						-+	- -	- +				_ _		<u>ا</u>		
NOTES									_	<u> </u>	+-	-		_	T.	RN TA	CKS		C'IK	1	0	AF	Ľ	,	т	111.8	<u>_</u> <u>1</u> 2	\sim							W14G				
	INDICATES	NO CH	412) 1-2	NI C 194	4€. 4 C.≓	то	po	c s	1 N	Ē	- U	N.1.4		T 19	-	ALE		אט	9	Ē	<u>v</u>	DA					-16	τ0 10	∆∧i⊂	; En	Ø 1 A ⊂	R. A	557			O E			
I									NO	nwic	н	E ?	VGL/	NO		3-7	-85	5	9	. 7.	8	52	3:	78	51^		α⊐	1.6	HIN T	3 FU		л. n	ادد.	5116	Eſ	1	<u>or</u> .	3	

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No	No USED Dor Assy
	008043	120K 5% 50W AL. W.W.	DALE	RH-50	1
	300023-3	4200 MAINS TRANSFORMER	2 SIGA	SEE DRG.	<u>_</u>
	450413-2	4200 HV SWITCH BRACKET	•		
	450434-4	4200 MAINS TX PLATE.			<u> </u>
*	521006	16/0.2 PVC INSULATED WIRE	GREEN/YELLOW		A/R
	521002	16/0.2 PVC INSULATED WIR	E. WHITE RED.		AR
	530111	24/02 PVC INSULATED WIR	E BROWN		A/R
	530444	24/0.2 PVC INSULATED WIR	Е ҮЕЦОМ.		A/R
	530555	24/0.2 PVC INSULATED WIR	F. GREEN		A/R
	530666	24/0-2 PVC INSULATED WIR	¢. διυε		A/R_
	530959	24/0.2 PVC INSULATED WIR	E. WHITE.		A/R
	512999	7/0.2 PTFE INSULATED WI	EWHITE.		0.35 N
	590005	SLEEVING H 20 X 20 BLACK			10
	590006	SLEEVE HEATSHRINK Ø 2-	4		AR
	590033	SLEEVING HOOX 25 BLACK			14
	590031	SLEEVE HEATSHRINK Ø3-2	>		A/R
	605052	BWAY OI HOUSING	MOLEX	2201-2085	
	605057	CRIMP TERMINAL GD PL	MOLEX	4809 - GL	_2
	605077	CRIMP TERMINAL GD PL	MOLEX	08-56-0106	31
	605141	SWAY ONES HOUSING	MOLEX	09-91-0500	1
	605142	9 WAY O'BG HOUSING	MOLEX	09-31-0900	4
	ATFST ISSUE 2 3 N2 1935 2-1184 4HJJ0285	<u>a a a</u>		th MAR 84 Jatra	שר אוייניבי איינייני אייניבי אייניבי אייניבי אייניבי אייניבי

FSIGNATOR	DATRON	DESCRIPTION	PHINCIPAL	MANUFACT	IRFR'S	No USED
ESIGNATOR	PART No.	IDESCRIPTION	MANUFACIURER	PART No.		P.H. Assv.
	605136	0.093 MALE CRIMP TERM.GD.	MOLEX	02-03-0	6123	5
	വരാല	POLARISING KEY	MOLEX	15-04-0	219	4
	604068	GWAY D.033" PLUG	MOLEX	03-09-1	2062	ll
	606027	POLARISING PIN	MOLEX	15-04-02	220	5
	611015	M3x 8 MM POZI-CSK STEEL	ZN PL			55
	611081-2	M5x12mm STEEL SCREW.	· · · · · · · · · · · · · · · · · · ·	SEE DR	AWING.	2
	613005	M3 INT SHAKEPROOF				3
	୧୦୦୧୮୭	484 SOLDER TAG BRASS	TIN PL			5
	613013	M5 FLAT WASHER				2
	615002	M3 FULL NUT STEEL	ZN PL			3
	700093	5WITCH 4P 2P C/0	ARROW-HART	CTS12	3P4	1
		· · · · · · · · · · · · · · · · · · ·				
IOTES.		<u></u>	· · · · · · · · · · · · · · · ·	G th MAR BA	datron	ELECTRONICS LTD.
EE SHEET F FOR L	ATEST ISSUE	· · · · · · · · · · · · · · · · · · ·		DRAWN B. JACKSON		
C 0				(PPROVED		
снию		·		0.411	NUMAFR 40054	3

PRINE De	C/18-0	5	G.		6																								1			ł			
400651	DA: E	.3.86	14.87	3.6.87	1.4 3004 23AUC885					- !	1				*																	1			
$\mathcal{L} = \mathbb{C} \setminus \mathbb{C} \setminus \mathbb{C}$	ECO	162	575 2	607 2	204 2				-		-												_ -	-											
	HE /ISICH	N O	1 26	2 20	0.4		_	• • • •				-								- -		-													
DESCRIPTION NUMBER	SHEET				-1-	4		1_1			1	: 2.2 :	·F .	1 nevo	sion				Ii.	!		<u></u>	i		11_			- 1		1			.ł		<u></u>
C.OMP	HUMDER	0	-	24	5			T			1		i		1					-			ľ						1						
LAYOUT. 480651		-			6.1	-						·	- -			-	- -				-					-			_ -	-					
			_					-					_ .									_					-								
									Î		1																					ļ			
					- -						-				-		-	-			1														
		-			-			-	- -		-	-		_		-					-	-	-	- -				-	- -	-					-!
			_							-	.							-			-	-		-		- -		_ -		-	- -	- -			·- -
				_ _	_													-				_		_ _			-					_ _	+	_	4
																							-			_						i			
										-1-					-												1-			1-1					
		-			- -	- -		·		_ -	-				-				-			·		- -						1-					
<u> </u>							_ -			- -		-				-						-								-					_ _
												_	_	_										_ _			-			- -			.	┝	_ _
											-				-																				
	-		-		-	- - -		-			•	-	-+		-			- -	-		-	-		- -			-	1-1			1-1		++	\square	
	-	-	-		- -	- -				_ -					- -	-			-			-											-	┼╌┽	
10165								ļ						Ien	<u> </u>		1 CH		\square		- - -	-		ε						D	n AWI	NG N	<u> </u>		
									ΞĮ	μŢ	Г			55 17 17	5		100	ک ر ۲.	٢_	0.41	5	1.	4	170		< r ~ 1	7140		LCC.		40	00	65	1	
L								110	nwid	24	F,)	H GL A	/10	55	1	86	4	.3.8	86	ų	13	B	LF	- T F	(AN)	SFOR	< ME	к 	A22	5	HEET	1	or	3	

ESIGNATOR	DATBON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No USED Per Asty.
	300025-2	L.F. TRANSFORMER	SIGA		11
	450402-2	4200 LF. TX MTG. PLATE			1
	450405-1	4200 LF. TX PLATE SUPPT.	BAR.		2
	450408-	4200 CONN. MTG. BRKT.			1
	540002	BTC WIRE			A/R
	512000	WIRE 7/12 BLACK PTFE	IKV TYPE'C' INSULATION.		A/R
, , , , , , , , , , , , , , , , , , ,	512111	WIRE 7/12 BROWN PTE	IKV TYPE'C' INSULATION.		A/R
	512 220	WIRE 7/ 2 RD/BK PTFE	IKV TYPE'C' INSULATION.		A/R
	512330	WIRE 7/2 DE/BK PTFE	IKV TYPE'C' INSULATION.		A/R
	512 333	WIRE 7/2 ORANGE PTE	IKV TYPE'C' INSULATION.		A/R
	512444	WIRE 7/2 YELLOW PTFE	IKV TYPE'C' INSULATION.		A/R
	512 555	WIRE 7/-2 GREEN PTFE	IKV TYPE'C' INSULATION.		A/R
	512 868	WIRE 7/-2 GREY PTE	IKY TYPE'C' INSULATION.		A/R
	512 399	WIRE 7/.2 WHITE PTE	IKV TYPE'C' INSULATION.		A/R
	512666	WIRE 7/-2 BLUE PTE	IKV TYPE'C' INSULATION.	·····	A/R
	512 777	WIRE 7/2 VIOLET PTE	IKV TYPE'C' INSULATION.		AIR
	560012	1_CORE 1/0.64 CO.AX			A/R
	530003	SLEEVE HEATSHRINK \$64	RE DR HELLERMANN ELECTRI	399-524 DE LVRGA	A/R
	530006	SLEEVE HEATSHRINK 024	RS OF HELLERMANN ELECTRIC	399-495 OR LVR 24	A/R
	530032	SLEEVE HEATSHRINK Ø48			A/R
	512222	WIRE 7/-2 RED PTE	IKY TYPE'C' INSULATION.	· · · · · · · · · · · · · · · · · · ·	A/R
	605051	AWAY OI HOUSING	MOLEX	22-01-2045	II
	605052	SWAY OIT HOUSING	MOLEX	22-01-2085	1

	22 I.86	
CONSIGNED FOR LATEST ISSUE	10 ANN [TITLE 4700
1 - 1 - 2 30 4 $$	napokon.	L.F. TRANSFORMER ASSY
1594 1030 1631 1 22 2A4 8-3 84 9 5 64 31-7 84	1 APP-01-1	
A ANANANA IN NUN NEW MUNINER		400651 [2 - 3]

ESIGNATOR	DATRON PART No	DESCHIPTION	PRINCIPAL MANUFACTURER	MANUFACTURE		No. USED Ier Assy.
	605057	CRIMP TERMINAL GD PL	MOLEX	4089-GL		4
	605116-2	32+32WAY PCB EDGE SKT.		SEE DRG.	A4.	<u> </u>
	611007	M3xGmm POZICSK STEEL	ZN PL			7
	611016	M3x 8mm POZI-PAN STEEL	ZN PL			3
	611081-2	M5x 12mm TUF LOK HEX HD.		SEE DRG-		2
	613005	M3 INTERNAL SHAKE PROOF				4
	613007	M3 WASHER STEEL	ZN PL			
	613009	4BA SOLDER TAG BRASS	TIN PL			1
	613028	M5 INTERNAL SHAKE PROOF				2
	615002	M3 FULL NUT STEEL	ZN PL			1
	63000A	PCLIP & G.Amm	SES	CNG		<u> </u>
	630170	PCB GUIDE	RICHCO	RCG2		2
<u></u>	200003	LOCKING COMPOUND	LOCTITE	222		AIR
	512992	WIRE 7/ 2 WH/RED PTFE	IKY TYPE'C' INSULATION.			AlR
	513001		IKY TYPE'C' INSULATION.			AIR
	512225	WIRE 7/-2 RED/GRN PTFE	IKY TYPE C' INSULATION.			A/R
	512999	WIRE 7/2 WHITE PTE IKV	TYPE C' INSULATION.			A/R
	512226	WIRE 7/2 RED/BLUE PTFE	IKV TYPE 'C' INSULATION.			A/R
IOTES. FE SHEET & FOR &	LATEST ISSUE		0416 0416	R. I. BG	4700 F. TRANSFOR	
E C 13			AFFRC		40065	

DRAWING NO.		Снкір	9	F.	4						i		1					.							_												
4005		DATE	3-7-85	3-1-8-	6.5.88						-														-												1
DI WA		ECO	4.0 1958 3-7-85 ND	1953	2775	-						-							-			-															
		REVISION	0	-	-														-															1			
		ISSUE	4	4	4																L.		1												l.		
JESCRIPTION	DRAW:NG NUMBER	SHEET NUMBER											issu	е.,	+ E V I S	юн																					
COMP LAYOUT	48057 8	1	4	i.		_									-				_							_			_	_				_			_
					_					-				_														_									
	-																_	_											_								+
UNCTIONAL EST PROC.	460578/FT	1	4 0		4			\vdash				-		-			_					_			_			_						-			+
						-							-	+-	+					-		_						+	_	-		-	+		. 		-
FUNCT. TEST	410578/FT	1	4 0																														-				
						_											_																			_	+
				\downarrow	_		_								+						_		-			_			_								+
					_			$\left - \right $		-							_			_			╞	-									+	_		+-	+
				_	_		_			.							_ _	-		_					_	-	$\left - \right $		_	+-				-		+	+
								-	_	+			_	+-			- -	-		+	+				+	-		+		-	$\left \right $		+	+		+	+
							+		_		-	$\left \right $					_					+-	+			-		+		+-					$\left \right $	┽	-
				-							-						_ -	-		Ť		- -	+							- -			+	-		+-	-
NOTES	I	L	<u> </u>	L		1		┶┯┙				יין זיין	 	ן ק	олы В.Ј	ACKS	5041	пнкіс П	50		APP		- <u> </u>	4	20	0.	<u>1 </u>	l.		_1	- -				ц. 18		
										NICI	- U (EN	GLAN	е 10	DATE 3 -	7-8	5	DATE 9.7	. 8	5.	() AT	E		н	F. 1	٠x	˲	55;Y	·			SHE	+:К ет	1	10 0f -	5	

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
RI	008042	GRB 5% 9W WIREWOUND	WELWYN	W 23	
	300026-2	HE TRANSFORMER	SIGA	SEE DRG.	<u> </u>
	410256-6	HE TX MOUNTING PCB.			1
	512222	7/0.2 PTE INSUL. WIRE	RED.		0.35 M
		7/0.2 PTE INSUL WIRE	BLUE		0·35 M
	512000	7/0.2 PTE INSUL WIRE	BLACK		0.50W
	512111	7/0.2 PTE INSUL WIRE	BROWN.		0.31M
	512444	7/0.2 PTFE INSUL. WIRE	YELLOW.		0·25M
	512 999	7/07 PTFE INSUL WIRE	WHITE.		0.2IM
	530001	SLEEVING HISX 20 BLACK			2
	590005	SLEEVING HOAX 20 BLACK			3
.	5900GB	295 MA CABLE TIE.	PANDUIT	PLT 31	1
	605051	AWAY OI HOUSING	MOLEX	22-01-2045	<u> </u>
	605053	12 WAY OIT HOUSING	MOLEX	22-01-2125	I
	605057	CRIMP TERMINAL GO. PL	MOLEX	4809-GL	<u> </u>
	611055	M4x 40mm SLOT-PAN BRASS	NI PL		
	612029-1	M3X12mm STANDOFF	HARWIN	SEE DEG GIZ ***	4

NOTES	26 APR 84	
iste saket foot (Ander Store 1777 N. N. 2013 N. A. N. N. N. N. N. N. N. N. N. N. N. N. N.	BJACKSON	^{m(r)} 42∞′
RELASED 1757 1828 1934	ANOTHER TO A	HE TRANSFORMER ASSY
	23.9.84	400578 2 3

DESIGNATOR	DATRON PART No.	DESCRIPTION	PHINCIPAL MANUFACTURER	MANUFACT PART No		ia USED hu Assy.
<u> </u>	613020	MA WASHER STEEL.	ZN PL			2
	613021	MA INT. SHAKEPROOF				
	615011	MA FULL NUT STEEL	ZNPL			
· · · · · · · · · · · · · · · · · · ·		· · · · ·	· · · · · ·		· · · · · · · · · ·	· · · · · · · · · · · ·
				LAIN N° 2		2
	630024	STEATITE BEAD 165WG	PARK ROYAL PORCE			
						•
	- an -	- · · ·				
					···· •	
· ·						
NOTES.				26-4-84	, arteb	
SEE SHEET FOR LA	TEST ISSUE			BILAB. JACKSON		EEC/HOMIGS CTU
·>-5					HF TRANSFORM	ER ASS
L L D DATE				APPROVED	Dia Anna/	5944
1.11KD		· · · · · · · · · · · · · · · · · · ·		DATI	400578	3

.

DRAWING No.		снк р	Ş	0	4	13	3	1	-	all a	2	2					l										1					
4000 11 v/s		DALE	2162 26.2.86 ND	10.6.86	2334 30.9.% M	2469 9.1286	11.6.87	10.7.87	19.8.61	0 2858 6 6 88 A	27.7.88	26.9.88																				
γ. μ. γ.¥.,		EDO	2162	2279	2394	2469	2591	2614	2641	2858	2983	3009				_				_				44-								
		PEV-SICH ISSUE	0		1 ~	<u>~</u>](n 4	5.	10	0	- 0. 0 0	1001																				
RESCRIPTION	DRAWING	SKEET NUMPER		k				<u>.</u>			11.	لمس مله	Е.7	IE VISI	<u>он</u>	<u>i i</u>		<u> </u>	<u>i</u>	<u></u>	1	<u>_}</u>				- 4 4				- <u></u>		4
DMPONENT LAYOUT		1	0	- (1 10	4	<u>ہ</u> ا	N 0	0	0.2.0	2.2										1		-									
OMPONENT	480604	2	0-1:0-1	-		- 1	-	- S		5.0			- -																			
L.P.	400604	ALL						- 			5.2	2.3		- +					-								1		-1-			
BCHEMATIC	430604	1	ō.					- -		5.0	_							++	-							_		-				
5CHEMATK	430604	Z					_	i		2.0			-		1		-			-	-											
SCHEMATIC	430604	3	10.							2.0																						
SCHEMATIC	430604	4	1.0.	- •			-		-+	2.0	1-											1									T	T
SCHEMATIC	430604	5	Ī		-					2.0		2.1	-											İ					Ħ			
			-								+	++-																-	\square			$\uparrow\uparrow$
														-		-					-					-		1				+-+
						- -				- 										-		-						1			iT	
			-		- -										-+-						-				1			-			\square	
			-						_							+										-		+-	Ħ			
РСВ	410361			Q.i																	_				_					_		
PCB	410348		2-0						С. М	4.0																						
NO'ES DE	NOTES NO	CHANG	ετ	01	200	s,	ΑT		d	эt	5		٦	DRH]L			нка . к .со			<u>~</u>	(r11€€		700						іс нь.)06		
	SOE LEVEL	CHAN	196	•					NORW	та. чен		NGLA		OATE	3.85	0	6/3	/86	7	3	8L1	NO	THE	RF	℃В	. ^	\SS`	ſ. ₅₁			아이	

)ESIGNATOR	DATRON PART No.	DESCHIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART Ng	Nu. USED Par Assy
RI	001822	8k2 5% 1/2W CARBO	N MULLARD	CR37	24
R2.	001822	8k2 5% 1/2W CARBO	N MULLARD	CR37	
23	001822	8k2 5% 1/2W CARBOI	NULLARD	CR37	
R4	001822	8 k2 5% 1/2W CARBON	MULLARD	CR37	-
R5	001822	8k2 5% 1/2W CARBON	MULLARD	CR37	-
R6	001822	8k2 5% /2W CARBON	MULLARD	CR37	
R7 ·	001 8 2 2	8k2 5% 1/2W CARBON	MULLARD	CR37	-
२8	001 822	8k2 5% 1/2W CARBON	MULLARD	CR37	
R9	001 822	8k2 5% 1/2W CARBOI	N MULLARD	CR37	-
R10	001822	8k2 5% 1/2W CARBON	MULLARD	CR37	-
R	001822	8k2 5% 1/2W CARBON	MULLARD	CR37	-
R12	00 822	8k2 5% 1/2W CARBON	MULLARD	CR37	-
R13	001822	8k2 5% 1/2W CARBON		CR37	-
R14	001822	8k2 5% 1/2W CARBON	MULLARD	CR37	
R15	001822	8k2 5% 1/2W CARBON	MULLARD	CR37	
216	001822	8k2 5% 1/2W CARBON	MULLARD	CR37	-
R17	001822	8k2 5% 1/2W CARBON	MULLARD	CR37	-
 ۲۱ 8	001822	8k2 5% 1/2W CARBON	MULLARD	CR37	
R19	001822	8k2 5% 1/2W CARBON	MULLARD	CR37	
R20	001822	8k2 5% Yew CARBON	MULLARD	CR37	
R21	001822	8k2 5% 1/2W CARBON	MULLARD	CR37	-
R22	001822	8k2 5% /2W CARBO		CR37	-
R23	001822	8 12 5% 1/2W CARBON		CR37	-
NOTES SEE SHEET LEVER	n ta ba ta second			dati	
No.				4700 N	IOTHER PCB ASSY
6				a tradition of the second seco	1
LAIL 10-1					0604 2 10

)ESIGNATOR	ÚATHON Part No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART IIG	No USED Per Assy.
R24	001822	8k2 5% 1/2W CARBON	MULLARD	CR37	-
R25	063205	2M POT 3/8 5Q CERMET	BECKMAN	72P	1
26	000104	100k 5% /3W CARBON	MULLARD	CR25	1
R27	000472	4k7 5% '3W CARBON	MULLARD	CR25	<u> </u>
२28	000103	IOK 5% 1/3W CARBON	MULLARD	CR25	33
२२9	000103	IOK 5% /3W CARBON	MULLARD	CR25	
230	000103	IOK 5% /3W CARBON	MULLARD	CR25	
R31	000103	IOK 5% 1/3W CARBON	MULLARD	CR25	
R32	000103	IOK 5% 1/3W CARBON	MULLARD	. CR25	
R33	000103	IOK 5% /3W CARBON	MULLARD	CR25	
R34	000103	IOK 5% VAW CARBON	MULLARD	CR25	
R35	000102	IK 5% "3W CARBON	MULLARD	CR75	1
R36	000103	IOK 5% 1/3W CARBON	MULLARD	CR25	
R37	_000103	IOK 5% 1/3W CARBON	MULLARD	CR25	
R38	000103	IOK 5% /3W CARBON	MULLARD	CR25	
R39	000103	IOK 5% /3W CARBON	MULLARD	CR25	-
R40	000103	IOK 5% 1/3W CARBON	MULLARD	CR25	
R41	000103	ICK 5% /3W CARBON	MULLARD	CR25	
R42	000103	IOK 5% V3W CARBON	MULLARD	CR25	
R43	000103	ICK 5% /3W CARBON	MULLARD	CR25	
R44	000473	47k 5% '/3W CARBON	MULLARD	CR25	8
R45	000103	IOK 5% VOW CARBON	MULLARD	CR25	-
R46	000103	IOK 5% VOW CARBON	MULLARD	CR25	
NOTES. SES SHEET 2 FOR 1 155 ECC				ORAWN	IOTHER PCB ASS

DESIGNATOR	DATRON PART No.	DESCRIPTION	PBINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
R47	000103	IOK 5% YOW CARBON	MULLARD	CR25	
२ 4 8		NOT USED			
R 49		NOT USED			
250	000820	82R 5% 'SW CARBON	MULLARD	CR25	2
251	000820	82R 5% 'SW CARBON	MULLARD	CR25	
252	000101	100R 5% V3W CARBON	MULLARD	CR25	
२53		NOT USED			-
२54		NOT USED			
255		NOT USED			
₹56		NOT USED			-
857		NOT USED			
158	000103	IOK 5% 'SW CARBON	MULLARD	CR25	-
259	000103	IOK 5% /3W CARBON	MULLARD	CR25	
260	000103	IOK 5% Yaw CARBON	MULLARD	CR25	
261	000103	IOK 5% 1/3W CARBON	MULLARD	CR25	
262		NOT USED			
R63	000103	IOK 5% YOW CARBON	MULLARD	CR25	
۲64	000103	lok 5% 1/3W CARBON	MULLARD	CR25	
265	000103	IOK 5% Yaw CARBON	MULLARD	CR25	
R66		NOT USED			
R67	000103	IOK 5% YOW CARBON	MULLARD	CR25	
R68	000103	IOK 5% YOW CARBON	MULLARD	CR25	
R69	000473	47k 5% 1/3W CARBON	MULLARD	CR25	
NOTES. SEE SHEET 2 FOR 1	ATEST ISSUÉ			DRAWN	CON ELECTRONICS LTD
155 E C O					MOTHER PCB ASS
				DRAWING 4C	0604 4 of 10

OESIGNATOR	DATION PART No.	DESCRIPTION	PHINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No USED Par Arsy.
R 70	000473	47K 5% Vaw CARBON	MULLARD	CR25	
R71	000103	IOK 5% /3W CARBON	MULLARD	CR25	
R.72	000103	IOK 5% VOW CARBON	MULLARD	CR25	
R73	0 0 0 1 0 3	IOK 5% YOW CARBON	MULLARD	CR25	-
R74	000103	IOK 5% VIW CARBON	MULLARD	CR25	-
R 75	000473	476 5% 1/3W CARBON	MULLARD	CR25	-
R76 ·	000473	47k 5% YOW CARBON	MULLARD	CR25	~
R77	000473	47k 5% VAW CARBON	MULLARD	CR25	-
R78 -	000473	47k 5% 1/3W CARBON	MULLARD	CR25	
R79	CC0473	47k 5% /3W CARBON	MULLARD	CR25	_
R 80	000103	IOK 5% YOW CARBON	MULLARD	CR25	-
R 8 1	000103	IOK 5% V3W CARBON	MULLARD	CR25	
R 82	000108	IRO 5% 1/4W CARBON	MULLARD	CR25	2
R83	000108	IRO 5% VAW CARBON	MULLARD	CR25	-
R84	008035	33R 5% 21/2W W.W.	WELWYN	WZi	2
R85	008035	33R 5% 21/2W W.W.	WELWYN	W21	
ANI	090090	47K ×8 2% NETWORK	AB	761-3- 47k	6
AN2	090095	47k ×4 2% NETWORK	BECKMAN	L08-3-R47k	3
AN3	090090	47k ×8 2% NETWORK	AB	761-3-47k	
AN4	090095	47k ×4 2% NETWORK	BECKMAN	L08-3-R47k	-
ANS	090095	47k ×4 2% NETWORK	BECKMAN	L08-3-R47K	-
ANG	090090	47K ×B 2% NETWORK	AB	761-3-47k	
NOTES.					
SEE SHEET 2 FOR L	ATEST ISSUE	······			
E C O	· · · · · · · · · · · · · · · · · · ·				DO MOTHER POBASSY
CHKD				UATE NI MILLI	400604 5 ^{sillet}

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MADUFACTURER'S PART DU	No. USED Per Assy
AN7	090090	47k ×8 2% NETWORK	AB	761-3-47K	
AN 8	090090	47k x8 2% NETWORK	AB	761-3-47k	
AN9	090090	47k ×8 2% NETWORK	АВ	761-3-47k	
ANIO	090085	12K ×8 2% NETWORK	AB	761-3-12k	3
ANII		NOT USED			
ANI2	090085	12k ×8 2% NETWORK	<u>AB</u>	761-3-12k	
ANI3	090085	12k ×8 2% NETWORK	▲ <u>₿</u>	761-3-12k	
			· · · · · · · · · · · · · · · · · · ·		······
		···· · · · · · · · · · · · · · · · · ·			······································
21	140045	INF 20% IKSY FOLYPROP	NORTRONICS (MFD)	NSC 2027	
22	180050	1500F 385V AL ELECT	MULLARD	052-58/5	4
23	180050	150 F 385Y AL ELECT	MULLARD	052- 58151	
24	180050	1500F 385V AL ELECT	MULLARD	052 - 58/51	
C <u>5</u>	180050	150 F 385V AL ELECT	MULLARD	052-58151	
-6	104023	2n2F 20% IKY CER DISC	17 T	HDI6	2
C7	104023	2n2F 20% INV CER DISC	ITT	HDI6	_
68	180049	330 JOOV AL EISCT	ECC	SMVB	2
29	180049	330 JF 100V AL ELECT	ECC	SMVB	-
C10	110013	100nf 20% 250V POLYESTER	MULLARD	C280AEPIOOK	2
C11	110013	100nF 20% 250V POLYESTER	MULLARD	C280AE PIOOK	
NUTES.	ATEST ISSUE			datr	
155 <u>L</u> C O DA1E CUBD				4700 N	IOTHER FCB AS

FESTGNATOR	DATRON PART No	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACIORER'S PARI Do	No USED Per Assy
CI2	104032	220 PF 10% 2KV CER DISC	ITT	НООЭ	
CI3	102102	INF 10% SOOV CER DISC	117	CDIO	3
214	102102	INF 10% 500V CER DISC	171	CDIO	-
C 15	102102	INF 10% 500V CER DISC	ITT	CDIO	
C16	140090	1001 20% 4000 POLYPROP	ROEDERSTEIN	MKP 1844-410-4000	2
s17	140090	1001 20% 400V POLYPROP	ROEDERSTEIN	MKP 1844-410-4000	-
C18 .		NOT FITTED			
C19		NOT FITTED	 		
c20 ·		NOT FITTED	· · · · · · · · · · · · · · · · · · ·		
 CN1	104033	InF x7 20% 50V CAP NWK	SPRAGUE	470C7X7R102M5DG	3
CN2	104033	INF X7 20% 50V CAP NWK	SPRAGUE	470C7X7R102M5DG	
CN3	104033	INF X7 20% SOY CAP NWK	SPRAGUE	470C7X7R102M5DG	
CN4 CN5 CN6		NOT FITTED			
CNT, CNB		NOT FITTED			
DI	200002	IA 50Y GP SI DIODE	FAIRCHILD	IN4001	2
D2	200002	IA SOV GP SI DIODE	FAIRCHILD	IN 4001	
D3	200024	3A 1k3V CP SI DIODE	MOTOROLA	BY 255	8
D4	200024	3A IK3V GP SI DIODE	MOTOROLA	BY255	-
D5	200024	3A IK3V GP SI DIODE	MOTOROLA	BY 255	
D6	200024	34 IK3V GP SI DIODE	MOTOROLA	BY255	
D7-DIO	200024	3A IK3Y GP SI DIODE	MOTOROLA	BY255	
NOTES.	EST ISSUE				ELECTRONICE LTO
155				4700 MOT	HER PCB ASS
£ C O					SUCEI
DATE		· · · · · · · · · · · · · · · · · · ·		DATE DITAVING 40060)4 71

DESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURE!	MANUFACTURER'S PAFL No	No. USED Per Assy.
WI	209014	1A5 400V BRIDGE RECT	MICRO-ELECTRONICS	W004	
<u></u>	250004	SI PNP TRANSISTOR	NATIONAL	2N3906/T092	
ς	330038	RELAY 2P N/O 2P N/C	SDS	52-L-6V	I
L2, RL3	330030	RELAY 4P N/O	SDS	S4-24V	2.
RL4	330029	RELAY 2P2W	SDS	DS2E-DC24V	<u> </u>
LI	370024 - 1	COMMON MODE CHOKE 5W	SIGA	SEE DRG	
2, L3	370014	BUH 3A RE CHOKE	ERO	F1756-008-301	2
L4	370001	10,011 0.85 S RF CHOKE	PLESSEY	58/10/0011/10	2
L5 -	370001	IONH 0 85 SR RF CHOKE	PLESSEY	58/10/0011/10	
	410361 - 1	DIODE LINK BOARD.			1
	605090-2	6+6 WAY POB EDGE SKT	SEE DRG		8
<u> </u>	410348-4	PCB			1
	512999	7/-2 WHITE PTFE INS INV THIS		TO BSG210 TYPE C	A/R
	560002	7/34 AWG CU. COV. STEEL CO-AX	(A/R
	590031	HEATSHRINK SLEEVE \$ 3.2			A/R
JIS, J31, J32, J33	604042	4 WAY .156' PLUG GD PL	MOLEX	09-72-2041	6
J2, J3, J4, J6, J7	605087-2	24+24 WAY PCB EDGE SKT	SEE DRG		13
J3, J5, J8, J9	605088-2	18 + 18 WAY PCB EDGE SKT	SEE DRG		6
J2, J4, J6, J7, J8, J	605089-2	12+12 WAY PCB EDGE SKT	SEE DRG		7
J5, J7, J8, J9	605091-2	G+G WAY PCB EDGE SKT	SEE DRG		9
J7, J8, J9	605092-2	3+3 WAY PCB EDGE SKI	SEE DRG		5
J30	605114-2	12 +12 WAY PCB EDGE SKT	SEE DRG		
NOTES. SEE SHEET 2 FOR LATE	ST ISSUE				
155				016C+FD 4700 MG	DTHER PCB ASS
ECO DATE					504 8 JULET
					04 8

	PART No.	DESCRIPTION	PHINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	Nu. USED Por Assy.
	612004-1	M3×4mm STANDOFF	DATRON	SEE DRG	12
	612027-1	M3 × 8mm STANDOFF	DATRON	SEE DRG	10
	617010	NYLATCH PLUNGER 3/16"	HARTWELL CORP	HN3P-32-4-1	20
	617011	NYLATCH GROMMET 3/16"	HARTWELL CORP	HN3G-32-1	20
J26	620005	CLOVERLEAF PIFE INSUL.	SEALECTRO	FTE ISP 59	5
	620006	SOLDER TURRET	HARWIN	H9001-01	86
	620007	TEST POINT TERMINAL	MICOVAR	TYPE C30	9
	630036	STEATITE BEAD 18 SWG	PARK ROYAL PORCELAIN	Nº I (SMALL)	4
=	920116	FUSE 1A 2504 20mm SLO-B	BELLING LEE	L2080A/1	2
-2	920116	FUSE IA 250V 20mm SLO-B	BELLING LEE	L2080A/1	
=3	920125	FUSE 2.5A 1254 7mm	LITTLE FUSE	275 0 2.5	2
4	920125	FUSE 2.5A 125V 7mm	LITTLEFUSE	275 0 2.5	
	920126	FUSE HOLDER 20mm PCB	BELLING LEE	L1426	2
J1	605111	24 + 24 WAY . 1" PCB SKT	AMP	2-141592-4	3
	612024-1	113 X 12-7 M STANDOFF	DATRON	SEE DRG	
	630024	STEATITE BEAD 16 SWG	PARK ROYAL PORCELAIN	Nº2 (LARGE)	4
	512333	7/0.2 PTFE INSULATED ORANGE	WIRE		AIR
	512444	7/0.2 PTE INSULATED YELLOW	WIRE		AIR
	512000	7/0.2 PTE INSULATED BLACK	VIRE.		A/R
	5/2/11	7/0.2 PTFE INSULATED BROWN	WIRE .		A/R
	512222	7/0.2 PIFE INSULATED RED	WIRE.		A/R

SIGNATOR	DATRON PART Ng	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART 16	fin HSED Pri Assv.
	512666	7/0.2 PTFE INSULATED BLUE	WIRE		AIR
	512777	7/0.2 PTE INSULATED VID			AIR
	611016	M3 × 8mm POZI-PAN STEEL	ZN PL		1
	613005	M3 INT. SHAKEPROOF			1
	613029	M3 WAVEY WASHER SS			1
	613019	M3 LARGE WASHER STEEL	ZNPL		1
	615002	M3 FULL NUT STEEL ZN PL			1
	590001	SLEEVE MAX CABLE Ø3.	HELLERMANN ELECTRIC	HIS × 20mm BLK HELSYN	2
·	620003	SOLDER PIN	HARWIN	HEIOSAOI	2
	630250	CABLE CLIP	RICHCO	SFCC 4A-01	3
	590074	SOLDER SLEEVE \$ 3.0	RAYFAST.	CWI-3.	2
630243		GLASS BEAD	MANSOL (PREFORMS) LTD.	M5363B/3	4
	630270	CABLE TIE MIG BLOCK	PANDUIT	TMEH-S8-0	1
	630271	HEAVY DUTY CABLE TIE	PANDUIT	PRT2EH	
				*	
· TES		<u> </u>	DATE		
56661 7 709 Q	TEST (COLE		(11 AF	datron	FLECTRONICS LTD
				4700 MOTHER	PCB ASSI
		······································		014E0	

0000 0000 0000 0000 0000 0000	9MERT	5.2.0 5.2.0 5.2.0 5.5.0	1.0 2858 8.6 88.00 1.1 3023 5710 88.00 1.2 3227 15FE859					
. Es enerch	CHARCES NGMESH	1 5967-1 1 12 1477 (inite .				
	400830 480830	ALL 1	0.10.1					
	430830	1	<u><u>o</u><u>-</u></u>					1
1653 COLLOURE . Con Control Region								
97. ji	410424	ALL						
	ES NO CHA De level c	NEE TO L THANKAE	xxis	LINE PRIMA	B.S.J. 25.MAY.88 20 Jun 88	المعند علي المعند علي المعند علي المعند علي المعند علي المعند علي المعند علي المعند علي المعند المعند المعند ال المعند علي المعند علي المعند علي المعند علي المعند علي المعند علي المعند علي المعند علي المعند علي المعند علي ال	ECTION PCE	400830

400830 DESIGNATOR	DATHON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S FART No.	No. USED Per Assy.
	410424-1	PCB	1 ····································		1
	450540-1	CONNECTOR SUPPT. BRACK	e r		1
	450296-1	EARTH SCREEN			1
C1	1011025	10-F 25% 250V CER DISC	ITT	CDIO.	1
55	604033	4 CCT POLARISING WAFER	MOLEX	22-29-2041 GOLD	1
JI, J2	605002	IS WAY DIL SOCKET	CA	CA- 105 - 1050	2
<u>177 (</u>	605086	24 WAY PCB MINT RECEPTACE	E AMPHENOL	57-20240-8	1
	61/004-	HEXA POZIFAN SCREW	GKN	ZINC PLATED	2
	612004	MEXA STANDOFF VIG PLS	HARWIN	C5 2116 · B	2
	612026-1	M3 XG STANDOFF 16 FLA		SEE DRG.	2
	6/3023	MB CRINKLE WASHER			2
	700114	SWITCH GXIP, DIL	AB	206.00651	<u></u>
52	700060	SP3P SLIDE P.C.B. MNT	ALCO	515 - 131 - PC	1
533	700061	SPOT SLIDE P.C.B MNT	ALCO	515-121-PC	
	611003	SIANDOFF 3-3 CLEARX Gmm BRADS	HARWIN	C5 2117 · M	2
	611007	M3XG POZI-CSK SCREW	<u>Z.N. PL.</u>		2
					-
NOTES.			<u> </u>		
	1 2 1			HIAN JACKSON. TILE 4700	ECTION P.C
ATE 5-8-21 25	14360 1466 13 02 11 4 82 142				

_			•			
OHAWING NO	CHFD	2 Q Q				
400640	DATE	2162 25286 And 2301 18.7.86 4 2324 24.786 4		 		
DE WM	EĊŎ	2162 (2301 12324 12				
	REVISION	0-2				
DESCRIPTION DRAWIN	NG SHEET R NUMBER			 VISION		
COMP LAVOUT. 4806		0-2-				
SCHEMATIC 43064	40 1	<u>.</u>				
PCB 41030	9 —	5.0				
NOTES				DATE 2 FEB 8G 25/2/86	UATE TERMINAL	PCB ASSY SHEET 1 OF 3

SIGNATOR	DATRON PART No	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No	No USED Per Assy
1 .	120037	330pF 20% 4004 POLYCAR	a wima	FKC 3.	1
2	104037	22PF 10% 2KV CER DISC	STC	HDIO	2
3	104037	22pF 10% 2KV CER DISC	STC	HDIO	-
4	104032	220 PF 10% 2KY CER DISC	STC	HDIO	3
5	104032	220pF 10/ 2KY CER DISC	STC	HDIO	— .
6	104032	220pF 10% 2KV CER DISC	STC	HDIO	
·	370027	47NH RF CHOKE	SIGMA	50-10-2533-10	2
2	370027	47 H RF CHOKE	SIGMA	SC30-10-2533-10	
	330029	RELAY 2P2W	SDS	DS2E DC 24V	-
	400576-2	FRONT OUTPUT CABLE ASSY			2
BI	920181	FERRITE BEAD	MULLARD	FX4029	2
B2	520181	FERRITE BEAD	MULLARD	FX4029	
83	920145	FERRITE BEAD	MULLARD	FX4026	4
84	920145	FERRITE BEAD	MULLARD	FX4026	-
35	920145	FERRITE BEAD	MULLARD	FX4026	
36	920145	FERRITE BEAD	MULLARD	FX4026	-
	+10309 -6	P.C.B.			1
	450269-1	TERMINAL PLATE	DATRON	SEE DRAWING A4	1
	540002	22 SWG TINNED CU. WIRE			A/R
	590032	HEATSHRINK SLEEVING	4-8Ø	-	A/R
	620003	SOLDER PIN	HARWIN	H2105A01	13
)TES E SHEFT 2 FOR L A - 2 - 19.9.9.95				TERMINA	Ý

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
	400686-1	SAFETY TERMINAL ASSY . BLACK	DATRON	SEE DRAWING A4	1
	400687-1	SAFETY TERMINAL ASSY RED	DATRON	SEE DRAWING A4	1
	400688-1	SAFETY TERMINAL ASSY. BRN	DATRON	SEE DRAWING A4	1
	400689-1	SAFETY TERMINAL ASSY. BLU.	DATRON	SEE DRAWING A4	}
	400690-1	SAFETY TERMINAL ASSY. WHI	DATRON	SEE DRAWING A4	
	400691-1	SAFETY TERMINAL ASSY, GRN.	DATRON	SEE DRAWING A4	1
	613009	M3 SOLDER TAG.			
-	613021	M4 SHAKEPROF WASHER.			12
	613020	M4 WASHER STEEL	ZN PL		6
	613039	M2 SOLDER TAG.	ROSS COURTNEY	201002	<u> </u>
	400184	EARTH BRAID ASSY	DATRON		1
	512999	7/0.2 PTFE INSUL WHITE	WIRE		0.18M
	521006	16/0.2 PVC INS. GRN/YLW	WIRE		A/R
	590001	SLEEVE \$3.0	HELLERMANN.	H15 X 20	7
	590006	HEATSHRINK SLEEVE	\$ 2.4		A/R
	512444	7/0.2 PTFE INSUL YELLOW	WIRE		0.14 M
	512888.	7/0.2 PTFE INSUL. GREY.	WIRE.		0.141
	530003.	HEATSHRINK SLEEVE \$	6.4		A/R
	590017	HEATSHRINK CABLE MARKE	t (`1´)		
	590018	HEATSHRINK CABLE MARKE			

LD 400 COUNTER COUNTER	LE LES anose	50408 	3099 1710 88 KK	PMAK87			-			 		-			-									-										
		RE CISION IS SUE	0-	3																									ļ					
5 5 5 N 0 5 N 194	tole⊼istana Bantstii €17	SOLL? SOULT				 	 			 1\$ 5 I I E		EVIS	ары																					-
•	.P400858 DA400858		1.0	-		 		-		 -																								
-							 			 			-																					
сисіат амдахм						 	 			 																				_			-	
		· • •				-	 			 			_												_									-
						 	 			 									_	-														
FINAL CAL					-	 	 		-	 													-										-	
TEST PROCEDURE				-		 -	 			 			_																				_	
PCB				-		 	 	-		 															-					•			-	
	ES NO CHA DE LEVEL C	NGE TO	 LOCS	s	LJ	 	C	- 1 F	<u>L</u> (<u>ר</u> ר]	0 AT F 2.5	1A EP	88	23	8	81	10	Nor	-88	10 IN	IST	4-7 RU	D2 IME	S EN	ΓA	SS	Y			00	285 		;

DATRON INSTRUMENTS UTD PARTS UIST 06-Mar-32 DEVICE AND INSTRUMENT 4700 TROAM LIMENTED AVE. 1 PAGE N 1 PRING MANUP MANUF PART NUMBER CLASS ON CHANTLY TRANSES DESIG PART NO DESCRIPTICS SEE DHG SEE DHG SEE DHG SEE DHG SEE DHG SEE DHG 400859-1 400867-1 420093-3 440094~1 440096~1 ASSY MAIN 4708 ASSY CUPRENT/CHMS 4708 RATING CABEL KIT RACK MTG 4000 KIT 115V 60HZ 4000 EA 1 AR 1 EA 1 AR 1 AR 1 DATRON DATRON DATRON DATRON 440117-4 450231∽4 450273-2 450274-2 '450307-2 KIT REAR OUTPUT \$200 CARD SUPPORT BRACKET TOP COVER 4700 BOTTOM COVER 4700 PACKING BOX SPE LRS SEE LRG SEE DRG SFE DRG SEE DRG AR 1 EA 2 EA 1 EA 1 EA 1 DATRON EA 2 HA 5 HA 1 HA 1 EA 12 450367-1 450400-1 450670-1 450766-2 611005 POLARCID MOVLORD FOOT OVERLAY 4708 INSTRUCTION GARD 47XX SCREW M3 X 11 POSIPAN FOR SEE DRO SEE DRO SEE DRO SEE DRO SCREW MA A FERREL SCREW MA X 12 CKT TTP SK DLF (THIT SCREW MA X 12 CKT TTP SK DLF (THIT SCREW MA X 12 CKT TTP SK DLF WASHER MA TTC CHEWERFULF WASHER MA FLAID 774 611016 611038 611085 613005 613005 ЕА Р 1921 - 19 1924 - 19 1924 - 19 1924 - 19 1924 - 19 WARREN AND DER THE MASHER MI CEP PIS THE LIFT HUX PEN DAG AND FEATURE FOR HANDELS THERE IN A HANDER FOR THE HANDER FOR THE THE TAR IN 612044 630103 530205 850047-1 850047-1 BRONE Si DONNERDER ALLER CONTRACTON CONTRACTOR CONTR 85024¹-1 85090912 900009 920012 320012

End

	0 859 NF (18) Sation	URE	3090 17.0.58 KE	TMARBS					-	-										· · ·				-									· · · · ·		-
LISURICION	obawing	PEVISION ISSIN SHELF	0								_		SILE .	01.7		<u> </u>																			
	LP400859	ALL	0 -	1-2							1	T						T	Π			T	Ī		Π			T	\prod						-
	DA400859	1	0	2	•	-			-	-			-		-						_				-						-			-	
	· 11	2_	0					-																											
	h	3	0 										_					_ _	$\left \right $					-			_								
сысші сысыя сысыям.			- 								-								-						-										
				-		-																-	_		-			-		_		-			-
-						-		-	-			-		- -	-	-						┢		_ -	-		- -				-		+	-	-
				-				-			- -				-										-										
TEST PSect DURF :																								_											
TELT SELCCERCATION							_				_	_												_			_	-	\square						
PCB													-																					-	_
	L	NGE TO	toos	-1 C	LI	.:1		[<u>, 1</u>		MA	68	- 	<u>Z</u> ß	3		000 100	r Köl	πi Μ	 ۲ ۱۸	171 171	08 90 4	3	ธY	1	L	_0	4C	0		

TRON	INSTRUMENT	S LTD PARTS LIST 06-Mar-89	DSSC: ASSY MAIN 4	7:08	DRG NO: 12400859-1	REA: 5 BUCK RUCK
SIG	PART NO	DESCRIPTION	PRINC MANUF	MANUF PART NUMBER	CLASS UN QUANTITY	CHANGÉS
	400537-2 400539-7 400540-6 400554-4 400561-2	ASSY PCB HV ASSY HS PA NEG 4200 ASSY HS PSU/I 4200 ASSY PCB P/S IN GUARD 4200 ASSY PCB P/S CUT GUARD 4200	DATRON DATRON DATRON DATRON DATRON	SEE DRG SEE DRG SEE DRG SEE DRG SEE DRG	EA 1 EA 1 EA 1 EA 1 EA 1	
		ASSY PCB PA 4XXX ASSY HS PA POS 4700 ASSY PCB ANALOGUE INTF 4733 ASSY PCB 38V PSU 4700 ASSY SINE SOURCE 4738				
		ASSY DC 4708 ASSY AC 4708 ASSY CHASSIS 4708 ASSY DIGITAL 4708 ASSY REFERENCE DIVIDER 4708				
	400909-1 410288-1 420103 420104 450414-2	ASSY PCB OUTPUT CONTROL 4708 PCB CURRENT/OHMS LINK TEMP IND LABEL 37-55 DEG C TEMP IND LABEL 71-110 DEG C EARTH SHEET	DATRON THERMOGRAPHIC THERMOGRAPHIC	SEE DRG SEE DRG RANGE A THERMAX RANGE B SEE DRG	λR 1 ΞΑ 1 Α ΕΑ 1 Α ΕΑ 3 ΕΑ 2	
	450415-2	GUARD SHEET ALUM HEATSINK RETAINER 4200 WIRE 7/0.2 PVC INSULATED RED SLEEVE NP 1.5 X 20MM BLK SLEEVE NP 3 X 25MM BLK		SEE DRG	BA 1 FA 1	
	611005 611007 611012 611058	SCREW M3 X 12 POZIFAN SZP SCREW M3 X 6 POZICSK SZP SCREW M3 X 12 POZICSK SZP SCREW M3 X 12 POZICSK SZP SCREW M3 X 6 SLOT PAN SZP			EA 1 EA 10 EA 6 EA 20 EA 12	
	613005 630122 900016 920101-1	WASHER M3 INT SHAKEPROOF PCB EJECTOR BLUE CLEANING FLUID BATTERY LITHIUM AA	RICHCO RS PADIBAN	CBE 556-654 SEE DRG	ΕΛ 1 ΕΛ 1 ΑΡ 1 Α ΕΑ 1	

End

	LP400863 DA400863		1.0 1.0 1.0	1.1				-		-	 	-			5×21	•		 -		-	-	-	-				 				~ -	-		
	DA400863 DA400863 DA400863	3 4	1010101	-										-				 		-			-		 		-	_				-	-	
	DA400863 DA400863	6 7	1		 						 			-		-		 						-	 	-	 		-		-			
u Sa Teo a suntu Teo a suntu Co a sense Santa a					-	-	-	-	 -	-			-		-	-		 		-		·			 		 		··· ··	· · · · ·				
14-15		•				•			· -									 -+			 				 	~	-				+	-		

DATRON INSTRUMENTS LTD PARTS LIST 08-Mat-89 DESC: ASSY CHASSIS 4708 CR3 800 LF3 20000 LF3 2000 LF3 200 PRINC MANUF DESIG PART NO DESCRIPTION MANUE FART NUMBER CLASS UN CUARTIN LAGUSES ASSY CABLE MAINS SWITCH ASSY CABLE DIGITAL PSU ASSY RIBBON CABLE ASSY MAINS TRANSF ASSY PCB FRONT 4700 400462-4 400463-2 400471-1 400541-4 400558-1 DATRON DATRON DATRON DATRON DATRON SEE CR3 SEE CRG SEE CPG SEE CPG SEE CRG E^A 400560-1 400578-4 400604-2 400636-2 400640-1 ASSY CABLE IN/GU PSU 4200 ASSY HF TRANSF ASSY PCB MOTHER 4700 ASSY REAR PAIEL 4700 ASSY PCB TERMINAL 47XX DATRON DATRON DATRON DATRON DATRON SEE DRS SEE LRC SEE DRG SEE DRG SEE DRG EN 1 135 1 117 1 400651-1 450265-4 450271-1 450272-1 450277-1 ASSY LF TRANSF CHASSIS MOULDED FILTER GRILLE TRANSF BOLT PLATE FOAM FILTER SHE DRG SEE DRG SEE DRG SEE DRG SEE DRG SEE DRG DATRON SEE LPG JEE LRG SEE DRG SEE DRG SEE DRG SEE DRG 450280-1 450293-1 450300-1 450301-2 450310-1 HANDLE FCB SUPFORT REAR SPACER EARTH BRACKET SIDE EXTRUSION RH SIDE EXTRUSION LH P.S. GUARD SCREEN 407 PSU BRACKET EARTH SHEET SPACER NS BOLT FRE IP-0 GLE IP-1 SEE IP-1 GEE IP-1 GEE IP-1 450311-1 450316-1 450406-1 450414-2 450418-1 450431-1 450436-1 450446-1 450447 1 450452-3 HEATSINK GUARD SCREEN 4200 PLATE TRANSFORMER DOLT FCB GUARD SCREEN ALUM PCB EARTH SCREEN CABLE HRIDGE CEE 196 SEE LRC CEE UPR SEE LRC SEE LRC SEE DRC FOAM GASEET POB EARTH SCREEN FRONT PANEL 4700 MADE IN ENGLAND BADGE POB GUARD SCREEN STEEL SEE LES SEE LES SEE LES SEE LES SEE LES 450467-1 450477-1 450478-1 450542-1 450549-1 450550-1 510999 540009 590003 590006 GUARD SHEET STEEL MIRE 77.2 PVC INSULATED WHIFF MIRE BRAID 178" THNEED CU SLEVE HS. 6.4mm YLM SLEEVE HS. 2.4mm YLM CEE (PO) NEAC BRAIDING LIT B S 7 MFCN2857 B S 7 MFCNENJS 12 4 - 14 12 4 - 14 12 4 - 14 590007 590013 590032 606005 611004 LACING TAPE 2.5MM STD CABLE TIE 30mm SLEVE HS. 4.3mm YLW SCCKET CLIP DI. 16-WAY SCREW M3 X 6 POCIFAU S2F ALTHE RE Ris J MD BERRE PA

art (1)	raar 90	DEGORAL BANDONS	FRENC MANUE	MANUF PART NEMBER	алирстия факта солуона
		STREW MY & TO LOCTION SZP			ea. 1
	611006	STREW MY X 10 FOR OUR DATE			EA E
	£11000B	CUREN NA X A LOVIELER CAL			EA 2
	641015	PERFORMENT AND LOCATION CON-			845 - 20
	611016 611023	STREW M2 5 X 10 POZEPAN SZP			11X:
	6110 13	SCHOW MALK 12 SKP CEK SP CHA	10MIC		has n has d
	611041	BUNKEW MALE AND FORTPARTSZE			EA R
	611047	BUREN MY X 12 FOR DOM: DZU			
	610051	STREW MR X 110 BEX 3D 522			EA 4
	611014	SCIEW ME X 6 SLOP COK SZP			EA 3
	611079	стноку ма х 12 возает К телачак			F % R F / 4 1
	61 1055	WASHER MILLING CHARSEROUP			
	61.0007	WALTER MILLERATE STOL			
	6.1 × 0.4 × 0	LOTING A PA BUD			rA A
	et tul.	WARTER METERS			
	613323	WASSING MS COV			en el Chille
	613014	WASHER MP 5 FNY, DHAKP.			
	61302	WASHER MULTER			NA 4 651
	44444	WARREN MUT INTE CHARDS			6.4
	611628	WAY HELE MY CLUTH, CHARDS			Har I
	613029	VARIER ME WARE DU			$e_{ij}^{(A)} = e^{ij} A_{ij}^{(A)}$
	61 40 23 3	WATHER LARGE MS COT		NEE DRO	10 A
	- 101 × 0 × 0 × 0	AUDE MALIENTE 1922			PA 4
	4 1 5 1 9 C	NOT THE ME STE			F.5 - 1
	615052	NET NELOCIE MISCOLL			EA 1
	n155415	NUT NY GOVE MY 1032			6.A. (
	61.016	NUCLEURI NZ 2201			F74 - 1
	617014	81 VEP 1995 214 DOMED 100	OF CREATE STRUKER FOR STRUKT	TEAT/21/2 15/161	81A
	610000	CLUE PEAD	1.101.	CMPs	¥Α
	630601	CLUP P' 6 4	234053	0.016	87%
	6.000.20	CLIP CARE 4 TO A	: *1	/08	N 1
	6300.0	1APP 1/4" X 1/32" DBL STDED	1M	40.52	511 I
	6.004.2	CLIP CARLE	RECHCO	CPC-1 B	EA 1
	630112	TARE INTO AMERICAN PROVIDENT	4145	5414	Ale 1
	6.00167	TAPE FRAM 6mm X "mm WIDE	TESA	TESAMO135 /01/4763	AR 3
	640460	TATE TOTASSTRE NORM WHDE	1M	68.3	AR I
	630175	PCB_CARP_CP1DE	RECHCO	RCC)	PA 2
	0.001110	LOCKTNG COMPRESSIO	LOCKTETE	222	AR 1

.

End

ERAWING No		сико	P	21	29		E.	30				<u> </u>			-														ĺ						
4006		DATE	25.2.86	3.12.86.	1.4.87	88.9.8	20.7.88	BUAUB	-																										
	ì	ECO	2162	2472 8	2577	2858	2.1 2955 20.7.88 M	1127								-			 							-				-					
		PEVISION ISSUE	0 -		24	5.0 n		v 10 v 0						_!-											-										- -
DESCRIPTION	DRAWING	SHEET NUMBER											1991	IF .	nevi	5101	4																		
COMPONENT		1	0-1		2.4	2.0	2.1	v v																								_			
L.P.	400636	ALL			_	2.0		5 0 0 						-					 -			_ _					_	_				 1.			
			_								- -	-		_					 			-		_			_			-		 +			
		ļ				_						.			_	.			 	_	_ -				_						_	 			
										_		-			_			_+	 .									-				 		+	- -
						-									- -	+-			 -			_		-		-				-		 		-	
				·—	- -							-							 				-									 			
							·							_		1-		-	 			_				-		· -				 			
						-						-				-			 -		-+-		1-							-		 		-	
						_						+			-	-			 				-		_ -	-						 			
						_																													
																							_												
											_				-	-			 				_			_						 _			
NOTES	<u> </u>		-						1.1-7			- A. N . E		13			85		0		I E R	7. 86		πe RE	4 AR	.7C P/		EL	AS	SY		5 No. 000	23 of		

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No, USED Per Assy
	400184-2	TAG 7 BRAID ASSY			1
	400830-1	INTERCONNECTION PCB. ASSY	DATRON		
	400641-1	CAL. I/O PORT CABLE ASSY	DATRON		1
	450682-1	REAR PANEL			1
	450309-2	IEEE MOUNTING SCREW			2
					4.50
	512333	7/2 PTFE INS (ORANGE) WIRE 7/2 PTFE INS (GREEN) WIRE			4 30 mm
	512 5 5 5	7/2 PIFE INS (WHITE) WIRE			770 mm
	512999 530000	24/2 PVC INS (BLACK) WIRE			100 mm
	530111	24/2 PVC INS (BROWN) WIRE			110 mm
	530222	24/2 PVC INS (RED) WIRE			120
	530333	24/2 PVC INS (ORANGE) WIRE			120 mm
	530444	24/ 2 PVC INS (YELLOW) WIRE			110
	530555	24/2 PVC INS (GREEN) WIRE			130
	530666	24/2 PVC INS (BLUE) WIRE			110
	530777	24/2 PVC INS (VIOLET) WIRE			115
	530888	24/ 2 PVC INS (GREY) WIRE			120
	530 999	24/2 PVC INS (WHITE) WIRE			110
	560002	02.5 7/34 ANG COPPER C	DVERED STEEL CO-AX	· · · · · · · · · · · · · · · · · · ·	800 mm.
			21		
-+	U	U	U	ں	ю
----	---	---	---	---	---

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No USED Per Assy.
	590001	SLEEVE MAX. CABLE \$3.0	HELLERMANN ELECTRIC	HIS X 20 BLK. HELSYN	5
	590029	HEATSHRINK SLEEVE. POLYOLEFIN &	HELLERMANN	SFM9-3BK	55 m m
	590031	HEATSHRINK Ø3.2 YELLOW			290~~
	530005	SLEEVE MAX CABLE \$4.0	HELLERMANN ELECTRIC	HZOXZO BLK. HELSYN.	5
	601001	BNC 50 & BULKHEAD SKT.		GE350275	4
	590006	HEATSHRINK SLEEVE \$ 2.4			A/R
•	605051	4-WAY POLARISED SOCKET	MOLEX	22-01-2045	1
	605057	CRIMP TERMINAL	MOLEX	4809-GL	2
	605135	6-WAY CHASSIS MNT. 0.093"SKI	MOLEX	03-09-1061	2
	605136	0.093" MALE CRIMP TERM.GD	MOLEX	02-09-6123	5
	605137	0.093" FEMALE CRIMP TERM. GD	MOLEX	02-09-5123	5
	590074	SOLDER SLEEVE \$ 3.0	RAYFAST.	CWT-3	2
	606013	D' CONN. JACKSCREW	T+ B ANSLEY	609-004	2
	606014	D' CONN. JACKSOCKET	T+ B ANSLEY	609-006	2
	611005	SCREW M3×12mm STEEL	POZI PAN ZINC PLATED GKN	4	1
	611016	SCREW M3 × 8mm STEEL	POZIPAN ZINC PLATED GKN		2
	611017	SCREW M3×16mm STEEL	POZIPAN ZINC PLATED GKN		2
	611049	SCREW M4 × 20mm STEEL	POZIPAN ZINC PLATED GKN		4
	613005	WASHER M3 INT/SHAKEPROOF	STEEL ZINC PLATED GK		5
	613009	SOLDER TAG 4BA			3
DTES.	ATEST ISSUE				
s c 0			Снеске	"D REAR PAN	EL ASS
TATE			DATE DATE	DRAWING NUMBER 40063	G 3 of

ESIGNATOR	DATRON PART No.	DESCRIPTION	PRINCIPAL MANUFACTURER	MANUFACTURER'S PART No.	No. USED Per Assy.
	560008-3	4 CORE PTE SCREENED CABLE		SEE DRG	0.47M
	613021	M4 INT SHAKEPROOF			4
	590076	SOLDER SLEEVE \$ 7.3	RAYFAST	CWI-7	1
	615002	M3 FULL NUT STEEL ZNPL			1
	615011	M4 FULL NUT STEEL ZN PL	<u> </u>	· · · · · · · · · · · · · · · · · · ·	4
	630099	MAGKING TAPE 25mm	Зм	N 2 30	A/R.
· · ·	630133	HOLE PLUG "4" BLACK	HEYCO	DP250	6
	700071-1	SWITCH IPOLE KEY		SEE DRG	
	900009	LOCKING COMPOUND	LOCTITE	270	AIR
	920150	FAN 119mm 115V BALL-B	REDPOINT.	RCF 162/115	1
	920086	POWER INPUT MODULE	POTTER	7100 - 0002	1
	860026	FUSE 3A 250V 14 SLO-8	LITTLEFUSE	313 003	1
56	605181	6-WAY CHASSIS MTG SOCKET	LEMO	EGG-2B-306CNL	<u> </u>
56	606034	CHASSIS MTG. DUST OVER	LEMO	BRR- 25- 200PZSG	à
DTES.					
SHEET 2 FOR L	ATEST ISSUE				700
0					ANEL ASS
ATE				DATE DIAWING 4006	536 4 or

400603 DI WM DESCRIPTION DRAWING NUMBER COMP LAYOUT. 480603 CAMP LAYOUT. 480603	ECO REVISION ISSUE SHEET NUMBER 1 2	3-013-0 3-01958-11-7-85-M	Ŕ	13.2 3.4 2465 19.1186	-100			· · · · · · · · · · · · · · · · · · ·				-												
DESCRIPTION DRAWING NUMBER COMP LAYOUT. 480603 COMP	ECO REVISION ISSUE SHEET NUMBER 1 2	3-01258	Ŕ	n m	m m																			
DESCRIPTION DRAWING NUMBER COMP LAYOUT. 480603 COMP	ECO REVISION ISSUE SHEET NUMBER 1 2	3-01258	Ŕ	n m	m m																			
COMP LAYOUT. 480603	SHEET NUMBER	ļ	Ŕ	n m	m m										1		6		i l	1.1				
COMP LAYOUT. 480603	SHEET NUMBER	ļ	Ŕ		-100						i im									<u> </u>				
LAYOUT. 480603	2	3.013.0	· · · · ·	.2	- m	1 1			SSUE	. REVI	a lo N										, , , , , , , , , , , , , , , , , , , 			·
	1	N.D		M.	m		-													: 				
		1 1	3-1	3.2	3.3			_							 				€ -			-		
LAYOUT 480603	3	3.10	3.2	13.3	63.4			-																1
СОМР. LAYOUT 480603 СомР.	4	13-0-3-	3.2	3.013.413.	ri m				_ _															
LAVOUT. 480603	5				 																			+
LAYDUT. 480603	<u>6.</u>			3.0	 			_		<u> -</u>					 	 						ļ		
COMP. LAYOUT. 480603	7				3.0				_ _							 				-				
					_		_								-							1-1-		1-1-
			-																				 	
	-			+								- -			-				-	-	- -			·
	-													-	•				-	•			•	
		-		-														i	-}			+		+
	-	1-1-	-							+														
	_																							
NOTES	<u> </u>		-i				at	1 6.4 10			JACKS JULY 8		50		<u>~5</u>	420			1705/	4707	1	400		3

TERMS AND CONDITIONS OF SALE

1. GENERAL

The acceptance of a quotation, of any goods supplied, advice given or service rendered includes the acceptance of the following terms and conditions and no variation of or addition to the same shall be binding upon us unless expressly agreed in writing by us. Any order shall be subject to our written acceptance.

2. QUOTATION

Unless previously withdrawn our quotation is open to acceptance in writing within the period stated or where no period is stated within thirty (30) days after its date. We reserve the right to correct any errors or omissions in our quotation. Unless otherwise stated all quotations are firm and fixed. The prices quoted are based on manufacture of the quantity and type ordered and are subject to revision when interruptions, engineering changes or changes in quantity are caused or requested by the customer.

3. LIABILITY FOR DELAY

Any delivery times quoted are from the date of our written acceptance of any order and on receipt of all information and drawings to enable us to put the work in hand. Where delivery is to take place by instalments each such instalment shall constitute a separate contract. We will use our best endeavours to complete delivery of the goods or services in the period stated but accept no liability in damages or otherwise for failure to do so for any cause whatsoever. In all cases of delay the delivery time shall be extended by reasonable period having regard to the cause of delay.

4. PAYMENT

Payment shall be made net cash within thirty (30) days of delivery or in accordance with the payment terms set out in the quotation. Unless specifically stated to the contrary payment shall be in pounds sterling. In the event of any payment to us being overdue we may without prejudice to any other right suspend delivery to you or terminate the contract and/or charge you simple interest on overdue amounts at the rate of 2.5% above the ruling Bank of England Minimum Lending Rate. No payment to us shall in any circumstance be offset against any sum owing by us to you whether in respect of the present transaction or otherwise.

5. INSPECTION & TEST

All goods are fully inspected at our works and where practicable subjected to our standard tests before despatch. If tests are required to be witnessed by your representative notice of this must be given at the time of placing the order and notice of readiness will then be given to you seven (7) days in advance of such tests being carried out. In the event of of any delay on your part in attending such tests or in carrying out inspection by you after seven (7) days notice of readiness the tests will proceed in your absence and shall be deemed to have been made in your presence and the inspection deemed to have been made by you. In any event you shall be required promptly after witnessing a test or receiving test results of witnessed or unwitnessed tests to notify us in writing of any claimed defects in the goods or of any respect in which it is claimed that the goods do not conform with the contract. Before you become entitled to reject any goods we are to be given reasonable time and opportunity to rectify them. You assume the responsibility that the goods stipulated by you are sufficient and suitable for your purpose and take all steps to ensure that the goods will be safe and without risk to health when properly used. Any additional certification demanded may incur extra cost for which a special quotation will be issued.

6. DELIVERY AND PACKING

All shipments are, unless otherwise specifically provided, Ex-works which is the address given on the invoice. An additional charge will be made for carriage and insurance as necessary with the provision that all shipments shall be insured and this insurance expense shall be paid by the purchaser. Where special domestic or export packing is specified a charge will be made to cover the extra expense involved.

7. DAMAGE IN TRANSIT

Claims for damage in transit or loss in delivery of the goods will only be considered if the carriers and ourselves receive notice of such damage within seven (7) days of delivery or in the event of loss of goods in transit within fourteen (14) days of consignment.

8. TRANSFER OF PROPERTY & RISK

Title and property of the goods shall pass when full payment has been received of all sums due to us whether in respect of the present transaction or not. The risk in the goods shall be deemed to have passed on delivery.

9. WARRANTY

We agree to correct, either by repair, or at our election, by replacement, any defects of material or workmanship which develop within the warranty period specified in the sales literature or quotation after delivery to the original purchaser. All items claimed defective must be promptly returned to us carriage paid unless otherwise arranged and will be returned to you free of charge. Unless otherwise agreed no warranty is made concerning components or accessories not manufactured by us. We will be released from all obligations under warranty in the event of repairs or modifications made by persons other than our own authorised service personnel unless such repairs are made with our prior written consent.

10. PATENTS

We will indemnify you against any claim of infringement of Letters Patent, Registered Design, Trade Mark or Copyright (published at the date of the contract) by the use or sale of any goods supplied or service rendered by us to you and against all costs and damages which you may incur and for which you may become liable in any action for such infringement. Provided always that this indemnity shall not apply to any infringement which is due to our having followed a design or instruction furnished or given by you or to the use of such goods or service in association or combination with any other article, material or service not supplied by us. This indemnity is conditional on your giving to us the earliest possible notice in writing of any claim being made or action threatened or brought against you and on your permitting us at our own expense to conduct litigation that may ensue and all negotiations for a settlement of the claim or action. You on your part warrant that any design or instruction furnished or given by you shall not cause us to infringe any Letter Patent, Registered Design, Trade Mark or Copyright in the execution of your order.

11. DOCUMENTATION

All drawings, plans, designs, software specifications, manuals and technical documents and information supplied by us for your use or information shall remain at all times our exclusive property and must not be copied, reproduced, transmitted or communicated to a third party without our prior written consent.

12. FRUSTRATION

If any contract or any part of it shall become impossible of performance or otherwise frustrated we shall be entitled to a fair and reasonable proportion of the price in respect of the work done up to the date thereof. For this purpose any monies previously paid by you shall be retained against the sum due to us under this provision. We may dispose of the goods as we think fit due allowance being made to you for the net proceeds thereof.

13. BANKRUPTCY

If the purchaser shall become bankrupt or insolvent, or being a Limited Company commence to be wound up or suffer a Receiver to be appointed, we shall be at liberty to treat the contract as terminated and be relieved of further obligations. This shall be without prejudice to our right to claim for damages for breach of contract.

14. LEGAL INTERPRETATION

Any contract will be deemed to be made in England and shall be governed and construed for all purposes and in all respects in accordance with English Law and only the Courts of England shall have jurisdiction.

4708 Calibration and Servicing Handbook

COUNTRY and REPRESENTATIVE	Telephone	Telex	Fax
UNITED KINGDOM Datron Instruments Ltd Hurricane Way, Norwich Airport, Norwich, Norfolk NR6 6JB, England	0603 404824	975173	0603 483670
UNITED STATES of AMERICA Datron Instruments Inc c/o Wavetek RF Products Inc. 5808 Churchman Bypass, Indianapolis, Indiana 46203	(317) 787 3915	TWX (810) 341 3226	(317) 788 5999
Wavetek Northeast Area Sales 1 Executive Blvd. Suite 206, Suffern New York 10901	(914) 357 5544		(914) 357 5609
Wavetek Western Area Sales 9045 Balboa Avenue, San Diego, California 92123	(619) 565 9234	TWX (910) 335 2007	(619) 565 9558

For customers in countries not listed please contact DATHON INSTRUMENTS in the United Kingdom:

Datron Instruments Ltd	0.000 404004	975173	0603 483670
Hurricane Way, Norwich Airport,	0603 404824	7/01/0	
Norwich, Norfolk NR6 6JB, England			

	~ <u>`</u>	DATE	5.7.8	100	3.6	-1- 	152	212	2	~~~~	201		.5.6	9	8.53	20.3	13.7	Ĭ	THE REAL	1906	-	4-		_				4	-							-	+
C+ V.		ECO.	1958	3912	9.1 2283 5.61	2404 4.4	2386 29/1	2561 25/4	2630 4. a.	10.1 2748 2.2	10.2 2850 284	2115	10 2 2902 19.5.1	10.5 2987 16.2	3005	11.0328720.3	11.1 3378 13.7	1. C 3500 HIC	.985	4005		-				 		+-		-	╿ ┥╍╌┥	-	-	$\left \right $		-	
		REVISION	0.8 -	- 0	- 6	- 6	~	04.0	0.01		10.2	10.2	0.0	201	10.	0.1	=	=	>+	:5																	
DESCRIPTION	DRAWING NUMBER	SHEET NUMBER												E . P			<u> </u>	- <u>T</u> -				-	-11			, _	T T		 _	т	1-1		- r -				Τ-
OMPONENT	480446	1	0.8	00			9.1		100				\$	- 0		0.11	=			=		_				-		_	+			+	-			-	+-
	LP400446	ALL																	4.1	11.5					1	↓_						_				-	_
SCHEMATIC	430446	1	0.0		22				10.0				2		~. Q	0.1			Ē	11.1 11.2 11.5 11.2						_		4	\downarrow	<u> </u> _			\downarrow	\square		-	+-
	430446	2	8.0 8.0		2.5											0.11	_	_			_	_			-	-		4	\downarrow	-	\square	-	_	\downarrow		-	+
SCHEMATIC	430446	3	0-0	- 6					0.0 10.0 10.0							0.1	\downarrow	1		11.1 11.2		1			_	-		_	+	-	\square	-	+	\downarrow		_	+-
SCHEMATIC	430446	4	0.8		9.0					_					1.01	0.1	_		-	21-		+				+-		-	+-	-	\square	+	-	\downarrow		+	+-
SCHEMATIC	430446	5	8.0		ר. מ			_	10.0	+				2.	-	0.1	Ξ	+	+-	11.2			-		+	╀	$\left \right $	-+	+	╀	$\left\{ \right\}$	-	+-	$\left\{ \cdot \right\}$		╉	+
FUNCTIONAL TEST PROC.		1-7	8.0		0-0	2.6			10.0	ġ	; ; ;	10.2				n . o				1.11																	
FUNC, TEST TICK, LIST	47044GFT	r 1	8.0		0.0				10.0			101				11.0																					
			┨╍┾																																		
PCB	410171	-		1	+	1														2																	
	NDICÂTES I	NO CHAI	UGE ANG	TC	> > >	×.s					t	ן יר		1	DAT 5.	۲.1	85	7	13	D 35		<u>รี</u>	/ 35		42		51 8				ECE	L		Ю	Q≁ ∞	14	6

DATRON INSTRUMENTS LTD PARTS LIST 07-Jan-92 DESC: ASSY PCB SINE SOURCE 4700 DRG NO: LP400446-11 REV: 5 PAGE NO: 1

PESIG	PART NO	DESCRIPTION	PRINC MANUF	MANUE PART NUMBER	CLASS	UM QUANTITY CHANGE	s -
R4 R5 R6 R7 R8	011003 011002 012003 012002 013920	RES MF 100K 11 .12W 50PPM RES MF 10KG 11 .12W 50PPM RES MF 200K 11 .12W 50PPM RES MF 20KG 11 .12W 50PPM DES MF 20KG 11 .12W 50PPM	MEC MEC MEC MEC MEC	HE 100K 11 50PPM HB 10K0 11 50PPM HE 200K 11 50PPM HE 20K0 11 50PPM HB 392R 11 50PPM	A A A A A	EA 8 EA 1 EA 1 EA 1	
R9 R10 R11 R12 R15	011501 011002 012001 014321 000103	RES MF 1850 18 .12% SOPPM RES MF 1080 18 .12% SOPPM RES MF 2800 18 .12% SOPPM RES MF 4832 18 .12% SOPPM RES CF 108 58 .25%	MEC MEC MEC MEC NECHM	H8 1850 14 50PPM H3 10K0 14 50PPM H8 2800 14 50PPM H8 4832 14 50PPM CFR25 10K 54	* * *	EA 3 EA - EA 2 EA 2 EA 6	- 8 JAN 1992
R17 R22 R23 R24 R25	000100 000123 000122 000332 000102	RES CF 10R 5% .25W RES CF 12K 5% .25W RES CF 1K2 5% .25W RES CF 3K3 5% .25W RES CF 1K0 5% .25W	NEOHM NEOHM NEOHM NEOHM NEOHM	CFR25 10R 5% CFR25 12K 5% CFR25 1K2 5% CFR25 1K2 5% CFR25 3K3 5% CFR25 1K0 5%	* *	EA 4 EA 1 EA 2 EA 1 EA 5	
R26 R27 R28 R29 R30	000272 011001 012001 011001 047153	RES CF 2K7 5% .25W RES MF 1K0C 1% .12W SOPPH RES MF 2K0C 1% .12W SOPPM RES MF 1K0C 1% .12W SOPPM RES MF 15K 1% .12W SOPPM	NEOHM MEC MEC MEC MEC	CFR25 2K7 5% H8 1K00 1% 50PPH H8 2K00 1% 50PPM H8 1K00 1% 50PPM H8 715K 1% 50PPM	A A A A	EA 1 EA 2 EA - EA - EA 2	
R31 R32 R33 R34 R35	013573 011783 018872 014422 012262	RES MF 357K 14 .12W 50PPM RES MF 178K 14 .12W 50PPM RES MF 88K7 14 .12W 50PPM RES MF 44K2 14 .12W 50PPM RES MF 22K6 14 .12W 50PPM	MEC MEC MEC MEC MEC	H8 357K 11 50PPM H8 178K 11 50PPM H8 88K7 11 50PPM H8 44K2 11 50PPM H8 22K6 11 50PPM	A A A A A	EA 2 EA 2 EA 2 EA 2 EA 2	
R36 R37 R38 R39 R40	011132 015621 012801 000152 000152	RES CF 1K5 5% .25W	Mec Mec Mec Neohm Neohm	H8 11K3 1% 50PPM H8 5K62 1% 50PPM H8 2K80 1% 50PPM CFR25 1K5 5% CFR25 1K5 5%	A A A A	EA 2 EA 2 EA 2 EA 3 EA -	
R41 R42 R43 R44 R45	239060-1 000103 000103 000102 000102	RES CF INS INS INS TRAN JFET N-CHAN DUAL * RES RES CF IOK 50 <	DATRON NECHM NECHM NECHM NECHM	SEE DRG CFR25 10K 5% CFR25 10K 5% CFR25 1K0 5% CFR25 1K0 5%	A A A	S2 1 EA - EA - EA - EA -	
R46 R47 R48 R49 R50	000470 001182 011823 067203 067203	RES CF 4/K 55 .25W RES F 1K8 55 .5W RES MF 182K 18 .12W 50PPM RES CT 20K SIDE ADJ M/T PES CT 20K SIDE ADJ M/T	NEOHM MEC BECKMAN BECKMAN	CFR50 1K8 5% H8 182K 1% 50PPM 68X 68X	A A A	EA 4 EA 1 EA 2 EA -	
851 852 853 854 855	014990 063100 C14751 012218 047153	RES MF 499R 14 .12% 50PPM RES CT 10R TOP ADJ S/T RES MF 4K75 14 .12% 50PPM RES MF 22R1 14 .12% 50PPM RES MF 715K 14 .12% 50PPM	MEC BECKMAN MEC MEC MEC	H8 499R 11 50PPM 72P H8 4K75 11 50PPM H8 22R1 11 50PPM H8 715K 11 50PPM	* * *	EA 2 EA 1 EA 3 EA 1 EA -	

ł

DATRON INSTRUMENTS LTD PARTS LIST IT-Jan-92 DESC: ASSY PCB SINE SOURCE 4700 DRG NO: LP400446-11 REV. 5 PAUL NO: 2

	DART NO	DEUTRIPTIIN	PRINC MANUE	MANUE PART NUMBER	CLASS	С М 	GUANTITY	CHANGES
		PES MF 357K 14 .12W SOPPM RES MF 178K 14 .12W SOPPM RES MF 178K 14 .12W SOPPM RES MF 44K2 14 .12W SOPPM RES MF 44K2 14 .12W SOPPM RES MF 22K6 14 .12W SOPPM						
		A SOOPH	MEC	H8 357K 18 50PPM	A.	EA C 1	-	
₹56	013573	PES ME JOIK IN 124 JOEFA	MEC	H8 178K 1% SOPPM	÷.	5	-	
157	011783	RES MF 1/CK IL .12W SORPH	MEC	H8 88K7 11 SOPPH	<u></u>	5	-	
58	018872	RES ME BEKT 18 .12W DOPPH	420	HB 44K2 18 SCFPM	A	2.4	-	
59	014422	RES ME 44K2 1% .12W DUPPM	AEC .	H8 22K6 1% 50PPM	A	LA	-	
160	012262	RES MF 22K6 18 .12W SOPPM	ML-					
			MEC	H8 11K3 1% 50PPM	A	EA	-	
261	011132	RES MF 11K3 1% 12W DUPPM		H8 5K62 1% SOPPM	A	EA	-	
62	015621	RES ME 5K62 14 .12W SUPPM	72C	H8 2K80 1% SOPPM	À	EA	-	
63	012801	RES MF 2K80 11 .12W SOPPH	MEC	H8 3K32 11 50PPM	A	EA	2	
164	011121	RES MF 3K32 1% .12W 50PPM	MEL	HR 3832 11 50PPM	A	EA	-	
165	013321	RES MF 3K32 11 .12W SOPPH	MEC			-		
			NEONH	CFR25 10K 5%	A	EA	-	
266	000103	RES OF 10K SN . 25W	NEONM	CFR25 10K 5	•	EA	-	
67	000103	RES CF 10K 5% .25W	NEOHM	H8 10K0 11 50PPM	A	ΕA	-	
168	011002	RES ME 10KO 18 .12W SOPPM		H8 10K0 11 SOPPM	A	EA	-	
269	011002	RES MF 10K0 1% .12W 50PPM	MEC	HR 1850 11 50PPM	A	EA	-	
170	011501	RES MF 122K6 1 .12W SOPPM RES MF 11K3 1 .12W SOPPM RES MF 5K62 1 .12W SOPPM RES MF 2K60 1 .12W SOPPM RES MF 3K32 1 .12W SOPPM RES MF 3K32 1 .12W SOPPM RES CF 10K 5 .25W RES MF 10K0 1 .12W SOPPM RES MF 10K0 1 .12W SOPPM RES MF 10K0 1 .12W SOPPM RES MF 1K50 1 .12W SOPPM RES MF 1K50 1 .12W SOPPM RES MF 1K50 1 .12W SOPPM RES MF 1K50 1 .12W SOPPM RES MF 1K50 1 .12W SOPPM RES MF 274K 1 .12W SOPPM RES MF 274K 1 .12W SOPPM RES MF 274K 1 .12W SOPPM RES MF 274K 1 .12W SOPPM RES MF 274K 1 .12W SOPPM RES MF 274K 1 .12W SOPPM RES MF 274K 1 .12W SOPPM RES MF 274K 1 .12W SOPPM RES MF 274K 1 .12W SOPPM RES MF 274K 1 .12W SOPPM	MEU					
				H8 1850 1% 50PPM	A	£Α	-	
271	011501	RES MF 1850 18 .12W SOPPM	MEC	CC925 1K0 5%	A	EA	-	
272	000102	RES CF 1K0 5% . 25W	NECHM	CER25 1K0 51	A	£Α	-	
	000102	RES OF 1K0 5% .25W	NECHM	UN DTAK & SOPPH	A	EA	. 1	
273	010747	855 MF 274K 18 .12W 50PPM	MEC	UP ADDE 11 SOPPM	A	EA	-	
874	012/10	RES ME 4998 11 .12W 50PPM	MEC	nu 1728 10 2000				
875	014220			CER25 478 5	A	EA	· -	
R76	000470	RES CF 478 5% .25W	NECHM	CED50 188 5%		EA	- 1	
R77	001182	RES CF 1K8 5% . 5W	NECHM	00025 108 51	A	EA		
R75	000103	RES CE 10K 51 .25W	NECHM	UA 3455 11 502PM	A	EA	2	
	012551	RES ME 2855 18 .12W 50PPM	HEC	UP 2855 11 50PPM	À	ΕA	-	
R 79 R 80	012551	RES MF 499R 14 .12W SOPPH RES CF 47R 54 .25W RES CF 1K8 54 .5W RES CF 10K 54 .25W RES MF 2K55 14 .12W SOPPM RES MF 2K55 14 .12W SOPPM	MEC	NO 2800 10 50774				
R OU	014074		1 POUR	CER25 8K2 5	A	Ð	\$ 5	
381	000822	RES OF BK2 5% .25W	NECHM	CER25 882 51	A	24	\ -	
R82	0000022	RES CE 8K2 5% .25W	NECHM	CFR25 8K2 5	A	E	x -	
883	000022	RES CE 8K2 5% .25W	NECHM	CCR23 344 34	A	E	\ -	
X 83	000822	PES CE 8K2 5% .25W	NEOHM	10015 1K5 51	A	Ē	۹ -	
R 84	000622	RES CF 1K5 5% .25W	NEOHM	CERZO IND DU	••			
R85	000102			05925 438 51	A	E	A 1	
R 8 6	000433	RES CE 43K 5% .25W	NEOHM	00005 882 58	A	ΞJ	A -	
R 8 7	000822	RES CF 8K2 5% .25W	NEOHM	CERTS 4708 5%	Ä	E.	A 4	
R0/	000471	RES CE 4708 51 .254	NEOHM	CER23 1K6 51	Ä	E	A 2	
REE	000362	RES CE 3K6 51 .25W	NECHM	CTR20 3ND 37	Ä	Ē	A -	
R89	000302	RES CF 478 54 .25W	NEOHM	UFR23 4/R 34				
K 90	0001/0	RES MF 2X55 18 .12W SOPPH RES CF 8K2 51 .25W RES CF 8K2 51 .25W RES CF 8K2 51 .25W RES CF 8K2 51 .25W RES CF 8K2 51 .25W RES CF 8K2 51 .25W RES CF 8K2 51 .25W RES CF 8K2 51 .25W RES CF 8K5 51 .25W RES CF 8K5 51 .25W RES CF 7K6 51 .25W RES CF 7K6 51 .25W RES CF 47R 51 .25W RES CF 47R 51 .25W RES CF 47R 51 .25W RES CF 47R 51 .25W RES CF 47R 51 .25W RES CF 47R 51 .25W RES CF 47R 51 .25W RES CF 47R 51 .25W RES CF 47R 51 .25W RES CF 100K 51 .25W RES CF 100K 51 .25W RES CF 100K 51 .25W RES CF 100K 51 .25W RES MF 18R7 11 .12W SOPPM RES MF 18R7 11 .12W SOPPM RES MF 18R7 11 .12W SOPPM RES MF 18R7 11 .12W SOPPM RES MF 18R7 11 .12W SOPPM RES MF 18R7 11 .12W SOPPM RES MF 18R7 11 .12W SOPPM RES MF 18R7 11 .12W SOPPM		UP 1416 18 50PPM	A	E,	A 2	
0.01	013161	RES ME 3K16 11 .12W 50FPM	MEC		Ä	E	A -	
8.71	000122	RES CF 1K2 51 .25W	NEOHM	CERTS 178 51	Ä	E.	A ~	
₹7 4	000122	RES CE 478 58 .25W	NEOHM	CER23 1/R 31	Ä	E	λ -	
833	000470	RES CE 478 58 .25W	NECHM	CER2J T/R JT	×.	Ē	A -	
N 74 0 0 5	000470	RES CE 478 58 .25W	NEOHM	CER23 4/R 34		_		
K 9 J	000470			UP 1887 18 50FPM	A	E	A 2	
D C 4	0:1872	RES MF 18K7 1% .12W 50PPM	MEC	CODOS 1008 58	A	Ē	A 3	
007	000104	RES CF 100K 5% .25W	NECHM	UP 1307 18 5000M	Ä	Ē	A 2	
R7/	011374	APS ME 1387 18 .12W SOPPM	MEC	HE ISR/ IS SUPPR	À	6	A ~	
K 38	0113/8	PES CE 100K 5% .25W	NEOHM	CFR25 IUUN JU	ŝ	Ē	A -	
R99	000104	000 MP 18K7 18 12W 50PPM	MEC	HE ISK/ IS DUPPM	•	C		
		HES ME LOK/ IN LIGH DUPEN						

DATRON INSTRUMENTS LTD PARTS LIST 07-Jan-92 DESC: ASSY PCB SINE SOURCE 4700 DRG NO: LP400446-11 REV: 5 PAGE NO: 3

4	4	6-	- 1	11		- 8	z	٠	÷		2			r	-	G	-			~	٠				1
					•	×		*	=	٠	•	-	•	×	-	=	x	*	*	*		×	*	*	•

DESIG PART NO	DESCRIPTION	PRINC MANUF	MANUF PART NUMBER	CLASS	UM QUANTITY CHANGES
R101 011378 R102 000471 R103 013091	RES MF 13R7 18 12W 50PPM RES CF 470R 58 25W RES MF 3K09 18 12W 50PPM RFS MF 1K54 18 12W 50PPM	MEC Neohm Mec Mec	H8 13R7 1% 50PPM CFR25 470R 5% H8 3K09 1% 50PPM H8 1K54 1% 50PPM 18 1K54 1% 50PPM	A A A A	EA - EA - EA 2 EA 2 EA -
R106 013091 R107 000470 R108 017871	RES MF 3K09 11 .12W 50PPM RES CF 47R 51 .25W RES MF 7K87 11 .12W 50PPM	MEC NEOHM MEC NEOHM	CFR25 47R 58 HS 7K87 1% 50PPM CFR25 100R 5%	A A A	EA - EA 1 EA 9
R112 000100 R113 000362 R114 000470 R115 000470 R116 000470	RES CF 10R 51 .25W RES CF 3K6 51 .25W RES CF 47R 51 .25W RES CF 47R 51 .25W RES CF 47R 51 .25W	NEOHM NEOHM NEOHM NEOHM NEOHM	CFR25 10R 51 CFR25 3K6 51 CFR25 47R 51 CFR25 47R 51 CFR25 47R 51 CFR25 47R 51	A A A A A	EA - EA - EA - EA -
R117 000101 R118 012432 R119 012432 R120 011002 R121 017501	RES CF 100R 5% .25W RES CF 2M2 5% .25W RES CF 10R 5% .25W RES CF 47R 5% .25W RES CF 47R 5% .25W RES CF 47R 5% .25W RES CF 47R 5% .25W RES CF 100R 5% .25W RES CF 100R 5% .25W RES CF 24K3 1% .12W SOPPM RES MF 24K3 1% .12W SOPPM RES MF 10K0 1% .12W SOPPM RES MF 10K0 1% .12W SOPPM RES MF 10K0 1% .12W SOPPM	NEOHM MEC MEC MEC MEC	CFR25 10CR 54 H8 24K3 14 50PPH H8 24K3 18 50PPM H8 10K0 18 50PPM H8 7K50 18 50PPM H3 7K50 18 50PPH	A A A A A	EA - EA - EA - EA -
R123 066103 R124 000100	RES CT 10K SIDE ADJ S/T RES CF 10R S% .25W RES CF 10R 5% .25W	BECKMAN NEORM NEORM	CFR25 10R 51 CFR25 10R 51	A A	EA - EA - EA -
R127 000101 R128 000101 R129 011211 R129 011211	RES CF 100R 5% .25W RES CF 100R 5% .25W RES MF 16K0 1% .12W 50PPM RES MF 10K0 1% .12W 50PPM	NEOHM MEC MEC	CFR25 100R 5% HB 1K21 1% 50PPM HB 10K0 1% 50PPM	A A A	EA - EA 1 EA - EA -
R132 000101 R133 001182 R134 014321 R135 012491 R136 090063	RES CF 100R 5% .25W RES CF 1K8 5% .5W RES MF 4K32 1% .12W 50PPM RES MF 2K49 1% .12W 50PPM THERMISTOR PTC	NEOHM NEOHM MEC MEC Philips	CFR25 100R 5% CFR50 1x8 5% HB 4K32 1% 50PPM HB 2K49 1% 50PPM KTY81-120	A A A	EA - EA - EA - EA 2 EA 2
R137 090063 R138 000101 R139 050153 R140 000202 R141 000101	RES MF 10k0 1.12W SOPPH RES CF 10k0 1.2.2W SOPPH RES CF 10k0 54 .25W RES MF 4K32 1.2W SOPPH RES MF 4K32 1.2W SOPPH RES MF 2K49 1. .12W SOPPH THERMISTOR PTC THERMISTOR PTC RES CF 100R 51 .25W RES CF 100R 51 .25W RES MF 62 18 .5W SOPPM RES MF 62 18 .5W RES MF RES MF 62 18 .5W SOPPM RES MF RES MF RES NF RES MF RES NF RES NF RES NF RES NF RES NF RES RES RES RES	PHILIPS NEOHM WELWYN NEOHM NEOHM	KTY81-120 CFR25 100R 5% MFR4 CFR25 2K0 5% CFR25 100R 5%	A A A	EA - EA - EA 2 EA 1 EA -
R142 000101 R143 012491 R144 050153 R145 000221 R146 000221	RES CF 100R 5% .25W RES MF 2K49 1% .12W 50PPM RES MF 2K49 1% .5W 50PPM RES CF 220R 5% .25W RES CF 220R 5% .25W	Neorm Mec Welwyn Neorm Neorm	CFR25 100R 5% HB 2X49 1% 50PPM MFR4 CFR25 220R 5% CFR25 220R 5%	A A A A	ΕΑ - ΕΑ - ΕΑ - ΕΑ 2 ΕΑ -

DATRON INSTRUMENTS LTD PARTS LIST 07-Jan-92 DESC: ASSY PCB SINE SOURCE 4700 DRG NO: LP400446-11 REV. 5 PAGE NO: 4

CESIJ	PART NO	DESURIPTION	PRINC MANUE	MANUE PART NUMBER	class	CH QUANTITY CHANGES
R147 R148 R149 R150 R151	000101 000278 013161 000471 014751	RES OF 100R S1 25W RES OF 2R7 51 25W RES MF 3K16 11 12W 50PPM RES OF 470R 51 25W RES MF 4K75 11 12W 50PPM	NECHM NECHM MEC NECHM MEC	2FR25 100R 51 CYR25 2R7 51 H8 3816 11 50PPM CFR25 470R 51 H8 4K75 11 50PPM	A A A A	ЕЛ - ЕЛ 1 ЕЛ - ЕЛ - ЕЛ -
R152 R153 R154 R155 R155 R156	015230 014320 014751 000472 000472	RES MF 523R 11 .12W 50PPM RES MF 432R 11 .12W 50PPM RES MF 4K75 11 .12W 50PPM RES CF 4K7 51 .25W RES CF 4K7 51 .25W	HEC HEC HECHM NECHM NECHM	H8 523R 1% SOPPM H8 432R 1% SOPPM H8 4K75 1% SOPPM CER25 4K7 5% CER25 4K7 5%	* * *	EA 1 EA 1 EA - EA 3 EA -
R157 R158 R159 R160 R161	000471 000153 000472 00000N 000104	RES OF 470R 51 .25W RES OF 15R 51 .25W RES OF 4K7 51 .25W NOT FITTED RES OF 100K 51 .25W	NEGHM NECHM NECHM NECHM	CFR25 470R 51 CFR25 15R 51 CFR25 4K7 51 CFR25 100K 51	а А А	EA - EA 1 EA - EA 12 EA -
AN1 AN2 AN3 AN4 AN5	090131 090131 090131 090132	RES PACK 10K X 4 21 RES PACK 10K X 4 21 RES PACK 10K X 4 21 RES PACK 10K X 4 21 RES FACK 4K7 X 4 21	BECKMAN BECKMAN BECKMAN BECKMAN BECKMAN	L08-35-R10K L08-35-R10K L08-35-R10K L08-35-R10K L08-35-R4K7 L10-15-R22K	*	EA 8 EA - EA - EA 1 FA 2
AN6 AN7 AN8 AN9 AN10	090141 090131 090140 090141 090131	RES NTWK 1M X 9 2% RES PACK 10K X 4 2% RES NTWK 22K X 9 2% RES NTWK 1M X 9 2% RES PACK 10K X 4 2%	BECKMAN BECKMAN BECKMAN BECKMAN BECKMAN	L10-15-R1M L08-35-R10K L10-15-R22K L10-15-R1M L08-35-R10K	A A A A	EA 2 EA - EA - EA - EA -
AN11 AN12 AN13 AN14 AN15	090131 090086 090131 090142 090136	RES PACK 10K X 4 2% RES PACK 100K X 8 2% RES PACK 10K X 4 2% RES PACK 10K X 4 .5% RES PACK 2K X 8 .5%	BECKMAN Ab BECKMAN BECKMAN BECKMAN	LO8-35-R10K 761-3-100K LO8-35-R10K 694-3-R10KD 698-3-R2KD	A A A	EA - EA 1 EA - EA 1 EA 1 EA 3
AN16 AN17 AN18 AN19 AN20	090136 090131 090136 090143 090168	RES PACK 2K X 8 .5% RES PACK 10K X 4 2% RES PACK 2K X 8 .5% RES PACK 500R X 4 .5%	BECKMAN BECKMAN BECKMAN BECKMAN AB	698-3-R2KD LO8-3S-R10K 698-3-R2KD 694-3-R500D 770-R3-1K	A	EA - EA - EA - EA 1 EA 1
C1 C2 C3 C4 C5	100181 100561 100102 110027 100121	CAP CP 180PF 2% 100V CAP CP 560PF 10% 100V CAP CP 1NF 10% 100V CAP E 3N3F 20% 130V CAP CP 120PF 2% 100V	PHILIPS PHILIPS PHILIPS WIMA PHILIPS	2222 630 19561 2222 630 19561 2222 630 19102 FKS2 3300 20% 100Y 2222 683 34121		EA 1 EA 1 EA 15 EA 1 EA 1
C6 C7 C9 C9 C10	150020 104026 150020 150020 104026	CAP DT 10UF 20% 25V CAP CM 47NF -80%-20% 50V CAP DT 10UF 20% 25V CAP DT 10UF 20% 25V CAP CM 47NF -80%-20% 50V	AVX AVX AVX AVX AVX	TAP10M25F SR175E4732AA TAP10M25F TAP10M25F SR175E473ZAA	A A A A	EA 15 EA 34 EA - EA - EA -

LAIRON	INSTRUMENT	NS LTD PARTS LIST 07-Jan-92	DESC: ASSY PCB S	INE SOURCE 4700 DR	G NO: L	P400446-11	REV: 5	PAGE NO: 5
7 ES IG	PART NO	DESCRIPTION	PRINC MANUF	MANUF PART NUMBER	CLASS	UM QUANTITY	CHANGES	
C11 C12 C13 C14 C15	104026 104026 100102 110035 110050	CAP CM 47NF -801-201 50V CAP CM 47NF -801-201 50V CAP CP 1NF 101 100V CAP PE 220NF 206 63V CAP PE 22NF 101 63V	AVX AVX PHILIPS WIMA WIMA	SR175E473ZAA SR175E473ZAA 2222 630 19102 MKS2 0.22 201 63V MKS2 0.022 101 63V	A A	EA - EA - EA - EA 1 EA 1		
C16 C17 C18 C19 C20	104026 104026 104026 104026 104026 102471	CAP CM 47NF +808-208 50V CAP CM 47NF +808-208 50V CAP CM 47NF +808-208 50V CAP CM 47NF +808-208 50V CAP CM 47NF +808-208 50V CAP CD 470PF 208 500V N4700	AVX AVX AVX AVX BECK	SR175E4732AA SR175E4732AA SR175E4732AA SR175E4732AA CD10EM470PMSCR	A A A A	ел - ел - ел - ел - ел -		
C21 C22 C23 C24 C25	150020 150020 100102 104026 120034	CAP D1 10UF 201 25V CAP DT 10UF 201 25V CAP CP 1NF 100 100V CAP CM 47KF +804-201 50V CAP CM 27KF +804-201 50V	AVX AVX PHILIPS AVX ASHCROFT	TAP10M25F TAP10M25F 2222 630 19102 SR175E4732AA M2B22101E	A A A	EA - EA - EA - EA - EA 2		
C26 C27 C28 C29 C30	102100 00000N 120035 102220 104017	CAP CD 10PF 20% 500V NPO NOT FITTED CAP PC 22NF 1% 400V CAP CD 22PF 10% 500V N150 CAP CD 0P56F +/-0P1F 400V	BECK ASHCROFT BECK BECK	CD06CG10P0MSCR M2B22004E CD08PG22P0KSCR GD08AG0P56BS	A A A	EA 1 EA - EA 2 EA 3 EA 2		
C31 C32 C33 C34 C35	192108 192128 192398 150020 190102	CAP CD 1PF -/-0P5F 500V P100 CAP CD 1P8F +/- 5PF 500V CAP CD 3P9F -/-0P5F 500V P100 CAP CD 100F 20V 25V CAP CP 1NF 100 100V	BECK ITT BECK AVX PHILIPS	CD06AG01P0DSCR CD06AG01P8DSCR CD08AG03P9DSCR TAPIOM2SF 2222 630 19102	A A A	EA 2 EA 2 EA 2 EA - EA -		
C36 C37 C38 C39 C40	130083 110042 000000N 100101 100278	CAP PS 2NF 14 160V CAP PE 100NF 204 63V NOT FITTED CAP CP 100PF 24 100V CAP CP 2P7F +/-0P25F 100V	PHILIPS WIMA PHILIPS PHILIPS	425 MKS2 0.1 20% 63V 2222 683 34101 2222 683 09278		EA 2 EA 7 EA - EA 3 EA 2		
C41 C42 C43 C44 C45	130084 130042 102478 00000N 104026	CAP PS 110PF 1% 630V CAP PS 100PF 1% 630V CAP CD 4P7F */- 5PF 500V NPO NOT FITTED CAP CH 47NF *80%-20% 50V	PHILIPS SUFLEX BECK	427 HS CD08AG04P7DSCR SR17SE473 2AA	A A	EA 2 EA 2 EA 2 EA - EA -		
C46 C47 C48	100102 150020 104026 00000N 120034	CAP CP 1NF 101 100V CAP CP 10UP 201 25V CAP CM 47NF +801-201 50V NOT FITTED CAP PC 220NF 11 63V	PHILIPS AVX AVX ASHCROFT	2222 630 19102 TAPIOM25F SR175E4732AA M2B22101E	Å	ел - ел - ел - ел - ел -		
	120035 104017 104026	CAP PC 22NF 14 400V CAP CC 0956F +/-0PIF 400V CAP CH 47NF -801-201 50V NOT FITTED CAP CM 47NF +801-201 50V	ASHCROFT BECK AVX	M2B22004 E GD08AG0P56BS SR175E473ZAA	Å	EA - EA - EA - EA - EA -		

1

				MANUE PAPT NUMBER	CLASS	OM QUANTITY CHANGES
		BESTRUPTION				
		TAP TO 128	o v dv	CONCASCIPSOESER	A	EA -
5 e	11113	- TAP 12 (PP +/+OP)+ 520% P100	35h	CONTAGOIPSUCIS		EA -
57	102148	TAP TO IPSE FOR DEP DUPP	BECY.	CODBAG73P9DSCR	A	EA -
58	1923+8	- CAP - CD - 1992 - 1 - 0516 - 01-27 - 8-27	AVY	SE 175E473ZAA	A	EA -
59	1.4026	TAP 19 47NE - BUN-200 SOV	AVX	SR175E4732AA	A	EA -
£0	1.)4.)26	CAP TH 4 NE +301-201 501	B. 0			F1 -
c 1	10000	SET 11 18TT118 1	D: 11/DC	425		EA -
62	130583	CAP PS INF IN 1607	PAILIPS	SB175E4732AA	A	EA -
63	104026	CAP CM 47NE +80%-10% 507	A/A out/ins	2222 683 34101		EA -
64	100101	- 149 JF 100PF 24 109Y	PRILIPS	2222 683 09278		EA -
65	100278	CAP TE 2010 -2-10256 1200	PHILIPS			C 1 -
56	130084	TAP TM 47NF -80%-20% 50V NH 0 ELTTEL CAP PS INF 10 (60V CAP IM 47NF -80%-20% 50V CAP IM 47NF -80%-20% 50V CAP INF 101PF 2% 100V CAP PS 110PF 1% 630V CAP PS 110PF 1% 630V	PHILIPS	427		ĒĀ -
έ7	130042	CAP PS 100PF 11 6307	SUFLEX		A	EA -
68	102478	CAP CD 427F +/- SPE SOCV NPO	BECK	CDUCAGOTF/DOCK		EA -
69 70	0000GN 104026	CAP PS 110PF 11 636V CAP PS 100PF 11 630V CAP CD 4P7F 1/ 630V CAP CD 4P7F 1/ 5FF 50CV NPO CAP CM 47NF -601-201 50V	AVX	SR175E473ZAA	A	EA -
-		CAP CM 47NF -801-201 50V CAP CP 1NF 101 100V CAP CT 19UF 201 25V NOT FITTED CAP CD 22PF 101 500V N150 CAP CD 22PF 101 100V	PHILIPS	2222 630 19102		EA -
71	100102	CVB CD INE ION 201	AVX	TAP10M25F	A	EA -
72	120220	NOT FITTED				FA -
73	1000000	TAD CD 22PF 10% 500V N150	BECK	CDOBPG22PUKSCR	^	FA -
74 75	100102	CAP CP INF 10% 100V	PHILIPS	2222 630 19102		.
			WTHA	FKS2 0.01 20% 100V		EA 3
76	110041	CAP PE 10NF 20% 1004	BECK	CD10K101N0KSCR	A	EA 1
77	102102	CAP CD INF 106 500V	WIMA	FKS2 0.01 20% 100V		EA -
78	110041	CAP 25 10NF 20% 100V	PHILIPS	2222 630 19102		EA -
:79 :80	100102	CAP CP INF 10% 100V CAP PE 10NF 20% 100V CAP CD INF 10% 500V CAP CP INF 20% 100V CAP CP INF 10% 100V CAP CP INF 10% 100V	WIMA	MK52 0.1 20% 63V		EA -
.55	110042		OWTLEDS	2222 630 19102		EA -
81	100102	CAP CP INF 10% 100Y		2222 630 19182		EA 1
82	100182	CAP CP INSF 10% 100V	PHILIPS	2222 630 19102		EA -
:83	100102	CAP OP INF 10% 100%	PHILIPS	2222 630 19102		EA -
:54 :35	100102	CAP OP INF 10% 100V	PHILIPS	2222 630 19102		LA -
		CAP CP INF 100 100V CAP CP 100NF 201 63V CAP CP 1NF 101 100V CAP CP 1NF 101 100V CAP CP 1NF 101 100V CAP CP 1NF 101 100V CAP CD 22CPF 101 500V N3300	DECK	CD10DL220PKSCR	А	EA 2
66	102221	CAP CD 220PF 10% 500V N3300		SR175E473ZAA	A	EA -
37	104026	CAP CH 47NF -BOX-20% DUV	AVX	SR175E473ZAA	A	EA -
895	104026	CAP CM 4/NE -SUS-201 DUV	WIMA	MKS2 1.0 20% 50V	A	EA 1
189 190	110046	CAP PE 10F 20% 507 CAP CM 47NF +83%-20% 507	AVX	SR175E4732AA	A	1.6
- 90	111120		A VY	SE175E473ZAA	A	EA -
C 9 1	104026	CAP CM 47NF -80%-20% 50V	NTA RECK	CD08K1330PMSCR	A	EA 1
292	162331	CAP CD 330PF 20% SUCY KI	AVX	SR175E4732AA	A	EA -
293	104026	CAP CM 4/NF +808-208 507	AVX	SR175E473ZAA	. A	EA -
C94 C95	104026 101103	CAP CP INF 10% 1007 CAP CD 220PF 10% 5007 N3300 CAP CM 47NF -80%-20% 507 CAP CM 47NF -80%-20% 507 CAP CM 47NF -80%-20% 507 CAP CM 47NF -80%-20% 507 CAP CD 30CPF 20% 507 CAP CD 30CPF 20% 507 CAP CM 47NF -80%-20% 507 CAP CM 47NF -80%-20% 507 CAP CM 47NF -80%-20% 507 CAP CM 47NF -80%-20% 507 CAP CM 30NF -20% 357	BECK	CD10K310N02SCR/SK250)	LA I
		CAP CD 10NF -20-80% 2507 CAP CT 330NF 20% 357 CAP CP 100PF 2% 1007 CAP PE 100NF 20% 637 CAP PE 100NF 20% 637 CAP CM 47NF -80%-20% 507	AVY	TAPR33M35F	А	EA 1
C96	150010	CAP DT 330NF 206 337	PHILIPS	2222 683 34101		EA -
C97	100101	CAP CP 100PF 24 100V	WIMA	MKS2 0.1 20% 63V		EA -
C98	110042	CAP PE 100NE 201 031	WIMA	MKS2 0.1 20% 63V		2A -
⊂99 ⊂100	110042	CAP PE 100NE 20% 007	AVX	SR175E473ZAA	A	LA -

DATRON INSTRUMENTS LTD PARTS LIST 07-Jan-92 DESC: ASSY PCB SINE SOURCE 4700 DRG NO: LP400446-11 REV: 5 PAGE NO: 7

DESIG	PART NO	DESCRIPTION	PRINC MANUF	MANUE PART NOMBER	CLASS	UM QUANTITY CHANGES
C101 C102 C103	104026 150020 150020 06606N	CAP CM 47NF +80%-20% 50V CAP DT 10UF 20% 25% CAP DT 10UF 20% 25% NOT FITTED	AVX AVX AVX	SR175E473ZAA TAP10M25F TAP10M25F	Â	EA - EA - EA - EA -
C105 C106 C107 C108 C109 C110	104026 1100102 110042 110015 110041 10041	CAP CM 47NF -801-201 50V CAP CP 1NF 101 100V CAP PE 100MF 201 63V CAP PE 15NF 201 63V CAP PE 15NF 201 63V CAP CD 12PF 51 50V CAP CD 12PF 51 50V CAP CD 12PF 101 500V N3300 CAP CM 47NF -801-201 50V CAP CM 47NF +801-201 50V CAP CM 47NF +801-201 50V CAP CM 10UF 201 35V NOT FITTED	PHILIPS WIMA WIMA WIMA AVX	2222 630 19102 MKS2 0.1 20% 63V MKS2 0.015 20% 63V FKS2 0.015 20% 63V FKS2 0.01 20% 106V SR215A120JAA		EA - EA - EA 1 EA - EA 1
C111 C112 C113 C114 C115	110042 102221 104026 104026 150015	CAP PE 102NF 201 63V CAP CD 220PF 101 500V N3300 CAP CM 47NF +801-201 50V CAP CM 47NF +801-201 50V CAP DT 10UF 201 35V	Ы НА ВЕСК АУХ АУХ АУХ	MKS2 0.1 20% 63V CD10DL220PKSCR SR175E4732AA SR175E4732AA TAP10M35F	A A A A	EA - EA - EA - EA - EA 1
C116 C117 C118 C119 C120	00000N 100102 104026 102338 104026	NOT FITTED CAP CP INF 10% 100V CAP CM 47NF +80%-20% 50V CAP CD 3P3F +/~CP5F 500V P100 CAP CM 47NF -80%-20% 50V	PHILIPS AYX BECK AVX	2222 630 19102 SR175E4732AA CD08AG03P3DSCR SR175E4732AA	A A A	ΕΑ - ΕΑ - ΕΑ - ΕΑ - ΕΑ -
C121 C122 C123 C124 C125	150023 150023 150020 104026 150020	CAP DT 33UF 20% 25% CAP DT 33UF 20% 25% CAP DT 10UF 20% 25% CAP CM 47NF +80%-20% 50% CAP DT 10UF 20% 25%	AVX AVX AVX AVX	TAP33M25F TAP10M25F SR175E473ZAA TAP10M25F	A A A A	EA - EA - EA - EA -
C126 C127 C128 C129 C130	150023 102220 104026 150021 110042	CAP DT 33UF 201 25V CAP CD 22PF 101 500 N150 CAP CM 47NF +801-201 50V CAP DT 22UF 202 25V CAP PE 100NF 201 63V	AVX BECK AVX AVX WIMA	TAP33M25F CD08PG22P0KSCR SR175E4732AA TAP22M25F MKS2 0.1 20% 63V	A A A	EA - EA - EA 1 EA -
C131 C132 C134 C135 C136	100102 00000N 120029 150020 104026	CAP CP 1NF 10% 100V NOT FITTED CAP PC 6N8F 20% 100V CAP DT 10UF 20% 25V CAP CM 47NF +60%-20% 50V	PHILIPS WIMA AVX AVX	2222 630 19102 FKC2 6800 20% 100V TAP10M25F SR175E4732AA	A À	EA - EA 1 EA - EA -
C137 C138 C139 D2 D3	150020 150020 104026 210091 210150	CAP DT 10UF 201 25V CAP DT 10UF 201 25V CAP CM 47NF +801-201 50V DIODE ZN 971 400mN DIODE ZN 15V 400mW	AVX AVX AVX Philips Philips	TAP10M25F TAP10M25F SR175E4732AA B2X79C9Y1 B2X79C15	A A A A	EA - EA - EA - EA 3 EA 1
D4 D5 D6 D7 D8	210091 213009 213009 200001 200001	CAP CM 47NF +804-204 SUV CAP CM 47NF +804-204 SUV CAP CM 47NF +804-204 SUV CAP CM 17NF +804-204 SUV CAP CM 17NF +804-204 SUV CAP CM 17NF +804-204 SUV CAP CM 17NF +804-204 SUV CAP CM 17NF +804-204 SUV CAP CM 104F 204 25V CAP CM 104F 204 25V CAP CM 104F 204 25V CAP CM 17NF +804-204 SUV CAP CM 10NF 204 2SV CAP CM 10NF 204 2SV CAP CM 10NF 204 SUV CAP CM 10NF 10NF 204 SUV CAP CM 10NF 10NF 204 SUV CAP CM 10NF 10NF 204 SUV CAP CM 10NF 10NF 204 SUV CAP CM 10NF 10NF 204 SUV CAP CM 10NF 10NF 204 SUV CAP CM 10NF 10NF 204 SUV CAP CM 10NF 10NF 204 SUV CAP CM 10NF 10NF 10NF 10NF 10NF 10NF 10NF 10NF	PHILIPS UNITRODE UNITRODE FAIRCHILD FAIRCHILD	B2X79C9V1 TVS515 TVS515 IN4148 IN4148	A A A	EA - EA 4 EA - EA 15 EA -

LAINCH INDIRUMENTU DIU FARIU DIU FARIU DI CALLANDA CALLA

TESIJ F/	ART NO	UES 74 19730N	PPINC MANUF	MANUE PART N'MBER	TLA SS	OM QUANTITY CHANGES
04 20 010 21 011 20 012 21 013 20	UCCU1 10043 00001 10043 20001	110500-1150000 DCULE IN 473-40054 DCOLE IF 1554-759 DCCR: DN 473-40054 DCCR: DN 473-40054 DCCR: DN 473-40054	PAIRIHID PHILIPS PAIRTHID PHILIPS FAIRCHILD	1N4143 BCX79/473 1N4143 BZX79/2473 1N4143	A A	EA - EA 4 EA - EA - EA -
D14 20 D15 20 D16 21 D17 20 D18 21	00001 00001 10043 00001 10043	DIODE JP 75mA 75V DIODE JP 75mA 75V DIODE JN 4V3 400mH DIODE JN 4V3 400mH	FAIRCHILD FAIRCHILD PHILIPS FAIRCHILD PHILIPS	1N4148 1N4148 82X79C4V3 1N4148 82X79C4V3	A A	ел - ел - ел - ел - ел - ел -
D19 D1 D20 D2 D21 D0 D22 D2 D23 D0	19091 13011 00001 13011 00001	DICCE IN 9V1 400mM DICCE IN 9V1 400mM DICCE GP 75mA 75V DICCE GP 75mA 75V DICCE GP 75mA 75V	PHILIPS PHILIPS FAIRCHILD PHILIPS FAIRCHILD	B2X79C971 B2786-174 1N4148 B2786-174 1N4148	A	ел - ел 2 ел - ел - ел - ел -
D24 21 D25 21 D26 21 D27 21 D28 21	10056 10056 13023 13009 20010	DIOCE 3P 75mA 75V DIOCE 3N 5V6 400mW DIOCE 3N 5V6 400mW DIOCE 3N 5V6 400mW DIOCE 5N 5V6 400mW DIOCE 5S DIOCE 5S DIOCE 5S DIOCE 5S DIOCE 5S DIOCE 6P 75mA 75V DIOCE 6P 75mA 75V DIOCE 6P 75mA 75V	PHILIPS PHILIPS PHILIPS UNITRODE HP	B2X79C5V6 B2X79C5V6 BZV10 TVS515 IN5711/1N6263	A A A	ел 2 ел - ел 2 ел 2 ел 3
D29 21 D30 21 D31 20 D32 20 D33 20	20010 13023 00001 00001 00001	DIODE SB DIODE 1N 674 10CPPM DIODE GP 75mA 75V DIODE GP 75mA 75V DIODE GP 75mA 75V	HP PHILIPS FAIRCHILD FAIRCHILD FAIRCHILD	1N5711/1N6263 B2VIO 1N4148 IN4148 IN4148 IN4148	A	ел - ел - ел - ел - ел - ел -
D34 21 D35 20 D36 20 D37 20	13009 00001 00006 00006	DIODE TS 15Y 5/50GW DIODE GP 75MA 75Y DIODE GP 1A 600Y DIODE GP 1A 600Y	UNITRODE FAIRCHILD FAIRCHILD FAIRCHILD HP	TVS515 1N4148 1N4005 1N4005 1N5711/1N6263	A	EA - EA 2 EA - EA -
D40 21 D41 2 D42 21 D43 21	10062 10062 13012 10063	DIODE 2N 6V2 400mW DIODE 2N 6V2 400mW DIODE 2N 6V2 400mW DIODE 2N 6V9 400mW	PHILIPS PHILIPS PHILIPS PHILIPS	B2X79C6V2 B2X79C6V2 B2V86-2V0 B2X79C6V8	A A	EA 2 EA - EA - EA 1
D44 21 Q1 21 Q2 21 Q3 21 Q4 21	00001 30035 30035 30035 30035 30035	DIODE GP 75mA 75V TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN	FAIRCHILD TELEDYNE TELEDYNE TELEDYNE TELEDYNE	1N4148 U1897JF U1897JF U1897JF U1897JF U1897JF		ел - ел 35 ел - ел - ел -
Q5 2: Q6 2: Q7 2: Q8 2: Q9 2:	50004 50004 40006 30035 30035	TRAN PNP TO92 TRAN PNP TO92 TRAN NPN TO92 TRAN JFET N-CHAN TRAN JFET N-CHAN	MCTOROLA MCTOROLA MCTOROLA TELEDYNE TELEDYNE	2N3906 2N3906 2N3904 U1897JF U1897JF		EA 6 EA - EA 4 EA - EA -

ATRON	INSTRUMENT	S LTD PARTS LIST 07-Jan-92	DESC: ASSY PCB S	INE SOURCE 4700	DRG NO: LP400446-11	REV: 5	PAGE NO:
ESIG	PART NO	DESCRIPTION	PRINC MANUF	MANUF PART NUMBER	CLASS UM QUANTITY	CHANGES	
218	250004	TRAN PNP 1092	ELLICONIX	15.06	EA 3		
19	230001	TRAN JEET 1 LIM 1.4MA	SILICONIA	1120715	EA =		
20	230035	TRAN JFET N-CHAN	TELEDINE	0109707	En -		
21	230035	TRAN JFET N-CHAN	TELEDYNE	0109738	EA -		
22	230035	TRAN FNP TO92 TRAN JFET I LIM 1.4mA TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN	TELEDYNE	0189735	EA -		
23	230035	TRAN JEET N-CHAN	TELEDYNE	U1897JF	EA -		
24	230035	TRAN JEET N-CHAN	TELEDYNE	U1897JF	EA -		
125	230035	TRAN JEET N-CHAN	TELEDYNE	U1897JF	EA -		
26	230035	TRAN JEFT N-CHAN	TELEDYNE	U1897JF	EA -		
27	230035	TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN	TELEDYNE	U1 89 7JF	EA -		
				11196715	F1 -		
28	230035	TRAN JEET N-CHAN	DITION	0103/01	\$7 -		
29	239060-1	TRAN JFET N-CHAN DUAL - RES	DATINON	525 DRG	52 -		
30	260060	IC LIN I SOURCE	NATIONAL		EA 1		
31	240043	TRAN NPN NU92 RESERVE STOCK	MOTOROLA	283904	EA 2		
32	230035	TRAN JPET N-CHAN TRAN JPET N-CHAN DUAL - RES IC LIN I SOURCE TRAN NPN 1092 RESERVE STOCK TRAN JPET N-CHAN	TELEDYNE	U1897JF	EA +		
ררו	230035	TRAN JEET N-CHAN	TELEDYNE	U1897JF	EA -		
34	230035	THAN JEFP N-CHAN	TELEDYNE	U1897JF	EA -		
515	230035	TRAN TEET N-CHAN	TELEDYNE	U1897JF	EA -		
20	230035	TRAN JEET N-CHAN	TE! EDYNE	U1897JF	EA -		
37	230035	TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN	TELEDYNE	U1897JF	EA -		
			DEL POWIE	(1) 867 15	FA -		
38	230035	TRAN JFET N-CHAN	TELEDINE	0109/01	EX -		
39	230035	TRAN JFET R-CHAN	1 ELEUINE	0167757			
}40	230035	TRAN JFET N-CHAN	TELEDINE	0189751	EN 1		
241	230046	TRAN JFET N-CHAN DUAL	SILICONIX	YCRIIN			
}42	230001	TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN DUAL TRAN JFET I LIM 1.4mA	SILICONIX	1208	£A -		
43	230001	TRAN JFET I LIM 1.4mA TRAN NPN TO92 RESERVE STOCK TRAN PNP TRAN PNP TRAN JFET N-CHAN	SILICONIX	J506	EA -		
44	240043	TRAN NPN TO92 RESERVE STOCK	MOTOROLA	2N3904	EA -		
45	250001	TRAN PNP	MCTOROLA	BC214	EA 3		
46	250001	TRAN PNP	NOTOROLA	BC214	EA -		
47	230035	TRAN JFET N-CHAN	TELEDYNE	U1897JF	EA -		
48	220025	TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN TRAN JFET N-CHAN	TELEDYNE	U1897JF	EA -		
)49	230033		TELEDINE	111 897.JF	EA -		
24 9 50	230035	TOAN TEET N-CHAN	TELEDYNE	U1897JF	EA -		
)51	230033	TOAN JEET N-CHAN	TELEDYNE	U1897JF	EA -		
)51)52	230033	TRAN JEET N-CHAN	TELEDYNE	U1897JF	EA -		
		the stat is since		-			
53	230035	TRAN JFET N-CHAN	TELEDYNE	U1897JF	EA -		
54	250004	TRAN PNP TO92	HOTOROLA	2N3906	LA -		
55	240017	TRAN NPN	NATIONAL	LM394H	EA O		
56	240017	TRAN NPN	NATIONAL	LM394H	EA -		
57	240017	TRAN JFET N-CHAN TRAN PNP TO92 TRAN NPN TRAN NPN TRAN NPN	NATIONAL	LM394H	EA -		
58	240017	TRAN NPN TRAN NPN TRAN NPN TRAN JFET 1 LIM 2m4A TRAN NPN TO18	NATIONAL	1M394H	EA -		
59	240017	TRAN NPN	NATIONAL	LMJ94H	EA -		
60	240017	TRAN NPN	NATIONAL	LM394H	EA -		
61	230050	TRAN JPET 1 LIM 2m4A	SILICONIX	J508	EA 1		
. ~ *					F1 4		

9-1-1-

1886277	- **** 5 5 4 4 4 4	*****			
01230	PART NO	DESCRIPTION	PRINC MANUE	MANUE PART NUMBER CLASS	IN DEANTITY CRAMSES
063 644 665	243013 242313 240313 230042	URAN NPN TO18 TRAN NPN TO18 TRAN NPN TO18 TRAN JFET 1 LIM 3ma	MOTOROLA HOTOROLA MOTOROLA SILICONIX	BC184C BC184C BC184C J509 V:2497/F	ыл - ел - ел - ел 6 ел -
068 069 070 071	230035 230035 240006 250008	TRAN JEET N-CHAN TRAN JEET N-CHAN TRAN NPN TO92 TRAN 2NP TO18	TELEDINE TELEDINE MOTOROLA MOTOROLA	U1897JF 2N3904 BC214C BC214C	EA - EA - EA 2 EA -
ୁ 73 ପ୍ର74 ପ୍ର75	230042 230003 240006 220059-1	TRAN SFET N CHAN TRAN JFET N CHAN TRAN NPN TO92 TRAN JFET N-CHAN DUAL X 2	TELEDYNE MOTOROLA DATRON	01899JF 2N3904 SEE DRG	EA - S2 1 S2 -
078 079 080 081 082	240032 240032 240032 240032 240032 230042	TRAN JFET N-CHAN DUAL X 2 TRAN NPN TRAN NPN TRAN NPN TRAN JFET I LIM 3mA TRAN JFET I LIM 3mA TRAN PET I LIM 3mA TRAN PNP TRAN JFET I LIM 3mA TRAN JFET I LIM 3mA TRAN JFET I LIM 3mA	MOTOROLA MOTOROLA MOTOROLA MOTOROLA SILICONIX	BF393 BF393 BF393 BF393 J509	EA - EA - EA - EA -
083 084 085 086 087	240001 230042 250001 240031 230042	TRAN NPN TRAN JPET I LIM 3mA TRAN PNP TRAN NPN TRAN JFET I LIM 3mA	MOTOROLA SILICONIX MOTOROLA MOTOROLA SILICONIX	BC184 J509 BC214 BD139 J509	EA - EA - EA 2 EA -
088 089 090	230042 250004	TRAN JFET I LIM 3mA TRAN PNP TO92 TRAN NPN	SILICONIX MOTOROLA MOTOROLA	2N3906 BC184	EA - EA - EA -
093 094 095	240031 250021 230035	TRAN NPN TRAN PNP TRAN JFET N-CHAN	MOTOROLA TELEDYNE	BD140 U1897JF MC14569BCP	EA - EA 3
M3 M4 M5 M6 M7	280008 280011 280101 280076 280079	IC DIG NAND2 X4 IC DIG FLIP FLOP D X2 IC DIG COUNT DEC BIN PL X2 IC DIG MUX STOL ANALOG IC DIG OR2 X4	Motorola Motorola Motorola Motorola Motorola	MC14011BCP MC14013BCP MC14569BCP MC14051BCL A MC14051BCP	EA 2 EA - EA 2 EA 1
M8 M9 M10 M11 M12	280076 280101 280025 280197 280125	IC DIG COUNT DEC BIN PL X2 IC DIG COUNT SYNC DEC PL UD IC DIG NAND2 X4 IC DIG FLIP FLOP D X2 IC DIG GUNT DEC BIN PL X2 IC DIG MUX STOI ANALOG IC DIG OR2 X4 IC DIG MUX STOI ANALOG IC DIG MUX STOI ANALOG IC DIG COUNT DEC BIN PL X2 IC DIG SWITCH DUAD CMOS IC DIG PHASE LOCKED LOOP IC DIG PHASE DETECTOR	MOTOROLA MOTOROLA MOTOROLA PHILIPS NATIONAL	HC14051BCL A HC14569BCP HC14066BCP 74HCT4046AP MM74C932N	

ATRON = = = = = = = = = = = = = = = = = = =	INSTRUMENT	S LTD PARTS LIST 07-Jan-92	**********************	*******************				
		DESCRIPTION	PRINC MANUE	MANUE PART NUMBER	CLASS	UM QUANTITY	CHANGES	
ESIG	PART NO	DESCRIPTION						
						T1 -		
		TO DIE FTID FLOP D X2	MOTOROLA	MC146138CP		222		
.13	280011	TO DIG PER SCHMITT TRIGGER	NATIONAL	74C14N		FN 1		
14	260080	TO UN OR NR	HARRIS	HA3 2525-5		53.4		
15	260046	IC LIN OF ARE	TEXAS	TLOIICLP				
16	263076	TO DIG DRIVER DARLINGTON X7	EXAR	XR2202CP	~	<u>201</u> 1		
17	290090	IC DIG FLIP FLOP D X2 IC DIG HEX SCHMITT TRIGGER IC LIN OP AMP IC LIN I MIRROR 1:1 IC DIG ORIVER DARLINGTON X7 IC LIN OP AMP FET IP F/SET IC DIG DRIVER DARLINGTON X7 IC DIG HEX SCHMITT TRIGGER IC LIN OP AMP BIFET				EA -		
	262076	TO THE T MIRBOR 1:1	TEXAS	ANTAA TM		EA 2		
.18	260070	IC LIN OP AMP FET IF F/SET	ANALOG DEVICES	VD 220 CP	А	EA -		
113	200104	IC DIG DRIVER DARLINGTON X7	EXAR	74214N		Ελ -		
120	280080	IC DIG HEX SCHMITT TRIGGER	NATIONAL	MC34081P		EA 5		
121	2600B7	IC LIN OF AMP BIFET	MOTORULA	10010011				
12.			HOTOROLA	MC34080P		EA 2		
123	260133	IC LIN OP AMP	NOTOROLA	MC34081P		EA -		
124	260087	IC LIN OP AMP BIFET	MOTOROLA	HC34081P		EA -		
125	260087	IC LIN OP AMP BIFET	TEXAS	TL011CLP		EA -		
126	260076	IC LIN I MIRROR 1:1	TEXAS	TL011CLP		EA -		
127	260076	IC LIN I MIRROR I:I	TENIO			~		
		DRIVER DARIINCTON X7	EXAR	XR2202CP	A	LA -		
128	290090	IC DIG DRIVER CARDINGION NO	MOTOROLA	MC14028BCP		EA I		
129	280035	TO DIG DECODER BODIODEC	ANALOG DEVICES	AD744JN		EA -		
M30	260134	IC LIN OF AMP	HOTOROLA	HC34080P		EA -		
M31	260133	IC LIN OF AMP	SIGNETICS	NE5534N		1 1		
M32	260057	IC EIN OF Man		MD 2202CD	A	EA -		
	10000	IC DIG DRIVER DARLINGTON X7	EXAR	5C3083T	Ä	EA 2		
m 3 3	290000	TRAN NPN ARRAY X 5	SILICON GENERAL	NE5532N		EA 2		
2123 1475	260042	IC LIN OP AMP DUAL	SIGNEFICS	MC14001UBCP		EA 1		
M36	280023	IC DIG NOR2 QUAD	NATIONAL	LM393AN		EA 1		
H37	260078	IC LIN Y COMP DUAL	NATIONAL					
			ANALOG DEVICES	AD7527LN	A	EA 1		
м38	280126	IC DIG DAC	MOTOROLA	MC78L05ACP	A	EA 3		
M39	260033	IC LIN REG DY .IA	SILICON GENERAL	SG3083J	A	EA -		
M40	290000	TRAN NEN ARRAI A P	SIGNETICS	NE5532N		EA -		
M41	260042	IC DIN OF AMP DOND	ANALOG DEVICES	AD7533JN				
M42	280127	IC DIG HEX SCHMITT TRIGGER IC LIN OP AMP BIFET IC LIN OP AMP BIFET IC LIN OP AMP BIFET IC LIN OP AMP BIFET IC LIN I MIRROR 1:1 IC DIG DRIVER CARLINGTON X7 IC DIG DECODER BCDTODEC IC LIN OP AMP IC DIG DRIVER DARLINGTON X7 TRAN NPN ARRAY X 5 IC LIN OP CAMP IC DIG DAC IC LIN V COMP DUAL IC DIG DAC IC LIN OP AMP DUAL IC DIG DAC IC LIN OP AMP DUAL IC DIG DAC IC LIN OP AMP DUAL IC DIG DAC MULT 10BIT IC DIG DAC MULT 10BIT				FA -		
	1901 17	IC DIG DAC MULT 10BIT	ANALOG DEVICES	AD75333N		EA -		
M4.3	260127	IC LIN OP AMP BIFET	MOTOROLA		A	EA 1		
M44	260007	TC LIN OP AMP	FAIRCHILD	UK/1970		EA -		
M42	260046	IC LIN OP AMP	HARRIS	MC340819		EA -		
M47	260087	IC LIN OP AMP BIFET	MOTOROLA	10510011				
		IC DIG DAC MULT 10BIT IC DIG DAC MULT 10BIT IC LIN OP AMP BIFET IC LIN OP AMP IC LIN OP AMP IC LIN OP AMP IC LIN OP AMP IC LIN OP AMP IC LIN V COMP DUAL IC LIN REG SV .1A IC LIN REG SV .1A RELAY 1PNO REED GUARDED RELAY 1PNO REED GUARDED	HARRIS	HA3 2525-5		EA -		
M48	260046	IC LIN OP AMP	NATIONAL	LM319N		EA 1		
M49	260049	IC LIN V COMP DUAL	MOTOROLA	MC78L05ACP	A	EA -		
M50	260033	IC LIN REG DY IA	HOTOROLA	MC78L05ACP	A	26 -		
M53	260033	IC LIN KEG DY	HAMLIN	HE721A5134 TO DRC	ن	CA 5		
RLI	330012-3	RELAY IPNO REED GUARDED RELAY IPNO REED GUARDED RELAY IPNO REED GUARDED RELAY IPNO REED GUARDED RELAY IPNO REED GUARDED RELAY IPNO REED GUARDED			-	FA -		
		DELAY IPNO REED GUARDED	HAMLIN	HE/21A5134 TO DRG	5	FL -		
RL2	330012-3	PELAY IPNO REED GUARDED	HAMLIN	HE721A5134 TO DRU		FA -		
RL3	330012-3	BELAY IPNO REED GUARDED	HAMLIN	HE721A5134 TO DR	6	FA -		
RL4	220012-3	RELAY IPNO REED GUARDED	HAMLIN	HE/21AD134 TO DRI	5 C	EA -		
RL5	530012-3	DELAY JONG REED GUARDED	HAMLIN	RE/21ADIDA TO DRO	wi (199			

01030	PART NO	DESID (PT11N	PRINC MANUE	MANUE PART NUMBER	CLASS	UH QUANTITY CHANGES
R L 7 R L 8 L 1 L 2 L 3	330012-3 337012-3 370003 370001 370001	RELAY IPNG REED GUARGED RELAY IPNG REED GUARGED GRIKE RE IMH 40R CHOKE RE IOUH CHOKE RE IOUH	HAMLIN HAMLIN SIGMA SIGMA SIGMA	HE72[AS134 TO DRG HE72[AS134 TO DRG SC10 SC13/25 SC13/25 SC13/25	A A	EA - EA - EA 2 EA 6 EA -
L4 L5 L6 L7	370001 370001 370001 370026	CHCKE RF 130H CHCKE RF 130H CHCKE RF 130H CHCKE RF 10H 335mA	SIGMA SIGMA SIGMA SIGMA	SC10/25 SC10/25 SC10/25 SC10/25 SC10	A A A	EA - EA - EA - EA 1
19	370001 419171-12 420098 420112-1 450450-1	CHOKE RF 100H PCB SINE SOUPCE 4000 LABEL SERIAL/ASSY NO LABEL SED WARNING 12 X 12mm HEATSINK SINE SOURCE 4200	SIDMA RS COMPONENTS TEXNIS	SC10/25 SEE DRG 554-793 LN1212 SEE DRG	À A	EA - EA 1 EA 1 EA 1 EA 1 EA 1 EA 1
	450841-1 512999 540002 590001 602001	CHCKE RF 1mH 40R CHCKE RF 100H PCB SINE SOUPCE 4800 LABEL SERIAL/ASSY NO LABEL SERIAL/ASSY NO LABEL SER JAL/ASSY NO LABEL SERIAL/ASSY NO SCREEN SINE SOURCE 4200 SCREEN SINE SOURCE 4700 WIRE 7/.2 PTFE 1KY WHT WIRE 1/.7 TINNEL COPPER SLEEVE NP 1.5 X 20MM BLK TERMINAL FSY PLUG PCB 3-WAY .1"	B5G210 B54109 HELLERMANN MILL-MAX	SEE DRG TYPE C 225#g H15 X 20MM BLK 1065015013002102	A	EA 1 AR 1 AR 1 EA 1 EA 8
	605059 605060 605061	SOCKET POB 8-WAY DIL SOCKET POB 14-WAY DIL SOCKET POB 16-WAY DIL	JERMYN JERMYN JERMYN	J23-18008 J23-18014 J23-18016	A A A	EA 17 EA 9 EA 16
	605127 611007 611016 611025 612004-1	SOCKET LINK 2-WAY .1" BLK SCREW M3 X 6 POZISSK SZP SCREW M3 X 8 POZIPAN SZP SCREW M3 X 16 POZISSK SZP STANDOFF M3 X 4	ASSMANN	AKSPL-G SEE DRG		EA 2 EA 4 EA 2 EA 1 EA 4
	612026-1 613005 615002 620003 620007	SOCKET PCB 28-WAY DIL SOCKET LINK 2-WAY .1" BLK SOREM M3 X 6 PC2ISSK SZP SOREM M3 X 8 PC2IZAN SZP SOREM M3 X 16 PO2ICSK SZP STANDOFF M3 X 4 STANDOFF M3 X 6 WASHER M3 INT SHAKP SZP NUT FULL M3 SZP PIN SOLDER TEST POINT TERMINAL BEAD OFDAMIC 16 SPC	MILL-MAX MICROVAR	SEE DRG 3130200010000080 TYPE C30		EA 1 EA 2 EA 2 EA 2 EA 31
	630024 630107 630120 900003 920089-1	BEAD CERAMIC 16 SWG STRIP BRASS 15.5 X 0.38mm PCB EJECTOR YELLOW HEATSINK COMPOUND HEATSINK TO220	PARK ROYAL PERCELAIN RIGHTON RIGHCO RS COMPONENTS THERMALLOY	No2/D0006 C2108 1/2H CBE 554-311 6073B		EA 8 AR 1 EA 2 AR 1 EA 2

Enđ

OESIC	PART NO	DESCRIPTION	PRINC MANUF	MANUE PARE NUMBER	CLASS	CM QUANTITY TRANSES
857 818 51 62	330012-3 330012-3 370003 370001	RELAY 12NG REED GUARDED RELAY 12NG REED GUARDED CHCKE RF 1mH 40R CHCKE RF 1DUH CHCKE RF 12UH	HAMLIN HAMLIN SIGMA SIGMA	HE721A5134 TO DRG HE721A5134 TO DRG S210 S210/25	A	Ελ - Ελ - Ελ 2 Ελ 6
L4 15 16 17 18	370001 370001 370001 370026 370003	CHOKE RF 100H CHOKE RF 100H CHOKE RF 100H CHOKE RF 10H BSCmA CHOKE RF 1mH 40R	SIGMA SIGMA SIGMA SIGMA SIGMA	SC10/25 SC10/25 SC10/25 SC10/25 SC10	A A A	EA - EA - EA - EA -
29	370001 410171-12 420098 420112-1 450450-1	CHOKE RF 160H PCB SINE SOURCE 4300 LABEL SERIAL/ASSY NG LABEL SSO WARNING 12 X 12mm HEATSINK SINE SOURCE 4200	SIGMA RS COMPONENTS TEKNIS	SC10/25 SEE DRG 554-793 LN1212 SEE DRG	A A	EA - EA 1 EA 1 EA 1 EA 1
	450841-1 512999 540002 590001 602301	CHOKE RF 100H PCB SINE SOURCE 4300 LABEL SENIAL/ASSY NO LABEL SS WARNING 12 X 12mm HEATSINK SINE SOURCE 4200 SCREEN SINE SOURCE 4700 WIRE 7/.2 PTPE 1KV WHT WIRE 1/.2 TINNED COPPER SLEEVE NF 1.5 X 20MM BLK TERMINAL FSV	BSG210 BS4109 HELLERMANN MILL-MAX	SEE DRG TYPE C 22576 H15 X 20MM BLK 1065015013002102	A	EA 1 AR 1 EA 1 EA 1 EA 3
	604046 605059 605060 605061	PLUG PCB 3-WAY .1" SOCKET PCB 3-WAY DIL SOCKET PCB 14-WAY DIL SOCKET PCB 16-WAY DIL	MOLEX JERMYN JERMYN JERMYN	22-10-2031 J23-18008 J23-18014 J23-18016	A A	EA 2 EA 17 EA 9
	605127 611007 611016 611025 612004-1	SOCKET LINK 2-WAY .1" BLK SCREW M3 X 6 POZICSK SZP SCREW M3 X 8 POZIPAN SZP SCREW M3 X 16 POZICSK SZP STANDOFF M3 X 4	ASSMANN	AKSPL-G SEE DRG		EA 2 EA 4 EA 2 EA 1 EA 1 EA 4
	612026-1 613005 615002 620003 620007	SOCKET PCB 28-WAY DIL SOCKET LINK 2-WAY JI BLK SCREW M3 X 6 POZICSK SZP SCREW M3 X 16 POZICSK SZP SCREW M3 X 16 POZICSK SZP STANECFF M3 X 4 STANECFF M3 X 6 WASHER M3 INT SHAKP SZP NUT FULL M3 SZP PIN SOLDER TEST POINT TERMINAL	MILL-MAX MICROVAR	SEE DRG 31302C0010000080 TYPE C30		EA 1 EA 2 EA 2 EA 2 EA 31
	630024 630107 630120 900003 920089-1	BEAD CERAMIC 16 SWG STRIP BRASS 15.5 X 0.38mm PCB EJECTOR YELLOW HEATSINK COMPOUND HEATSINK TO220	PARK ROYAL PORCELAIN RIGHTON RICHCO RS COMPONENTS THERMALLOY	Nc2/D0006 C2108 1/2H CBE 554-311 6073B		EA 8 AR 1 EA 2 AR 1 EA 2

End

•

.