TR-808 SERVICE NOTES

First Edition

Second Printing (July 12, 1983 E2)

TR-808

SPECIFICATIONS 4 00

Rhythm storage capacity Tempo variable range		64 measures x 12 tracks
Master output	Hi 6V p-p/1K Ω ; Lo	0.6V p-p/3KΩ
	(Level: Voices @ red i	mark; AC @ FCW)
Multi output	1ΚΩ	
Trigger output	+15V, 20ms; 1KΩ -0	CB/CP(MA)/AC-
Accent level	0dB-10dB	
Power consumption	8W	
Dimensions	508 (w) x 305 (d) x 1	l10 (h) mm
Net weight	5kg	

CAUTION

۳

Although some parts are designated in abridged number or numberless in this limited space, they are fully numbered on the Parts List.

Parts order must be written in full number followed by the part name to encourage prompt, accurate dispatch.

TOP PANE	. REMOVAL	SCREWS:	(1) –	10
----------	-----------	---------	-------	----

DUST COVER N-102		POT EVH-LWAD25B55 500KB
SWITCH SOPR24-12P KNOB N-128		
SWITCH SRM-101C		POT EVH-LWAD25C14 10KC
		POT EVH-LWAD25A15 100KA
BUTTON N-506 BLACK		POT EVH-LWAD25B15 100KB
PANEL N-242		POT EVH-LWAD25B52 500ΩB
SIDE PANEL N-118 (L)	2) SIDE PANEL N-119 (R)
		POT EVH-LWAD25A53 5KA
KNOB N-128		POT EVH-LWAD25B24 20KB
SWITCH SRM1026	VA VA<	1 POT EVH-LWAD25B26 2MB
SWITCH DS102 #44		DUST COVER N-102 SWITCH SSP04205
POT. GM70EF51E 10KB x 2		POT EVH-LWAD25B14 10KB
KNOB N-127 POT. VM10RB10C 50KB DUST COVER N-115 SWITCH SLE6230	Rhythm Composer TR-808 Compute Controlled	KNOB N-128 POT VM10RB10C 50KA DUST COVER N-115 SWITCH SLP62208
SWITCH W/BUTTON KED10001		SWITCH W/BUTTON KED10903
LED TLR124 RED		KNOB N-167 WHITE
KNOB N-180 RED		SWITCH KHC11901
KNOB N-168 ORANGE		KNOB N-169 YELLOW
	x 10 mm B1, Fe, Br, Biding, Self tapping x 6 mm Fe, Br Binding	TOP PANEL REMOVAL SCREWS 1 through 10

FLEXIBLE PCB N-166 HOLDER N-247 SWITCH BOARD ASS'Y OP3116-090 MAIN BOARD ASS'Y OP3116-130 VOICING BOARD ASS'Y VG3116-140 HOLDER N-246 JACK BOARD (A) ASS'Y OP3116-100 2-2-4 4-4 06 06 01 SWITCH JACK BOARD (B) ASS'Y OP3116-110 STRUMP A LABOR SDG5P001 100V SDG5P001 117V SDG5P502 220V 240V HOLDER N-248 BATTERY HOLDER N-525 POWER TRANSFORMER N-217N 100V N-218C 117V POWER SUPPLY BOARD ASS'Y N-219D 220V 240V OP3116-051 100V/117V OP3116-054 220V/240V LONG NUT N-501 3 x 10mm LONG NUT N-503 3 x 18mm

TERMINAL N-101 TT501 D-1 2P







SHIELD COVER N-162 BOSS NUT N-524 3 x 8mm

CHASSIS N-234

SCREWS (1) - (18) 3 x 10 mm B1, Fe, Br Binding, Self tapping

JACK SG7622 #8 (13449106)





HM4334P-4

1024-word×4-bit Static CMOS RAM



DUAL ±15V TRACKING RAGULATOR

GND	۲	 VOLTAGE ADJUST
BALANCE	ď	
+ COMPEN	¢	🧗 – COMPEN
+ SENSE	¢	🖞 – SENSE
+ VOUT	¢	🖞 - VOUT
NC	¢	ф NC
VCC	Q	 U VEE

Reg.IN = 5mV(typ)(VIN=18-30V) Reg.OUT= 5mV(typ)(IOUT=0-50mA) Ripple rejection ratio = 75dB Output current = 100mA (max)



AN6912 Quad Comparator

OUT PUT 2	OUT PUT 3
v 3 🛆	A 12 GND
- 1. 4	
	10 I., -
	<u>}</u> -⊡ 1 +
	<u></u>





BA662



TC4011BP Quad 2-Input NAND Gate



476

P

GND



 μ PC 4558 C



ABSOLUTE MAXIMUM RATINGS		
Input Voltage (5 V through 18 V) (24 V)		
Internal Power Dissipation		Internally
Storage Temperature Range		-65°C to
Operating Junction Temperature Range	μA7800	-55°C to
	μA7800C	0°C to
Lead Temperature (Soldering, 60 s time li	mit) TO-3 Package	
(Soldering, 10 s time li	mit) TO-220 Package	

µA7800 SERIES

3-TERMINAL POSITIVE VOLTAGE REGULATORS







HD14584B

Hex Schmitt Trigger



MC14051B

8-Channel Analog Multiplexer/Demultiplexer

TRUTH TABLE

Contre	ol Ir	ipu	ts							
	S	elec	t :		ON Switches					
Inhibit	C+	в	А	MC14051B	MC140	D52B	MC	1405	53B	
0	0	0	0	XO	ΥO	хo	Z0	ΥO	хo	
0	0	0	1	×1	Y 1	X 1	zo	Y٥	X1	
0	0	1	0	X2_	Y 2	X 2	zo	Y1	×0	
0	0	1	1	X3	¥3	×з	zo	Y 1	X 1	
0	1	0	0	X4			Z1	YO	×0	
0	1	0	1	X5			Z 1	Y٥	X1	
0	1	1	0	×6			Z1	Y 1	X0	
0	1	1	1	X7			Z 1	Y 1	X 1	
1	x	×	×	None	Nor	e		None		

•Not applicable for MC14052 x * Don't Care

MC14051B FUNCTIONAL DIAGRAM



MC14013B

DUAL TYPE D FLIP-FLOP

TRUTH TABLE

	INPU	TS		OUT	PUTS	
CLOCK [†]	DATA	RESET	SET	٥	٥	1
	0	0	0	0	1	1
	1	0	0	1	0	7
~	×	0	0	Q	ã	No Change
x	×	1	0	0	1	
×	×	0	1	1	0]
x	×	1	1	1	1	1

X = Don't Care T = Level Change

TR-808 CIRCUIT DESCRIPTION



FIGURE 1 BLOCK DIAGRAM

µPD650C-085 FUNCTIONAL DESCRIPTION

		No.						
PH (Port H)	0 1 2 3	26 27 28 29		Scanning signal outputs to switches Switching signal outputs to STATUS BUFFER & GATE				
PA (Port A)	0 1 2 3	33 34 35 36		Switch scanning signal inputs STATUS (TEMPO. CLOCK. START/STOP. FILL IN) inputs				
PB (Port B)	0 1 2 3	37 38 39 40	Inputs from ST	Inputs from STEP Switches (RHYTHM SELECT Swtiches)				
PG (Port G)	0 1 2 3	22 23 24 25	Drive signals to	STEP LEDs				
PE (Port E)	0 1 2 3	12 13 14 15	1st/2nd A/B Memory bank select		CP RS HT MT			
PD (Port D)	0 1 2 3	8 9 10 11	Rhythm numbers	MEMORY ADDRESSES These pins use CE from ADDRESS Decoder to select cells in RAM to be accessed	CH OH CY CB	INSTRUMENT DATA These data need COMMON TRIG to trigger Sound Generators being designated		
PF (Port F)	0 1 2 3	16 17 18 19	Step numbers		LT SD BD AC			
PC (Port C)	0 1 2 3	2 3 4 5	Data Inputs/Ou	Itputs				
PI (Port I)	0 1 2	30 31 32	Memory WE Memory CE (associated with PE-2, 3 at ADDRESS DECODER) Trigger Pulse (INSTRUMENT) output					

General

As can be seen from the block diagram, most processes of TR-808 up to generation of pulses triggering sound generators are controlled by the computer. CPU pin functions are as shown at the lower left table.

Once power is turned on for TR-808, pulses are generated from PI-2 of CPU regardless of TR-808 function mode (Start/Stop) and of presence or absence of rhythm patterns. The time length between the pulses is equal to that of the shortest rhythm patterns. The pulse is transfered to TRIGGER MONO, then ACCENT from which it is applied in parallel to all the gates prestaged to Sound Generators; accordingly, called COMMON TRIGGER. On the other hand, instrument data designating sound to be outputted are independently supplied to the gates from corresponding exclusive ports (PD, PE and PF). Since Instrument data are time sharing the data buss with memory addresses, the data are aligned with Common Trigs in timing. When these two signals are applied, the gate ANDs the two signals and outputs a signal triggering the sound generator. Since the peak value of this trig signal is in proportion to that of the Common Trig pulses, when an accent data is outputted, the data can be used to change the amplitude of the Common Trig signal.

Panel control settings are read by interruption of CPU each time an interrupt signal is fed to the INT terminal. First, the Buffer & gate turns on by a signal from PH, and the status is read through PA. Then, some statuses of function switches are read through PA by a signal from one port of PH. At the same time, some statuses of a group of step switches are read through PB, and the step LED drive signal is outputted from PG as required. Statuses are read each time an INT signal is fed. However, statuses of the step and function switches are read every four times of INT signals.

Four CMOS RAMs (1K x 4-bit) are used for data storage. Chips are selected when the upper two bits of PE data decoded by IC5 are enabled by pulses from PI-1. Addresses of chip memory cells are designated by bits of PD, PE and PF. Data storage to addresses are possible when an L output from PI-0 is applied to WE.

Detail

SW Scanning, Status Reading

Reading of statuses of the controls on the panel (step switches, function switches, tempo, etc.) starts when an interrupt signal is applied to INT terminal every 1.9ms. When the signal is applied to INT terminal, CPU starts interruption. The interruption period is approx. 600µs. During the first 150µs, PH0-PH3 become H, and the collector of AND gate Q18 becomes L. STATUS signals are ANDed with this L by IC3 and read through PA. After 150µs, only PH-0 becomes L. This signal is converted to H by Q23, and reaches PB and PA through the closed contacts of the Step switches (No. 1-No. 4), SW1a (Mode) and SW2 (Clear). When one of the four Step switches is closed, the corresponding STEP LED lighting signal is immediately fed from PG. Since the PG output is latched until the next INT signal is applied, the lighting period is approx. 1.8ms. This period b is approx. 450µs. The remaining period c is for processing of main program. When the next INT signal is applied, PH0-PH3 become H again, the statuses of the TEMPO CLOCK, START/STOP, TAP, etc. are read again. Then, only PH1 becomes L and the statuses of switches connected to the collector of Q24 are read. At the next INT signal, STATUS and PH2 become L. Next, PH3 becomes L. This change is repeated. In this way statuses are checked each time an INT signal is applied every 1.9ms so that the CPU can respond to the status change promptly. The statuses of other switches are read every four times of INT signals. This corresponds to one reading every 7.6ms.







TR-808

3



RAM, Address Decoder

Four static CMOS RAMs (µPD444C, 1K x 4-bit) are used for memory. The memory map is shown in Fig. 4.

The upper two bits PE2 and PE3 of CPU designate a RAM, IC5 decodes these bits, and the memory select is enabled by a signal from PI-1 (CE), See Fig. 5.

Cell addresses are designtated by bits from PD, PE and PF. After 10µs of \overline{CE} , the data shown in Fig. 5-2 is read (5-3) or a new data from PC is written (Fig. 5-5).

As can be seen from Fig. 5-2 and -4, during writing, PC output data and RAM data at the I/O ports of RAM may conflict with one another. To prevent this, the buffer resistors (R85-R88) are connected

The LED driver transistors (Q2-Q5) for BASIC VARIATION, 1ST and 2ND are directly connected to the bus of PD and PE. However, since various data appear on the bus by time sharing processing, the LEDs may sometimes light even when unnecessary signals are applied, resulting in possible lighting timing disparity in a mode.

RAMs' low power consumption during high CE allows memories to be maintained for longer period with back-up battery.







CPU PI-1 1 VALID ADDRES Memory CE READ CYCLE 2 IC7-IC10 STORED DATA pins ll-14 3 PC 0-3 Data read WRITE CYCLE 4 PC 0-3 WRITE DATA Data write 5 CPU PI-O Memory WE Data into RAM 6 DATA in RAM

10µs 10µs 10µs

new or refreshed

FIGURE 5 READ/WRITE CYCLE TIMING

prestored

Trigger Gate

Pulses corresponding to the shortest rhythm step usable by TR-808 are fed from PI-2 of CPU at a time interval determined by the setting of TEMPO CONTROL (Fig. 6-1). On the other hand, instrument data to be reproduced are applied from PD, PE and PF to the gate of each sound generator in synchronization with step pulses (Fig. 6-3). Since the step pulse width of 10µs is too narrow to trigger a sound generator, it is widened to approx. 1ms which is nearly equal to the width of instrument data signal. This widening is accomplished by the monostable IC6. It is triggered by a rising edge of Q27-inverted pulse. (Fig. 6-2). The L period is determined by the sum of the time constants of R100 x C23 and R102 x C27.

The output from pin 10 of IC6 passes through the ACCENT circuit composed of Q31-Q34, becomes a COMMON TRIG signal, and simultaneously applied to the gates of all sound generators in parallel. When instrument data is present at a gate, this trigger signal is ANDed with the data and activates the corresponding sound generator (See Fig. 7).

Since the AND output from the gate is in proportion to the amplitude of the common trig signal, the output of the sound generator has the amplitude in proportion to the common trig signal. Accordingly, when ACCENT data are present, they are added to the common trig signal. Since the output of pin 10 of IC6 is a negative logic signal. when there are no step pulses, the output signal becomes H, Q31 turns on and places a ground at base of Q32. When pin 10 of IC6 becomes L, Q31 becomes off, and when ACCENT data from PF-3 is L (no accent), Q34 turns on to shunt VR3. As a result, the base of Q32 becomes approx. +5V and trig amplitude is approx. 4V. When ACCENT data is H, a voltage between 5V and 15V according to VR3 setting is applied to the base of Q32, and is converted into trig pulses of approx. 4-14V. This explains that ACCENT level can be changed by VR3.

In the case of CB, CY, OH and CH, trig variation range is narrowed to 7V-14V by 1/2 IC2 (pins 1-3) on the voicing board to increase S/N ratio.

JUN. 15, 1981



FIGURE 8 START/STOP & TEMPO CLOCK CIRCUITS



FIGURE 9 TEMPO CLOCK TIMING DIAGRAM

START/STOP & Tempo Clock

When the power supply for TR-808 is turned on, the TEMPO clock continues oscillation regardless of the operation mode of TR-808. However, when the START button is pressed in the STOP mode, oscillation stops once for 9ms to provide a mode change preparation time to CPU. In this way, the START/STOP circuit and the TEMPO circuit are closely related with each other. When the SYNC IN/OUT switch is set to IN, both circuits become ineffective and external signals from the DIN socket duplicate the both circuits.

When the START/STOP switch is pressed (closed) with rhythm stopped, Q of F/F IC2B becomes L, the collector of Q12 becomes H, Q of IC2B becomes H and IC2A is reset. \overline{Q} of IC2A becomes H and the collector of Q15 becomes L. Then, since Q of IC2B becomes H, pin 2 of IC1 becomes L to turn on Q16. As a result, the TEMPO GENERATOR of 2/4 IC1 (D, E) stops oscillation (details are described later). After 9ms later, pin 1 of IC1A drops below the threshold level and pin 2 is reversed. The rising edge reverses \overline{Q} of IC2A to L and the collector of Q15 (TEMPO CLOCK output) becomes H. At the same time, Q16 is cut off, and C10 starts discharging through the ANTI-LOG Q14 to continue oscillation.

This discharging speed of C10 determines the oscillation frequency of the TEMPO clock. The variation range is between 8.3ms and 65ms. With TR-808,] is defined to have 24 clocks, and thus] is approximately equal to 400-300.

When the level of C10 exceeds the threshold level of pin 13 of IC1 due to discharging, the output of pin 10 is reversed, Q16 turns on, and C10 is charged. The output of pin 12 of IC1 is divided into 1/2 by T-FF of IC2A.









Sound Generators

The bridged T-network filter shown in Fig. 11 is used to generate periodic damping drum sound. This configuration has variations according to application (instrument sound). Values of R and C can be changed. With this circuit, the decay time becomes longer as O increases

The swing type VCA shown in Fig. 12 is used to generate metalic sound (noise). This circuit features its output waveform having many high harmonic components to provide ringing metalic sound.

Major features of each sound generator are described below.

Bass Drum

Q75

,This sound generator is composed of a multi-feedback, bridged T-network including 1/2 IC12 (pins 1-3) as an active element. The decay time of the resonating waveforms can be controlled by adjusting feedback amount by VR6.

Immediately after a trigger pulse is fed into the generator, the filter's time constant - when ACCENT is present - is halved and has a resonance on twice its inherent frequency for a half cycle period, then on the fixed frequency with decaying amplitude. This changing frequencies will sound a punchier crisp bass. This trick is performed by the circuit composed of Q41-Q43.

lates on the inherent frequency.



Muting, Reset

The circuit composed of Q10-Q12 detects power on/off or sharp voltage drops in TR-808 DC lines and feeds forward bias (0 volts) to FET switches connected to point A. These FETs are for resetting CPU (Q64), preventing writing into RAMs (Q75) and muting Master Out (Q13).

Power on: 0V 1-2sec -15V Power off: -15V to 0V

If this circuit is defective, the CPU may be kept reset. (Detail in TROUBLESHOOTING on page 14.)

FIGURE 11 REPRESENTATIVE BRIDGED T-NETWORK



FIGURE 12 REPRESENTATIVE SWING TYPE VCA

When a trigger signal is outputted from the collector of Q40, Q41 turns on, Q42 turns off, Q43 turns on and R165 is shorted. This halves the time constant of this network. The ON period of Q43 is determined by R156 and C38 and equals 4ms which is $1/2 \times 1/2$ of 16ms of the inherent oscillation period of the filter.

When Q42 turns on after 4ms, current discharging from C39 via R161 produces a retriggering pulse. At this time the generator oscil-

Snare Drum

This sound generator has two bridged T-networks for fundamental waveforms and harmonic waveforms. The output ratio of the two can be changed by VR8 to tailor sound characteristic. The amplitude of snappy envelope can be controlled by VR9.

LT/LC (MT/MC, HT/HC)

These three sound generators are composed of the circuits based on the same principle. LT/LC is described below as an example.

This sound generator is composed of a multi-feedback, bridged Tnetwork including IC5 as an active element. Voices are switched by SW8 (C77 – frequency, R224 – level). While the oscillation is large in amplitude immediately after triggering, it is on a higher frequency due to conductions of D80 and D81, which reduce time constant of the filter. As the resonance is damped, its frequency is lowered by the effect of increasing diodes' internal resistance. Timbre variations corresponding to time elapse will appreciably be heard as in the case of Bass Drum.

Pink noise with a slightly longer decay time is mixed for Low Tom Tom to provide artificial reveberation.

RS/CL

CL Output from multifeedback bridged T-network incorporated with IC20 is routed to IC19. Output from IC21 (for RS), also routed via R320, can be ignored because of its minimized level due to impedance imbalance at pin 7 of IC20b.

RS Disconnected R313 makes IC20b just as a buffer for CI20a output. The output of IC20b is applied to Q62 together with the output of IC21. The envelope applied to Q62 is formed by R107 and C24. As described in the beginning of this section, VCA of this type is intended to provide many high harmonics in the output signals.

Normally-conducting Q74 remains off only while trigger pulse is transferred from Q61 to allow IC19 to pass signals. This switching is provided to eliminate noise leaking from IC20, especially for CL - relatively large amount, being wired for high Q.

CP/MA

White noise passed through the band pass filter (IC21) is applied to two VCAs in parallel to have different envelopes. These envelopes are combined to obtain sound source for the CP sound generator.

Since an envelope with a relatively long decay time is applied to the VCA Q70, output from this VCA constitutes reverberation of CP sound

The output envelope at the VCA (IC22, Q71 and Q72) is a unique sawtooth shape, and is a main component of this sound generator.

The sawtooth envelope generator circuit is mainly described below to explain its rather complicated operation. When trigger pulses are applied to pin 8 of the quad comparator IC23, the output is integrated by R350 and C140, and converted into pulses of 30ms wide as shown in Fig. 13-2. At the falling edge of the pulse, pin 13 of IC23 becomes H (Fig. 13-3). The output from pin 1 of IC23 is also applied to pin 4 of IC23, pin 2 of IC23 becomes from -15V to 0V,



FIGURE 13 HAND CLAP GENERATING CYCLE

Q73 turns on, pin 5 of IC23 becomes -15V, pin 2 of IC23 returns to -15V, and Q73 returns to off state. Accordingly, the output waveform at pin 2 of IC23 becomes narrow pulses as shown in Fig. 13-5.

The moment Q73 is turned on, C144 is abruptly charged to -15V. However, immediately after charging, Q73 turns off and the charges are discharged through R365 and D71. When the level of pin 5 of IC23 becomes higher than the level of pin 4 due to discharging, pin 2 of IC23 reverses again and C144 is recharged to -15V. After this process is repeated and advanced to the middle of the third time, pin 1 of IC23 rises to 0V. This signal is differenciated by R357 and C141, and the generated pulse turns on Q73. At this time, although the terminal voltage of C144 rises gradually from -15V due to discharging, pin 2 does not reverse since pin 4 of IC23 has reached OV. The output (Fig. 13-4) of this envelope generator is applied to the base of Q72 and converted exponentially by Q72 together with the signals applied to the base of Q71 (offset adj. signal from TM3 and accent signal via D68, C143 and R362. The converted signal is applied from the collector of Q72 to pin 1 of IC22 to change the amplitude of noise from the filter IC21.

Note: IC23 (AN6912) is constructed with open collector NPN transistors for output and operates on single (negative) power only.

TR-808

MA White noise is gated by Q65 and supplied to the same buffer IC19 as for the CP sound generator through the filter Q68. Envelope for MA sound generator is generated by Q66 and Q67.

CB

CY

controllable

OH

СН

JUN. 15. 1981

This sound generator uses the outputs of two square waveform oscillators with different frequencies (by Schmitt triggers). Each oscillation output passes the corresponding exclusive gate (VCA, Q14, Q15) and mixed by the filter IC2.

A series of R82 and C34 connected in parallel with C9 forms an envelope having abrupt level decay at the initial trailing edge to emphasize attack effect.

The combined square wave outputs of six Schumitt triggers including two for CB generator is separated into high and low range components by two filters composed of IC3. The high range component from pin 7 of IC3 is further separated into two frequency ranges. The output of the gate Q16 has the highest frequency component of this sound generator. Its decay time is short. The output of Q17 is in a frequency range slightly lower than the above output, and its decay time is

These three signals with different frequency ranges are outputted with their level ratio controlled by VR4.

The high frequency range component signal obtained by the above 1/2 IC3 is gated by Q27 and supplied to the buffer IC7 through the filter Q26. When the CLOSED HI-HAT (CH) is triggered while the OH circuit is activated, Q23 turns on by the voltage applied through R173. At this moment, the decay time of the OH circuit terminates.

This shares the same sound source with the OH. The signal is gated by Q30 and supplied to the filter Q31 and the buffer IC7 (1/2).







8

JUN. 15, 1981





SWITCH BOARD OP3116.090 (7311609000) (pcb 291-402)

TR-808

MAIN BOARD OP3116-130 (7311613006) (pcb 291-400A)

COMPONENT SIDE



JUN. 15, 1981

38 39

JUN. 15, 1981

D

G

18.3

K

N

Ŕ

MAIN BOARD OP3116-130 (7311613006) (pcb 291-400A)

0



0

JACK BOARD A OP3116-100 (7311610000) (pcb 291-403)

JACK SG7622 344-106





 \bigcirc

TR-808

12

JUN. 15, 1981

FOIL SIDE

40

RI72 C89

1C 7

LEVEL

VRR

<u>ର</u> * 🖾 🛪

673

C70 R 143 C69

RI42

RI4I

RIAA

ଛ

C2 #

-J---

1C 4

153

Q29

140 138

C24

MASTER

VRI

本례

R65

SWI

O

R63

0

3

C IS

<u>_</u>030

可

228

13

σοπ

CB G 20 зО ιŌ C86 RI66 C85 C84 R163 C88 F169 C87 LEVEL LEVEL LEVEL VR7 VR 6 VR 5 060 3 0 1C 6 ת 18 18 18 **RI29** C2# 22 +RII9 RI55 C74 とと団感 154 - 156 , **j** 3 201 TR112 156 C55 TONE 8026 CCC õ VR4 周哥 ្រុងខ្លា RIOB RH3 1C 145 0 27 RI27 -DI3--H-C64 53 ંન⊦ C52 **RI44** C59 йн С65 C5 57 56 RIO C49 DECAY DECAY C50 VR3 VR2 IOE C48 ીન મ 4 C47 RIO3 R102 BIO R100 **644 #**8| **R9**9 -D11-**R98** C43 QI7 ωw **R9**7 R96 C42 H GN RI30 Q16 R94 R95 -0 - D 5-***87** C36 R33 Q15 ш -D4 R32 <u>29</u> 28 **R**31 * 1 🛊 6 MIX C3I 014 R84 IN 0-D3-R27 С30 Эн њ. 🖉 R30 +⁶ ≠ ⁶ cie → ⊦ R23 41- CH R26 - ch R57 C29 HH CI3 R25 -R59 }_ IC 3 1C 2 R56 C28 -ാദ R58 ÷≘ਲ¦ ÷응 ⊦ਲ)_≓≉ <u>v</u> -D RI22 8 **4C9** 09 \bigcirc 05 - **A** g i **R48**) Ri6 R39 RI7 RI5 RI4 ТМІ ا Q رژ Q و رژ Ċ3 R44 ō C6 לכלכ 4F C5 4F ıc R37 ωī <u>⊣⊢ 2</u> 41.J_ Rain Ra R35 C4 CI HH <u>R</u>2 SH ► No ISI <u>40</u> RI R43



ADJUSTMENT

ADJUSTMENT	Connect	Set	Adjust	Reading
CPU CLOCK	scope to TP-1		IFT-1	2us/cycle(500kHz)
	T F- L		check	4V p-p
INT CLOCK	scope to TP-2		TM-1	l.9ms/cycle
TEMPO	scope to	TEMPO.FINE:FCW	TM-2	8.33ms/cycle
CLOCK	TP-3	TEMPO: FCCW FINE: FCW	check	65ms <u>+</u> 5ms/cycle
NOISE GENERATOR	AC volt- meter to TP-4		TM-4	130mV rms
CP (HAND CLAP) OFFSET	scope to TP-5	write, play CP at a tempo w/ LEVEL FCW	TM-3	6 Vpp O.S. Vpp
CB (COW BELL)	scope to TP-6		TM-l	1.85ms/cycle
FREQÚENCY	TP-7		TM-2	l.25ms/cycle

TROUBLESHOOTING

This section describes fundamental approach to isolate defective circuits or components.

Although most TR-808 circuits function under the CPU control. possible reasons will often be found on peripheral circuits. Replace CPU last of all. Some useful information can be derived from the circuit description.



CHECKING VOICES

- Refer to right-hand table -

Connect scope to the MULTI OUT jack of a VOICE. When observing amplitude, set ACCENT LEVEL to FCCW position and the VOICE LEVEL to FCW, then turn ACCENT FCW. DECAY, TONE, etc. for that voice must be set at 12 o'clock.



		AMPLI	TUDE	FR	FREQUENCY			DECAY TIME		
		NORMAL	ACCENT	LOW	MID	HIGH	SHORT	MID	LONG	
		Vpp	Vpp	ms (Hz)	ms (Hz)	ms (Hz)	ms	ms	ms	
BD		3.5	10		18 (56)		50	300	800	
SD	H	3	10		2.1 (476) 4.2 (238)			60		
LC		3.5	12	6.1 (165)	5.4 (185)	4.5 (220)		180		
LT		3.5	12	12.5 (80)	11.1 (90)	10 (100)		200		
мс		3	10	4 (250)	3.6 (280)	3.2 (310)		100	·	
мт		3	11	8.3 (120)	7.4 (135)	6.3 (160)		130		
нс		3.5	12	2.7 (370)	2.5 (400)	2.2 (455)		80		
нт		3.5	12	6.1 (165)	5.4 (185)	4.5 (220)		100		
С		2.5	8		0.4 (2500)			25		
RS	H	3	10		0.6 (1667) 2.2 (455)			10		
М		3	5			- <u></u> -	25		35	
СР		6	2					100		
СВ	H L	3.5	12		1.25 (800) 1.85 (540)			50		
Сү		3.5	7				350	800	1200	
ОН		3.5	7				90	450	600	
СН		3	6					50		



DC SUPPLY

keeps reset signal.

STATUS, SWITCH SCANNING

Each port at PH routes scanning signal to the switches connecting to its bus. PA and PB read signals coming via the switches. If a switch is misread, check scannings for other switches: one sharing the same PH bus, one sharing the same input port - with corresponding switchings.

RAM STORED DATA

As shown in memory map on page 4, a RAM is partitioned into blocks. It is unlikely to occur in a RAM that only one block fails to handle data when the RAM or the Decoder malfunctions. For example, if all instrument data but Cow Bell enter IC8, similar phenomenon might true to other RAMs, were the troubles through PC-O bus.

TRIGGER PULSE

Lack of trigger pulse from a gate is not what Common Trig is responsible for, when other sound generators are fired.

will be a cause of deteriorative voices.

JUN. 15, 1981

Confirmation of DC supply voltages is the first thing to be done in troubleshooting. Check +5V, +15V and back-up. CPU is forced to reset and is not allowed to restart when DC source is so irregular that Voltage Change Detector

Lower impedance load connecting to voice output jack can draw relatively large current through op amp when the sound level is high. The sum of the currents, when many louder voices are outputted in step, flowing into these loads would cause DC source to drop enough below the Detector sensing level. To make sure of this, pull all plugs off the jacks. Contrast to the above is a shortcircuitting IC. One short circuit in a stage only could not be sensed by the detector since "B" supplied to a particular circuit group is independently filtered, or rather, the short circuit will increase ripples in the line, causing TEMPO CLOCK to be unstable.

Common Trig with pulse width longer or shorter than lms

JUN. 15, 1981

DESIGN CHANGES & IMPROVEMENTS

The reasons for modifications will help to remedy the problems as described below, may be found on early TR-808. Some of the modifications were done at the factory on some products bearing serial number earlier than indicated:

MAIN BOARD - modification 1, 4

VOICING BOARD - modification 1

MAIN BOARD

	EFFECTIVE WITH SERIAL NUMBER	PART AFFECTED	REASON (* SOLUTION)
1	000300	INT CLOCK ICl (HD14584) Cll 0.068-0.047 (C203)	<pre>Variations in HD14584 hysterisis sometimes deviate Clock Rate out of specified frequency range. * To down - 0.047+0.039 in parallel * To up - remove 0.039</pre>
2	010600	CP (Hand Clap) IC21 R346 1K → 680 R332 22K → 27K	CP sound overmatches the rest in level. * Reduce the gain (Both proper and reverberation components.)
3	010600	CPU (pin 30) R91 15K → 1M	Small resistance allows CPU to draw relatively larger current from back- up batteries with MODE selected other than PLAY or MANUAL PLAY in Power OFF. * Increase resistance
4	010600	DIN SOCKET (pin 5) R25 220K→1.5M	Reject unnecessary signals from external circuitry to prevent false triggering at subsequent stage. * Increase resistance
		CPU (pin 37) Capacitor 0.01 across DIN pin 2 and chassis Grounding	Protect CPU against static electricity build-up at external circuitry. * By pass charge
5	010600	NOISE GENERATOR (IC24) R129 330K \longrightarrow short R311 330K \longrightarrow 100K R127 4.7K \rightarrow 10u(C200) C202 0 \longrightarrow 22p	Variations in UPC4558 bias current are transferred to 1/2 IC24 output as an offset reducing gain margin. * Decouple DC

MAIN BOARD cont'd

	EFFECTIVE WITH SERIAL NUMBER	PART AFFECTED
6	010600	VOICE GATE R106, ^R 154, R182, R213, R242, R268, R298 22K→ 10K
7	010600	COMMON TRIG IC6 (TC4011BP) R101 10K \longrightarrow 100K C201 0 \longrightarrow 22p
8	020800	START/STOP (IC2) CPU (pins 7, 31) Q64,Q75 $0 \longrightarrow FET$ R127 $0 \longrightarrow 6.8K$ R54 $1M \longrightarrow 100K$ D32 $1 \longrightarrow 0$
9	031100	LED SEL211OR> TLR124

VOICING I	BOARD
-----------	-------

	EFFECTIVE WITH SERIAL NUMBER	PART AFFECTED
l	000300	COW BELL (IC1) C6 0.01→0.022 R44 390K→150K R45 330K→100K
2	010500	Q1-Q4 2SC945P> 2SC2021R
	051850	Q5-Q8 2SA733P> 2SA937Q

TR-808

REASON (* SOLUTION)

Ensure sufficiency of gate drive signal voltage at lower COMMON TRIG amplitude.

* Increase gain

High frequency from CP generator induces irregular oscillation on other generators triggered at the same time. * Filter out CP high frequencies

Prevent possible disturbance in RAM memories at power on/off switchings with MODE set at other than PLAY or MANUAL PLAY.

* Add FET switches

Eliminate possible chance of LED D76(D78) being lit by base current of Q5(Q2). * Use low sensitive LED

REASON (* SOLUTION)

Difficulty in setting COW BELL sound frequency within the specified range.

* Extend TMl and TM2 control range

To have a clearance between Switch Board and transistors' top.

* Employ transistors in shorter package

PARTS LIST

PANEL 2221024200 Panel 2112511800 Panel 2112511900 Panel 2281023401 Chassis 111-021 Rubber Foot G-5 111-023 Rubber Foot G-7 SOCKET Din connector 13449106 Jack	N-242 top N-118 side (L, H) N-119 side (R, H) N-234 rear front TCS0250-01-03 SG7622 #8 mono	(066H021) - - (009-012)	TRANSISTOR 15119105 2SA733 (P) or (0 15119113 2SA1015 (GR) or 15119806 2SB596 (O) 151291050A 2SC828 (R) 15129108 2SC945 (P) or (0 15129121 2SC2021 (R) or 15129815 2SD880 (O) 15139101 2SK30ATM (Y) 15139103 2SK30ATM (GR) LED 15029103 TLR124 red 15029119 SEL2110R red	or (Y) selected noise 2) (Q), (S) FET		TERMINAL 13439119 13439122 13439123 13439124 13439110 13429121 13459101 WIRING ASS'Y 2341021000 2341021100 2341021200 2341021300	5045-03A 5045-06A 5045-07A 5045-08A 3022-12A FH1-12S-2.54DS TT501 D-1 2P power cord N-210 3P N-211 3P N-212 6P N-213 7P	 (042-039)
TRANSFORMER COIL22450217NOPower transformer22450218COPower transformer22450219DOPower transformer12449217IFT Coil	N-218C 117V		DIODE15019120IS247315019122IS188FM15019236W-021501920910E-2	Si diode Ge diode rectifier stack		2341021400 2341021500 OTHERS 2246010101 Heat sink 2215051700 Long nut		 (048-001A) (120-042)
SWITCH KNOB 13129101 SDG5P-001 powe 13129102 SDG5P-001 powe 13129103 SDG5P-502 powe 13119508 SRM1026 rotar 13119508 SRM101C-C rotar 1319909 SLE62301 lever 13139129 SLE62208 lever 13159503 SOPR24-12P slide 13159105 13159105 SSP04205 slide 13129701 SSF22-07 slide 13129703 KED10001 key 13129703 KED10001 key 13129703 KED10001 key 13169601 KHC11901 key 2247012700 Knob 2247012800 2247018000 Knob 2247516700 2247516800 Knob 2247516800 2247518000 Knob 2247050600 2247050600 Button 140000	r 117V r 220/240V y mode, auto fill in	(001-215) (001-216) (001-217) (001-228) (001-228) (001-293) (001-045) (001-045) (016-077) (016-077) (016-078) (016H010) (016H012) (016H017) (016H018) (016-009)	POTENTIOMETER 13219310 EVH-LWAD25B 13219311 EVH-LWAD25A 13219312 EVH-LWAD25B 13219313 EVH-LWAD25C 13219314 EVH-LWAD25B 13219315 EVH-LWAD25B 13219316 EVH-LWAD25B 13219317 EVH-LWAD25B 13219318 EVH-LWAD25B 13219317 EVH-LWAD25B 13219318 EVH-LWAD25B 13219219 VM10RB10C 13219219 VM10RB10C 13219219 VM10RB10C 13219219 VM10RB10C 13219219 VM10RB10C 13219219 VM10RB10C 13219219 H1051A013 13299115 H1051A015 13299117 H1051A021 RESISTOR ERSC33G561 FUSE, FUSE HOLDER 12529909 ERSC33G561 FUSE, FUSE HOLDER 12559104 SGA 0.5A 12559508 CEE 250mAT 12199519 Fuse clip TF785	 53 5K (A) CB level 14 10K (B) AC level, SD, snappy 14 10K (C) BD tone 24 20K (B) CY tone 15 100K (A) level 15 100K (B) SD tone 55 500K (B) BD decay 26 2M (B) CY, OH decay 50K (A) master vol. 50K (B) fine 10K (B) x2 tempo 10K (B) SR19R trimmer 22K (B) SR19R trimmer 20K (B) SR19R trimmer 20K (B) SR19R trimmer 560Ω 		2215050100 Long nut 2215050200 Long nut 2215050300 Long nut 2215052400 Boss nut 2219525600 Holder 2219024600 Holder 2219024700 Holder 2219024802 Holder 2219024802 Holder 2219024802 Holder 2219510600 Holder 2219510800 Hplder 2219510900 Holder 2219555 Battery holder 2224010200 Dust cover 2202015901 Battery cover 2202016200 Shield cover 2202061201 Protect cover 2202061701 Protect cover 2226031000 Cushion 2216051100 Fiber spacer 12369504 Bushing 12369511 Bushing 12369410 Cord fastener	N-5013×10mmN-5023×16.4mmN-5033×18mmN-5243×8mmN-256power switchN-246main and voicing boardN-247N-248N-248battery holderN-106PotentiometerN-108Power cordN-109Power cordN-525N-115N-115lever switch	(120-001) (120-002) (120-003) (120-052) (064H076) (064H055) (064H074) (064H075) (065-261) (065-261) (065-065)
SEMICONDUCTOR LSI 15179116 μPD650C-085 15179305 μPD444C or HM4334P-4 (cor	CMOS CPU CMOS RAM npatible)		7311611000 JACK BOARD 7311605100 POWER SUPPLY	OP3116-130 (PCB 291-400A) RD VG3116-140 (PCB 291-401A)	 	"N" followed by abridge Ex-code is listed at line e	ed number should be used in new codin end for cross reference.	g only.
IC15229802BA662A15159101ZOMC14001BCP15159104TOTC4011BP15459105TOTC4013BP15159113ZOMC14051BCP15159303HOHD14584B15189113AN691215199110TOTA7179P15199106FOμA7805UC15189105μPC4558C	Vari-conductance amp. Quad 2-input NOR gate Quad 2-input NAND gate Dual type D flip-flop Analog multi/demultipxr Hex Schmitt trigger Quad comparator ±15V Regulator +5V Regulator Dual op amp		(100/117V) 7311605400 POWER SUPPLY (220/240V) CAPACITOR 13639932JO SL25VB10BP 13589453MO ECQ-UC1A473M 100/117V 13589454MO ECQ-U2A473MF 220/240V		.) —			

JUN. 15, 1981

,

5045-03A	`		_
5045-06A	\		
5045-07A	\		_
5045-08A	\		-
3022-12A	`		
FH1-12S-	2.54DS		_
TT501 D-	1 2P	power cord	(042-039
N-210	3P	•	
	0.0		

N-211	3P	_
N-212	6P	
N-213	7P	
N-214	7P	
N-215	8P	-