Sept. 1, 1980

Roland

CSQ-600 SERVICE NOTES

Maximum storage capacity ----- 600 notes (150 notes/part x 4)

CSQ-600

First Edittion

Printed in Japan AE-2 1



DISASSEMBLY

TO AVOID ABRASION on inside surfaces of side panels, open the top and side panels simultaneously by removing the screws indicated with circled numbers, except (1) - (4).

OPH114 can be removed off the top panel by unscrewing at the foil side and by pulling out TEMPO and TIME knobs on the top panel.



CSQ-600



Sept. 1, 1980

Ľ,

CIRCUIT DESCRIPTION

This description is composed of two parts: the General description which outlines the functions of CSQ-600, and the Details which centers around A/D and D/A converters since these are practically the heat of this unit, Complete understanding of A/D and D/A conversion circuits will be a great help in performing adjustments in Section II. Also described in Details are functions of SYNC LOAD and RHYTHM SYNC circuits.

Function of "One chip computer" uPD8048

CSQ-600 performs its functions with µPD-8048 at the center position for all, including the following in its performance cycles:

- 1. Switch Scanning
- 2. D/A Conversion
- 3. A/D Conversion
- 4. Write/Read of Data to or from External RAM
- 5. Timing for Lighting LED Indicator
- 6. Triggering of METRONOME
- 7. Holding of GATE OUT

GENERAL

1. SWITCH SCANNING



µPD8048 starts its running cycles beginning with switch scanning. Into DBO-DB4(data bus) of 8048. 5-bit signals are being output in accordance with the resident program, which are then brought to the switch matrix via the buffer. At first, L is output from DB4 while having H from other DBO to DB3. At the next instant DB3 becomes L while DB4 to H: and still next L on DB2 and so on, repeating such output changes 5 times on these bit signal combinations. Depending on which key is depressed or in what position the switches

are, corresponding signals are fed back through 4-7 on Port 2.

2. D/A CONVERSION -Digital to Analog -



The D/A Converter transforms the sequential data (switch scanning, RAM address, CVs, etc.), which are being output from the 8048 through internal programming, into analog voltages.

Since the D/A converter (DAC) employed here is a summing type, with a weight-resistor-tree connected to an inverting input of an op amp, each bit in the digital data is converted to an analog voltage in value to double the one immediately subordinate to each. When CV data are on output, pulses synchronized with CV data are supplied from no.5 of port 1 to the Sample and Hold (S/H) circuit. and the analog CV voltage corresponds to the data are held on Cl21.

3. A/D CONVERSION - Analog to Digital -



Since the CV IN is an analog voltage, it must be converted to digital data for making the storing in RAM possible.

The method employed in the CSQ-600 is called "successive approximation conversion" where each bit, from DB6 (for MSB: most significant bit)to DBO (LSB: least significant bit), is being set successively to output "1" which, after being D/A converted, is to be compared with CV IN at the comparator (311).

The comparator will then output "O" (low) if CV> VDC, or "1" (high) if CV < VDC, onto TO.When H is output to TO, the corresponding digital data is "reset" and becomes O. Such "set" and

"reset" is repeated 7 times for bits from DB6 to DBO and with the resultant value from such "set" and "reset", the digital data of the CV IN is produced.

4. ADDRESSING EXTERNAL DATA MEMORY





Although the data are 8-bit format, they are divided into two groups of 4-bits, upper and lower 4 bits, and are written/read into separately from external RAMs(uPD444C). Storage locations for PARTs are as follows. Every block consists of 256 bytes.

* uPD444 is a lk-byte (lk-word by 4-bit) CMOS RAM organized as 256-byte x 4. lk = 1024, 4096 bits

LOWER	HALF	UPPER	HALF
IC102	IC103(*)	IC104 (*)	IC105
PART 1	PART 3	PART 1	PART 3
PART 1	PART 3	PART 1	PART 3
PART 2	PART 4	PART 2	PART 4
PART 2	PART 4	PART 2	PART 4

Decoded signals from Port 1 nos. 2 and 3 select a RAM.

Signals from Port 1 nos. 0 and 1 select a chip in the RAM.

Address signals from DB, latched on IC106 by ALE, select memory cells in the chip. When WR goes low, the data are written into.

and when high, read from the cells.

5. GATE HOLD



Port 1 8048

lighting signals.

CSQ-600

From DB7, the GATE signals are also being output. They are held by the signal (the same as for S/H) to become output of GATE signal.

Signals for lighting LEDs (except TEMPO) are supplied from DB. However, various signals are transferred over DB lines at every instance, timing pulses are given from Port 1 nos. 0 and 4 to control the LEDs being driven when there are

The pulses are synchronized with those of TEMPO CLOCK GENERATOR and are output at a rate of one pulse for every eight CLOCK pulses. Because of this, lighting on/off cycling rate is also changed along with change in TEMPO, but the current amount to LED is still being kept unchanged through a means to maintain duty ratio constant.

*)REMARK: According to my measurements there is a typo: IC104 is LOWER HALF for Part3 and 4 - IC103 is UPPER HALF for Part 1 and 2. Lower Half is most significant nibble, Upper Half is least significant nibble

7. METRONOME DRIVE

In LOAD mode, two pulses concurrent with TEMPO are being output (in period 480 times the CLOCK pulse, in pulse width 14µs and 380µs for alternate output). METRONOME amp is driven by both pulses but since the shorter pulses of 14µs are filtered out by the integration circuit before arriving at LED, the longer pulse of 380us only is used for lighting the TEMPO LED.





DETAILED CIRCUIT DESCRIPTION

Since in the CSQ-600, the key voltage which are analog quantam are first converted to digital for storing in RAM and again afterward are converted to analog for CV OUT. These A/D and D/A conversions are just as important as the heart is to man. It might be said that without understanding of these conversion principles and pertinent analog vs digital data relationship, all adjustment services which are related to key voltage circuits become difficult to perform correctly. With this in mind our description will proceed along with the line as numbered in the figure above.

- 1. Storage capacity of the RAM in the CSQ-600 is 5 volts in terms of analog quantity. It accepts KCV within the range of OV to 5V or 61 notes.
- 2. As described on later section 5, CSQ-600 is so designed that it can output -2V KCV from OV KCV input. Therefore, the smallest CV to be processed in the CSQ-600 circuitry is -2V and the digital data are made to 00 for -2V, 24 for OV.

3. For this reason, storing data for KCV IN lower than OV into RAM is unnecessary. Besides,6 bits $(2^6 = 64)$ are enough in handling voltages 0 to 5V: the number of pitches are 61 if taken in the ratio of lV/oct. But 7 digits would be required for covering 61 notes if started from 0V = 24.

To make OV = OO(in decimal), numbers 24 are being subtracted after A/D conversion. Digit "1" in the data corresponds to analog voltage 83.3mV or 84mV - a potential difference between adjacent keys on the keyboard.

- 4. Reproduction of CV in Memory --- 1
- LOAD or PLAY (with KCV ADD "off") -

In this case, when D/A conversion is done after addition of 24, which is the same as subtracted before storing, to the data from RAM. the same original analog voltage can be reproduced after D/A conversion.





→ TIME

5. Reproduction of CV in Memory ----- 2 - Transpose under PLAY mode. with KCV ADD "on" -

in play mode transposed up or down by adding an external key voltage to the CV from memory: with a 2 volts key voltage added original notes are reproduced in the same pitch as they were; and OV key added. the notes are downed by 2 octaves. The key that delivers 2V KCV is designated as a reference key in this book. For instance, when OV is stored in cells. depressing a OV key(the lowest key to be accommodated) will cause the CSQ-600 to output -2V. To furnish this the following must be ture:

CSQ-600 has the function to have the notes

OV digital data stored in RAM (CVD2 = 00) + OV KCV digital data (CVD3 = 24) = 00

To satisfy the above.

" CVD2 + CVD3 - 24 = output data"

4

in the external RAM.

Sept. 1, 1980

When MSB is first set on, the signal "1" is output to DB6.When D/A converted. the analog voltage (VDA) here must be 3.333V which, after shifted down by 41mV. becomes 3.292V (VDC). This time VDC goes to noninverting

input of the comparator and is compared with CV IN. In the case shown in figure above, this CV is 5V. so CV IN VDC bringing the comparator's output to L. to have DB6 remainded as has been set to "1". Next, DB5 is set to "1". This time the digital data is the sum of DB6 and DB5, and the comparison becomes CV IN < VDC, to output H and to "reset" signal of TO and to have DB5 return to "O". This kind of comparison is repeated 7 times down

to DBO (LSB). The sum of the digital data of the bits remained "unreset", then, is made to be the data of this CV IN, with which the CV IN is stored

Although CV IN is in fact an analog voltage, it steps up or down like a stircase wave as the note changes. Therefore, if VDC is shifted down by an amount equal to about one-half of the voltage difference between adjacent keys (KCV resolution), a voltage fluctuation within the resolution of the comparator does not bring effect on the digital data, as shown in the circle in the figure avobe.

In LOAD mode and with the converter that is correctly adjusted. suppose that we turn VR106 (CV ADJ) slowly clockwise while holding 1V key depressed on the keyboard. Then you can observe VDA (i. e. CV OUT) increases gradually, and likewise VDC (VDA - 41.7mV) ascends along the dotted area as shown in Fig. 3. That is to say, although the digital data is unchanged. the voltage for that data is increased. But, still kept on turning VR106 to have VDC overcome 1V line for the digital data 36 as shown in Fig. 4, it causes the output of the comparator to be turned to "H" and the digital data re-written to 35.

Figure 5 shows that state as being adjusted by turning VR106 clockwise to have CV OUT again to 1.000V.

Still turning VR106 further will repeat the same as above and to rewrite to 34. But, when turned counterclockwise. the data will be rewritten to a larger number each time.

When watching this on a digital voltmeter connected for observation. the display will be as illustrated in Fig. 2.

Now, suppose that we have turned VR106 a little too far to have the digital data 35 for CV IN of 1V (as in Fig.5). It is all right and causes no problem as long as we have KCV ADD turned off. because under these circumstances. any shortage or excess of voltage could be compensated for by biasing through this CV ADJ potentiometer.

But, once we have turned KCV ADD on the whole matter would become different. to be explained in the next paragraph.





Fig. 4



Taking for instance the case of each having CV IN 1V converted into digital 35 (B and C. table right) in place of 36, we will explain as follows:

NOTE: Figures in top row

refer to those in illus-

page.

tration at left on opposite

MODE LOAD (normal) B KCV ADD "off" KCV ADD 'on' * This same

Case B is when VR106 is adjusted to reproduce CV OUT of 1V even if in earlier stage the digital data lacks by 1.

In this case, since the numbers in previous subtraction, and subsequent addition are both the same (24), the analog amount at the output , receives no effect to differ after A-D-A conversions

In C, however, despite the fact that the KCV (being pressed) is converted to digital data number short of 1. it is added to RAM-storeddata after subtracting 24. As a result there

WIDTH ADJUSTMENT with VR107

This potentiometer VR107 is for use to correct turning either VR results in interaction bethe gain of IC112 so as to have D/A in proper tween the adjustments. Therefore, both VRs relation of lV/oct, that is. when the need to be adjusted in turn. data changes by 1, CV OUT changes by 83.3mV. Also care must be exercised to avoid an excessive turn of the VRs which will bring diffi-When VR107 is required for readjustment, it may also be necessary to readjust VR106, since culties in performing these adjustments.

D/A ADJUSTMENT with VR104

This potnetiometer is for the gain adjustment of the D/A converter. and it is in particular for DB6. This DB6 is for the data weighing the most significant bit, so its adjustment is the most critical one and warrants the careful attention. Sources of fluctuation and deviation such as those coming from the preceding stage of IC118, IC119. on impedance or on output voltage, and resistance variation in resistor. etc. are to be compensated for by this VR104. Since the digital data that makes DB6 active is in number over 64 or 3.333V in CV, fluctuation brought through DB6 data will effect all CV of higher voltages as shwon in the figure. In practice, it will be best to adjust VR104 as follows:

set the LOAD mode and complete both CV ADJ and WIDTH ADJ, then, holding down the key for 4V. Set VR104 so that CV OUT equals 4.000V.



With KCV ADD "ON"

2	3		4. 5'	6	7
CVD1	substrac- tion	CVD2	addition	D/A INPUT	CV OUT
36	24	12	24	36	٦V
35	24	11	24	35	٦V
35	24	11	*(CVD-24) 47-24=23	34	0.9167V
is wh pitch	en the 2V b on CV OUT	cey is with	depressed CV IN in me	so as emory	to have the

is a double shortage, bringing after all the shortage by 2 before D/A conversion prior to CV OUT. Through this D/A once again, 1 out of these 2 can be compensated for by VR106, but there is still remained of 1, which brings lack in pitch of a semitone ("1" in digital data) on tone reproduction.

Thus, a maladjustment of VR106 produces a deviation on reproduction when played with KCV ADD "on". Or, it can be said conversely that. through finding such deviation on analog voltage, it is possible to check digital data errors.



62 63 64 65 66

CV OUT

RHYTHM SYNC

- CLOCK PULSE -

In CSQ-600, tempo (duration of a beat) for BEAT \bullet is designed equal to that of 120 clocks of the tempo oscillator. CPU 8048 divides tempo oscillator's output by 8 in frequency - 960/8 = 120.

The output of the oscillator is also divided by 40 in ICl28 to create tempo of 24 clocks to be used for CLOCK OUT through DIN socket, 24 clocks per J. This output is further divided by 2 in ICl25 to provide tempo for BEAT J consisting of 12 clocks, TEMPO CLOCK for CR78.

- START & STOP PULSES -

Rhythm unit, when connects and works with CSQ-600, starts and stops in synchronous with the switchings of LOAD/PLAY and STOP/RESET on the sequencer. Either $\frac{1}{2}$ ICl22 senses LED drive signal (LOAD or PLAY) and latches it which is sent to NOR gate ICl27.

Upon receiving one of latched signals, ICl27 output switches to low and stays low during PLAY or LOAD mode. For starting and stopping CR78 rhythm the high output (inverted) from Ql52 is differentiated at its rising and falling edges; resulting pulses are then ORed and inverted respectively to become distinct positive going pulses. CR78 will run and stop only when positive going pulse is applied to its START/STOP jack.

* Output from pin 3 of Timer IC123 signals Clock dividers to keep clock pulses low for 5-10ms after PLAY or LOAD is pressed.



7 MONO Q101 F. STEP MONO 3 STABLE Q102 B. STEP STABLE 3 6 6 IC126 IC129 I C 1 2 1 11 LOAD/STOP CLOCK 2 DATA NAND D FLIP-SCHMITT LATCH 13 5 FLOP 8 110 9 Q (2) CLR IC1.26 Q108 \bigtriangledown CILEAR PULSE DIFFERENTIATING DIFF. LOAD RESET Q105 Q106

CSQ-600

		Press Release	
LOAD	SW15	H L	
ICl21pin l OUT Q	1	H L	
ICl2lpin 13 (ICl24 CK) OUT Q	2	H L SYNC LOAD (SWITCH) ON STATUS	LA
ICl22 pin 13 OUT Q	3	H LOAD LED ON LATCH	
ICl24 pin 13 CE IN	4	H L	
ICl30 pin 4 (ICl2] pin ll	.) (5)	н ц	
IC125 pin 13 OUT Q	6	H L	
IC129 pin 3	7	н г	
		- Quasi-LOAD Mode	



TEST ON EXT CONTROL OUTS

Connect an oscilloscope to EXT CONTROL OUT jacks. Load notes over few measures. Set: PLAY mode to ONE TIME; METRONOME BEAT to ; SYNC LOAD RHYTHM to 4/4.



SYNC LOAD

Refer to the diagram and the waveforms on the facing page

Since this function seems very intricate to understand, first read through, skipping the sentences headed with *, for clarification. Assuming that LOAD/STOP is first pressed after power

is on with RHYTHM (SW206) set in 4/4.

- 1. NAND SCHMITT trigger, IC126 developes positive going pulse on pin 10.
- * This circuit eliminates LOAD/STOP switch contact chatterings.
- 2. Unpon receiving this pulse, T-type flipflop ½IC121 Q (pin 1) switches to high and \overline{Q} (pin 2) to low which, after inverted in Q108 and differentiated. conducts Q105 with its rising edge, duplicating the LOAD (SW13) "on".

Although LOAD LED goes on and stays on, the status may be called Quasi-LOAD mode since inhibit signal is fed to INT terminal on CPU from IC131 pin 9 through IC130 pins 1-3. Any signals at CV and GATE IN terminals are ignored by the CPU.

- * Three-input NOR gate IC131 pin 9 keeps the high inhibit signal as long as three inputs are low, retaing it for two measures - to the leading edge of (6), after LOAD/STOP button is pressed.
- * Quasi-LOAD mode period allows the performer to set BEAT and TEMPO for the rhythm he times to before CSQ-600 proceeds to real-LOAD mode. Missing gate signals at the begining of real-LOAD mode caused by inadvertent key play will result in "RESET" loadings.
- 3. The rest half of IC121 is used for latching LOAD/ STOP switching data. High on D(pin 9) is latched with a signal (5) coming at pin ll and Q (pin 13) goes high (2).
- * The latched data remains unchanged until the next latch signal comes -once per two measures, even if LOAD/STOP is pressed again and Q(pin 1) turned to low.
- * Two flip flops in ICl21 are reset with clear pulse applied to CLR (pins 4. 10) - at power turning on and at the end of LOAD or PLAY mode. and are inactive when SW206 is set in LOAD OFF (pulled up to +B).

4.Decade counter ICl24, when H (2) is placed on CK pin, increments the count at the falling edges of LED drive signal entering \overline{CE} pin at the BEAT rate. The positive going pulse is present on Q8 pin when counting reaches 8. The very first pulse on (4) is canceled because of the first counter clear pulse (5) is fed through IC130 pin (4) Q8 output is directed to:

- A) IC125 CP(pin 11) to latch the data from IC127 pin 4 (PLAY or LOAD latch). Positive-going edge of latched output (6) then triggers monostable IC129 which in trun outputs a pulse on pin 3 and sends it to IC126 pin 6. 6 also connects to 3-input NOR gate IC131 that turns pin 9 from high to low removing inhibit signal from INT. CSQ-600 is now set in complete LOAD mode. Consequently. if signal is not fed through GATE IN, the signal on IC126 pin 6 is NANDed with that on pin 5, generating positive pulse from pin 3 to fire QlO1(F.STEP) and QlO2(B.STEP). Short-circuiting of both F.STEP and B.STEP signals CPU to reconize it as a RESET load.
- B) CLR(pin 5) of counter itself through pin 4 of IC130 to reset.Counter reads LED drive pulses for the next two measures.
- * Two measures is composed of eight (4) pulses when RHYTHM is set in 4/4, and is composed of six when set in 3/4.
- * Qlll removes H on ICl26 pin 5 when GATE IN is present on the input terminal(8).

RESET

Pressing LOAD/STOP button in progression of LOAD mode inverts the outputs on pins 1 and 2 of IC121, but latched high signal (2) is maintained until (5) is applied to pin ll at the end of the two measures. When (5) is received, L on pin 9 is latched and transferred over pin pin 13.

Inverted and differentiated pulse from negative going edge of (2) turns on Q106 parallel with RESET switch contacts.

With H voltage removed on CK terminal, counter IC124 becomes inactive and seases increment.

PARTS LIST

PANEL

072H075	Panel H75 (top))
066H021	Panel H2l (side set of R and L	es)
061H114	Chassis H114	
068-020	Bushing no.20	top
111-021	Rubber foot G-5	rear
111-023	Rubber foot G-7	front
SWITC	CH. KNOB	
001-215	SDG5P001-1 power	loov
001-216	SDG5P001-2 power	117V
001-217	SDG5P502 power 220)/240V
001-268	SLE-622-18PS	lever
001-201	SLE-623-18PS	lever
001-182	SSB-02242-12PN	slide
001-183	SSB-02335-12PN	slide
001-276	SCK41167	key
001-275	SCK41168	key
016-004	Knob no.4 PORTAM	IENTO
016-103	Knob no.103 TEM	IPO
016-009	Button no.9 blac power switch	k

SOCKET

17429004	DIN COUL	ACTOL IN	500270	
009-012	Jack SG7	622 no.8	3 mono	
068-018	Bushing	no.18	red	
068-005	Bushing	no.5	black	
121-005	Washer	no.5		
012-043	ICC030-04	40-350T	IC	

TRANSFORMER, COIL

022H024J	PT-H24J	loor
022H024C-	A PT-H24C-A	117V
022H024D	PT-H24D	220/240V
022-136	Coil 24M-06	7–033 47µH

Diode 018-0 15019 018-0 15019

FUSE. FUSE HOLDER

008-040 008-061		-		LED		
008-061 008-056 008-066 012-003	SEMKO T315mA SEMKO T100mA SEMKO T1A Fuse clip TF7	sec.	220/240V	019-028 019-029 019-009	TLR-124 TLG-124 LRO601R	red green red
CIRCUIT	T BOARD ASSY			Transisto	or	
LACULLAD		0.5.01		017-016	2SC1815-G	\mathbf{R}

149H114B	OPH114B (marking 052H229B)	017-
	OPH115B (marking 052H258B)	017-
		017-
	PSH39A (marking 052H172A) 100V	1511
	PSH40A (marking 052H172A) 117V	1513
146H041A	PSH41A (052H172A) 220/240V	(017

CSQ-600

SEMICONDUCTOR

LSI								
1517910177	µPD8048C-077 or	8-bit micro-	029-577 030-951		15A26 sl			
15179113	µPD8048C-256	computer			25B15(L)	CAI	IBRATIO	
15179305	µPD444C RAM		028-766		OB16(L)		TEMP	0
IC			030-465	SR19R	lokb	tri	mmer	
020-203	SN74LSOON		030-471		100KB	tri	mmer	
15169304	SN74LSO4N		030-644	RJ-6P	500B	tri	mmer	
020-204	SN74LS273N		030-645	RJ-6P	lKB	tri	mmer	
15169310	SN74LS42N		030-646	RJ-6P	50KB	tri	mmer	
020-120	SN74LSO8N			(L): Ri	.ght angl	.e term	inals	
020-120	TC4001BP							
020-091								
	TC4011BP		DESISTO	D				
020-041	TC4013BP		RESISTO					
020-075	TC4049BP		044-927	CRA4BY	llK	0.1%	50PPM	
15159122TO	TC4017BP		044-932	CRA4BY	31K	0.1%	50PPM	
020-093	TC4025BP		044-929	CRA4BY	125K	0.1%	50PPM	
15159123TO	TC4071BP		044-930	CRA4BY	250K	0.1%	50PPM	
15159124TO	TC4093BP		044-972	CRA4DY	500K	0.5%	50PPM	
15159302TO	TC4518BP		044-973	CRAIDY	lМ	0.5%	50PPM	
020-199	pPC311C		044-838	CRB4FX	lok	1%		
020-100	TL082CP		044-846	CRB4FX	look	1%		
020-200	TLOSOCP		044-860	CRA+FX	ιM	1%		
020-097	µPC4558C							
020-205	µPC14305 +5V regu	ulator	CAPACIT	OR				
020-206 15219109H0	µPC78L15 +15V reg HA17555PS or NE555		037-035		0.1µF ⁺⁸⁰ -20)% 12V	disc	

CMOS IC COMPATIBILITY

Most equivalents might be replacement for the existing one and IC of different manufacturers may be found in different CSQ-600s. However, in some cases, corresponding components' value changes may be involved upon replacing for the best performance, e.g. IC118. IC119 - see circuit diagram.

014	1S2473		
9624	1SZ52	zener	
089	1B4B41	rectifier	stack
9243	1B4B1	rectifier	stack

-016	2SC1815-GR	
-024	2SA733-P	
/-034	2SA682-Y	
19601	28B605-L	
39106	2SK117-GR	FET
7-103)		

POTENTIOMETER

-577	EVALOPC15A26 slid	le PORTAMENTO
-951	EVHLWAD25B15(L)	CALIBRATION
-766	VM10RK20B16(L)	TEMPO
-465	SR19R 10KB	trimmer
-471	SR19R 100KB	trimmer
-644	RJ-6P 500B	trimmer
-645	RJ-6P 1KB	trimmer
-646	RJ-6P 50KB	trimmer
	(L): Right angle	terminals

TERMINAL. WIRINGS

010-193	Terminal	5046-03A
010-197	Terminal	5046-07A
010-200	Terminal	5046-10A
042-032	TT 501-D01	power cord
053H103	Wiring ass	у А
053H104	Wiring ass	у В
053H105	Wiring ass	y C
053H106	Wiring ass	y D
042-039	Check poin	t 59BS8806

OTHERS

048H017	Heat sink	H17
120-001	Long nut no.l	3 x lOmm
120-003	Long nut no.3 (stand off or	3 x 18mm spacer)
064H076	Holder H76	
064H055A	Holder H55A	
064H083	Holder H83	
064H092	Holder H92	
065-190	Dust cover no	0.190
065-065	Dust cover no	0.65
065-005	Dust cover no	0.5

NEW NUMBERING IS APPLIED TO SOME NEW COMPONENTS

EB-50/3 Battery





The printed wiring layouts of this page and back side are registered to help simulate turning the pc board inside out without removing the front panel off.

REMARK: I rotated the image. This is the position which the pcb has in an opened CSQ-600. Also the partnumbers are much more

CSQ-600

0

RILE

0

SW8

P139

C/25. C/25.

2

7

C





Sept. 1, 1980

CSQ-600

ADJUSTMENTS

The adjustment is composed of two parts: Section I and Section II. It is recommended that the adjustment which is necessitated after the replacement of failing component or others are, as a rule, to be conducted as described in Section I.

Difinitions

In this adjustment, the following terms have the following meanings. DVM --- Digital voltmeter Scope --- Oscilloscope

LOAD, PLAY, etc. ----- Key on the CSQ-600 control panel

2V key, 3V key, etc. ----- A key on the synthesizer keyboard connected TEMPO, CAL, FAST, etc. ---- Control, Switch, Jack, Legend on the CSQ-600 CP1, CP2, etc. ---- Check point on the PCB

NOTE: Allow at least ten minutes for warm up period before adjusting. CAUTION: Do not trun adjusting potentiometers excessively.

SECTION I

Adjustment is usually necessary only after replacing parts:

CALIBRATION PROCEDURES

After replacing	Connect-, to	Adjust, or Check	for (remark)
IC101 (µPD8048) L101 (47µH) 1.	Frequency counter, CP2	LIOI	365kHz <u>+</u> 10kHz (8048 Clock frequency)
IC114 (TC4049))	Frequency counter, CP3	VR102 Clock Adj.	(Tempo clock frequency) 4.7kHz <u>+</u> 5% with TEMPO at FAST
Check that fr If deviates f 4.7kHz <u>+</u> 5% wit	rom this ran	ge, readjust	th TEMPO set at SLOW. VR102 for within the range of tailor C112.
IC113 (TL080CP) 3.	No connec- tion, CV IN jack DVM, CV OUT	VR109 Offset	(Press <u>RESET</u>) O <u>+</u> 0.5mV
IC111 (µPC4558) 4. D120 (1SZ52)	DVM, CPl	VRIOI -15V Adj.	-15V <u>+</u> 2mV
pronound	ed effect o	in the DC son the D-A con ext steps (5	upplies will have the most nverter, check CV OUT for).
IC118,IC119 (TC4049) IC112 (TL082CP) Setting: 5.	CV IN, Synthe CV OUT GATE IN, Synthe GATE OUT DVM, CV OUT	VR106 CV Adj.	(D/A Adj.) CAUTION: Adjustment of the DA converter is very subtle. Always rotate Adj. pots by small degrees, excessive turn will bring great difficulty on the subsequent adjustments, requiring a waste of time.
PORTAMENTO on t LOAD MODE MEMORY PLAY MODE	CV/GATE PART-1	TEMPO PORTA CALIB	

continued from the preceding table

- 5-1. Press RESET and LOAD.
- 5-2. Press 2V key, DVM should read 2.000+3mV. When DVM reading is within ±3mV, adjust CALIBRATION pot for 2V CV OUT with PUSH CAL depressed. Proceed to 5-3 and 5-4.

If reading is outside +3mV range, set CALIBRATION pot at its midway and adjust VR106 (CV Adj.) for 2.000+ 3mV reading.

5-3. Verfication of KCV ADD Function

While pressing 2V key, push PLAY. DVM should read the same value.

- a) If reading changes, it means that VR106 has been set at incorrect point. Proceed to Section II.
- b) When the reading is steady, make sure that the DVM readings are within the ranges shown in the table below with respective key pressed:

RESET_LOAD-2V key-PLAY-2V key-3V key-4V key

Key being played	DVM reading (CV OUT)
21	2.000 <u>+</u> 2mV
3V	3.000 <u>+</u> 2mV
4V	4.000 <u>+</u> 2mV

If any of the readings deviate: from the limit. make adjustment under Section II, - 1-6.

5-4. Press <u>RESET</u> and <u>LOAD</u>. While playing 4V key, push PLAY. The meter should read 6.000+3mV. If not, proceed to Section II,- 1-7.

SECTION II

1. ADJUSTING DIGITAL TO ANALOG CONVERTER

- Refer to NOTE at the end of this page -

Some procedures are the same as described in Section I. In the following steps, adjustment should be made with specified key being held down.

Connections and Settings - follow the instruction "5" in Section I.

1-1. Press RESET and LOAD.

- 1-2. While playing 2V key, adjust VR106 (CV Adj.) for 2.000V reading. Then, press PLAY.
 - a) If the reading stays still, proceed to step 1-5.
 - b) If changes, proceed to step 1-3(note the reading).

1-3. Press RESET , LOAD and 2V key.

While holding down the 2V key, adjust VR106 for the following "2V" according to the deviation noted at step 1-2, <u>b</u>.

As discussed earlier (RELATIONSHIP between CV ADJ and DATA), DVM reading will repeat the cycle of 2V+41mV as VR106 is being turned.

Ordinal numbers in the right colum of the table at top right show number of repetition.

DVM reading at step 1-2. <u>b</u>	Turn VR106 in this direction	Stop turning when DVM reads 2.000V of
2.083V	clockwise (CW)	lst
2.167V	CW	2nd
2.250V	CW	3rd
1.917V	counterCW (CCW)	lst
1.833V	CCW	2nd
1.750V	CCW	3rd

1-5. Press RESI

	Key to be pressed	Adjust	for reading	(remark)
a) b)	3V 2V	VR107 (WIDTH) VR106 (CV ADJ)	3.000V 2.000V	Repeat until exact readings are obtained
c)	47	VR104 (DA ADJ)	4.000V	Repeat until
d) e)	2V 3V	VR106 VR107	2.000V 3.000V	respective voltages are displayed on DVM

1-6. Press <u>RESET</u>, <u>LOAD</u>, 4V key (kept down) and <u>PLAY</u>. DVM should read 6.000+2mV. If a discrepancy is noted, it may be cured by the sacrifice of d and e adjustments of above 1-5 with their readings allowed to deviate within tolerance.

a) Return to steps <u>d</u> and <u>e</u> of 1-5. This time, adjust only VR107 for the readings which decrease deviation at 6.000V, e.g. if 6.000+3mV, set VR107 for 2.000 minus 1-2mV and 3.000V minus 1-2mV and again proceed to 6.000V adjustment. Readings within ±2mV of <u>d</u> and <u>e</u> may be considered as the tolerance.

- 2. CHECKING CV OUT

With DVM connected to CV OUT and $\underline{\text{LOAD}}$ pressed,check DVM readings for lV/oct across keyboard.

NOTE: Most difficulties in getting correct voltages of WIDTH and CV result from wrong settings of adjustment trimmers: VR104,VR107 and/or 106 might have been set too far from their proper position. Reset them to the approximate positions illustrated in the figures below. Adjust again from appropriate step.

VR104 DA ADJ



Sept. 1, 1980

1-4. Press RESET, LOAD, 2V key and PLAY. (2V key held down) DVM must keep the same reading. A TOAD

POFT.	and	LOAD.	

VIEW FROM PANEL SIDE

VR107 WIDTH





VR106