### PRELIMINARY

# MOSEL VITELIC

## *V53C404H 1M x 4 FAST PAGE MODE CMOS DYNAMIC RAM*

HIGH PERFORMANCE	40	45	50	60
Max. RAS Access Time, (t <sub>RAC</sub> )	40 ns	45 ns	50 ns	60 ns
Max. Column Address Access Time, (t <sub>CAA</sub> )	20 ns	22 ns	24 ns	30 ns
Min. Fast Page Mode Cycle Time, (t <sub>PC</sub> )	23 ns	25 ns	28 ns	40 ns
Min. Read/Write Cycle Time, (t <sub>RC</sub> )	75 ns	80 ns	90 ns	110 ns

#### Features

- 1M x 4-bit organization
- RAS access time: 40, 45, 50, 60 ns
- Low power dissipation
- Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh
- Refresh Interval
  - V53C404H 1,024 cycles/16 ms
- Available in 26/20-pin 300 mil SOJ
- Single +5V Power Supply
- TTL Interface
- Fast Page Mode operation

#### Description

The V53C404H is a 1,048,576 x 4 bit highperformance CMOS dynamic random access memory. The V53C404H offers Page mode operation. An address, CAS and RAS input capacitances are reduced to one quarter when the x4 DRAM is used to construct the same memory density. The V53C404H has symmetric address and accepts 1,024 cycle 16ms interval.

All inputs are TTL compatible. Fast Page Mode operation allows random access up to  $1,024 \times 4$  bits, within a page, with cycle times as short as 23ns.

These features make the V53C404H ideally suited for a wide variety of high performance computer systems and peripheral applications.

#### Device Usage Chart

Operating	Package Outline		Access	s Time (r	ns)	Power	
Temperature Range	к	40	45	50	60	Std.	Temperature Mark
0°C to 70 °C	•	•	•	•	•	•	Blank

🖬 6353391 0003662 857 🖿

V53C404H



### 26/20 Lead SOJ Package PIN CONFIGURATION Top View

1/01	d	1	26	þ	٧ <sub>SS</sub>
1/0 <sub>2</sub>	q	2	25	Ь	I/O⊿
WE	q	3	24	þ	1/03
RAS		4	- 23 -		CAS
А <sub>9</sub>	q	5	22		OE
AO	q	9	18	þ	A <sub>8</sub>
Α1		10	17	þ	А <sub>8</sub> А <sub>7</sub>
A2	E	11	16	þ	A <sub>6</sub>
A <sub>3</sub>	Е	12	15	þ	A <sub>6</sub> A <sub>5</sub> A <sub>4</sub>
$V_{DD}$	q	13	14	þ	Α4

#### Pin Names

A <sub>0</sub> -A <sub>9</sub>	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
ŌĒ	Output Enable
1/0 <sub>0</sub> -1/0 <sub>4</sub>	Data Input, Output
V <sub>DD</sub>	+5V Supply
V <sub>SS</sub>	0V Supply
NC	No Connect

## V53C404H

01/01

• I/O<sub>2</sub>

° I/O3

-∘ I/O<sub>4</sub>

#### Absolute Maximum Ratings\*

#### **Ambient Temperature**

Under Bias	-10°C to +80°C
Storage Temperature (plastic)	55°C to +125°C
Voltage Relative to VSS	-1.0 V to +7.0 V
Data Output Current	50 mA
Power Dissipation	

\*Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.

#### Capacitance\*

 $T_A = 25^{\circ}C$ ,  $V_{DD} = 5 V \pm 10\%$ ,  $V_{SS} = 0 V$ 

Symbol	Parameter	Тур.	Max.	Unit
C <sub>IN1</sub>	Address Input		6	pF
C <sub>IN2</sub>	RAS, CAS, WE, OE		7	рF
COUT	Data Input/Output		7	рF

\* Note: Capacitance is sampled and not 100% tested

#### OE ↔ WE ° CAS ° RAS 0 RAS CLOCK CAS CLOCK WE CLOCK **OE CLOCK** GENERATOR GENERATOR GENERATOR GENERATOR VDD ---VSS ---DATA I/O BUS I/O BUFFER 1 COLUMN DECODERS Y<sub>0</sub>-Y9 SENSE AMPLIFIERS REFRESH COUNTER 1024 x 4 Ļ 9 ADDRESS BUFFERS AND PREDECODERS A0 o ROW DECODERS A1 0x<sub>0</sub>-x<sub>9</sub> 1024 MEMORY ARRAY A8 0-

1M x 4

### **Block Diagram**

A<sub>9</sub> o-

V53C404H

# DC and Operating Characteristics (1-2)

 $T_{A}$  = 0°C to 70°C,  $V_{CC}$  = 5 V  $\pm$  10%,  $V_{SS}$  = 0 V, unless otherwise specified.

Symbol	Parameter	Access		V53C404	Н			
		Time	Min.	Тур.	Max.	Unit	Test Conditions	Notes
I <sub>LI</sub>	Input Leakage Current (any input pin)		-10		10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$	
I <sub>LO</sub>	Output Leakage Current (for High-Z State)		-10		10	μΑ	V <sub>SS</sub> ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> RAS, CAS at V <sub>IH</sub>	
I <sub>CC1</sub>	V <sub>CC</sub> Supply Current,	40			200			
CCI	Operating	45			190	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.)	1, 2
		50			180			
		60			170			
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current, TTL Standby				4	mA	$\overline{RAS}$ , $\overline{CAS}$ at $V_{IH}$ other inputs $\ge V_{SS}$	
I <sub>CC3</sub>	V <sub>CC</sub> Supply Current,	40			200		· · · · · · · · · · · · · · · · · · ·	_
	RAS-Only Refresh	45			190	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.)	2
		50			180			
		60			170			
I <sub>CC4</sub>	V <sub>CC</sub> Supply Current, EDO Page Mode	40			190			
	Operation	45			180	mA	Minimum Cycle	1, 2
		50			170	_		
,,		60			160			
I <sub>CC5</sub>	$V_{CC}$ Supply Current, Standby, Output Enabled other inputs $\ge V_{SS}$				2.0	mA	RAS=V <sub>IH</sub> , CAS=V <sub>IL</sub>	1
I <sub>CC6</sub>	V <sub>CC</sub> Supply Current, CMOS Standby				2.0	mA	$\label{eq:rescaled} \begin{split} \overline{RAS} &\geq V_{CC} - 0.2 \ V, \\ \overline{CAS} &\geq V_{CC} - 0.2 \ V, \\ All \ other \ inputs &\geq V_{SS} \end{split}$	
V <sub>IL</sub>	Input Low Voltage		-1		0.8	v		3
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> +1	v	······	3
V <sub>OL</sub>	Output Low Voltage				0.4	v	l <sub>OL</sub> = 4.2 mA	
V <sub>OH</sub>	Output High Voltage		2.4			v	l <sub>OH</sub> = -5.0 mA	

4

V53C404H

#### AC Characteristics

 $T_A$  = 0°C to 70°C,  $V_{DD}$  = 5 V ±10%,  $V_{SS}$  = 0V unless otherwise noted AC Test conditions, input pulse levels 0 to 3V

	JEDEC			4	0	4	5	5	0	6	60		
#	Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
1	t <sub>RL1RH1</sub>	t <sub>RAS</sub>	RAS Pulse Width	40	75	45	75K	50	75K	60	75K	ns	
2	t <sub>RL2RL2</sub>	t <sub>RC</sub>	Read or Write Cycle Time	75		80		90		110		ns	
3	t <sub>RH2RL2</sub>	t <sub>RP</sub>	RAS Precharge Time	25		25		30		40		ns	
4	t <sub>RL1CH1</sub>	t <sub>CSH</sub>	CAS Hold Time	40		45		50		60		ns	
5	t <sub>CL1CH1</sub>	tCAS	CAS Pulse Width	12		13		14		15		ns	
6	t <sub>RL1CL1</sub>	t <sub>RCD</sub>	RAS to CAS Delay	17	28	18	32	19	36	20	45	ns	
7	twH2CL2	t <sub>RCS</sub>	Read Command Setup Time	0		0		0		0		ns	4
8		t <sub>ASR</sub>	Row Address Setup Time	0		0		0		0		ns	
9	t <sub>RL1AX</sub>	t <sub>RAH</sub>	Row Address Hold Time	7		8		9		10		ns	
10	t <sub>AVCL2</sub>	t <sub>ASC</sub>	Column Address Setup Time	0		0		0		0		ns	
11	t <sub>CL1AX</sub>	<sup>t</sup> сан	Column Address Hold Time	5		6		7		10		ns	
12	t <sub>CL1RH1(R)</sub>	t <sub>RSH (R)</sub>	RAS Hold Time (Read Cycle)	12		13		14		15		ns	
13	t <sub>CH2RL2</sub>	t <sub>CRP</sub>	CAS to RAS Precharge Time	5		5		5		5		ns	-
14	t <sub>CH2WX</sub>	<sup>t</sup> ясн	Read Command Hold Time Referenced to CAS	0		0		0		0		ns	5
15	t <sub>RH2WX</sub>	t <sub>RRH</sub>	Read Command Hold Time Referenced to RAS	0		0		0		0		ns	5
16	toel1RH2	t <sub>ROH</sub>	RAS Hold Time Referenced to OE	8		9		10		10		ns	
17	t <sub>GL1QV</sub>	t <sub>OAC</sub>	Access Time from OE		12		13		14		15	ns	·
18	t <sub>CL1QV</sub>	t <sub>CAC</sub>	Access Time from CAS		12		13		14		15	ns	6, 7
19	t <sub>RL1QV</sub>	t <sub>RAC</sub>	Access Time from RAS		45		50		55	-	60	ns	6, 8, 9
20	t <sub>AVQV</sub>	t <sub>CAA</sub>	Access Time from Column Address		20		22		24	†	30	ns	6, 7, 10
21	t <sub>CL1QX</sub>	t <sub>LZ</sub>	OE or CAS to Low-Z Output	0		0		0	1	0		ns	16
22	t <sub>CH2QZ</sub>	t <sub>HZ</sub>	OE or CAS to High-Z Output	0	6	0	7	0	8	0	10	ns	16
23	t <sub>RL1AX</sub>	t <sub>AR</sub>	Column Address Hold Time from RAS	30		35		40		50		ns	
24	t <sub>RL1AV</sub>	t <sub>RAD</sub>	RAS to Column Address Delay Time	12	20	13	23	14	26	15	30	ns	11
25	t <sub>CL1RH1(W)</sub>	t <sub>RSH (W)</sub>	RAS or CAS Hold Time in Write Cycle	12		13		14		15	<u> </u>	ns	
26	t <sub>WL1CH1</sub>	t <sub>CWL</sub>	Write Command to CAS Lead Time	12		13		14		15		ns	
27	t <sub>WL1CL2</sub>	twcs	Write Command Setup Time	0		0		0		0		ns	12, 13
28	t <sub>CL1WH1</sub>	t <sub>WCH</sub>	Write Command Hold Time	5		6		7		10		ns	
29	t <sub>WL1WH1</sub>	t <sub>WP</sub>	Write Pulse Width	5		6		7		10		ns	

## V53C404H

# AC Characteristics (Cont'd)

	JEDEC			4	0	4	5	5	60	6	i0		
#	Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
30	t <sub>RL1WH1</sub>	t <sub>WCR</sub>	Write Command Hold Time from RAS			35		40		50		ns –	
31	t <sub>WL1RH1</sub>	t <sub>RWL</sub>	Write Command to RAS Lead Time	12	1	13		14		15		ns	
32	t <sub>DVWL2</sub>	t <sub>DS</sub>	Data in Setup Time	0		0		0		0		ns	14
33	t <sub>WL1DX</sub>	t <sub>DH</sub>	Data in Hold Time	5		6		7		10		ns	14
34	twL1GL2	t <sub>WOH</sub>	Write to OE Hold Time	6		7		8		10		ns	14
35	t <sub>GH2DX</sub>	t <sub>OED</sub>	OE to Data Delay Time	6		7		8		10		ns	14
36	<sup>t</sup> RL2RL2 (RMW)	t <sub>RWC</sub>	Read-Modify-Write Cycle Time	110		115		130		170		ns	
37	t <sub>RL1RH1</sub> (RMW)	t <sub>RRW</sub>	Read-Modify-Write Cycle RAS Pulse Width	75		80		87		105		ns	
38	t <sub>CL1WL2</sub>	t <sub>CWD</sub>	CAS to WE Delay	30		32		34		40		ns	12
39	tRL1WL2	t <sub>RWD</sub>	RAS to WE Delay in Read- Modify-Write Cycle	58		62		68		85		ns	12
40	t <sub>CL1CH1</sub>	t <sub>CRW</sub>	CAS Pulse Width (RMW)	48		50		52		65	· · · · ·	ns	
41	t <sub>AVWL2</sub>	t <sub>AWD</sub>	Col. Address to WE Delay	38		41		42		58		ns	12
42	<sup>t</sup> CL2CL2	t <sub>PC</sub>	Fast Page Mode Read or Write Cycle Time	23		25		28		40		ns	
43	t <sub>CH2CL2</sub>	t <sub>CP</sub>	CAS Precharge Time	5		6		7		10		ns	
44	t <sub>AVRH1</sub>	<sup>t</sup> CAR	Column Address to RAS Setup Time	20		22		24		30		ns	
45	t <sub>CH2QV</sub>	t <sub>CAP</sub>	Access Time from Column Precharge		22		24		27		34	ns	7
46	t <sub>RL1DX</sub>	t <sub>ohr</sub>	Data in Hold Time Referenced to RAS	30		35		40		50		ns	
47	<sup>t</sup> CL1RL2	t <sub>CSR</sub>	CAS Setup Time CAS-before- RAS Refresh	10		10		10		10		ns	
48	t <sub>RH2CL2</sub>	t <sub>RPC</sub>	RAS to CAS Precharge Time	0		0		0		0		ns	
49	t <sub>RL1CH1</sub>	<sup>t</sup> сня	CAS Hold Time CAS-before- RAS Refresh	8		10		12		15		ns	
50	t <sub>CL2CL2</sub> (RMW)	t <sub>PCM</sub>	Fast Page Mode Read-Modify- Write Cycle Time	60		65		70		85		ns	
51	t <sub>T</sub>	t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	3	50	3	50	ns	15
52		t <sub>REF</sub>	Refresh Interval (512 Cycles)	8			8		8		8	ms	17

V53C404H

#### Notes:

- 1. I<sub>DD</sub> is dependent on output loading when the device output is selected. Specified I<sub>DD</sub> (max.) is measured with the output open.
- 2. I<sub>DD</sub> is dependent upon the number of address transitions. Specified I<sub>DD</sub> (max.) is measured with a maximum of two transitions per address cycle in Fast Page Mode.
- Specified V<sub>IL</sub> (min.) is steady state operating. During transitions, V<sub>IL</sub> (min.) may undershoot to −1.0 V for a period not to exceed 20 ns. All AC parameters are measured with V<sub>IL</sub> (min.) ≥ V<sub>SS</sub> and V<sub>IH</sub> (max.) ≤ V<sub>DD</sub>.
- 4.  $t_{RCD}$  (max.) is specified for reference only. Operation within  $t_{RCD}$  (max.) limits insures that  $t_{RAC}$  (max.) and  $t_{CAA}$  (max.) can be met. If  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max.), the access time is controlled by  $t_{CAA}$  and  $t_{CAC}$ .
- 5. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisified for a Read Cycle to occur.
- 6. Measured with a load equivalent to two TTL inputs and 50 pF.
- 7. Access time is determined by the longest of  $t_{CAA}$ ,  $t_{CAC}$  and  $t_{CAP}$ .
- 8. Assumes that  $t_{RAD} \le t_{RAD}$  (max.). If  $t_{RAD}$  is greater than  $t_{RAD}$  (max.),  $t_{RAC}$  will increase by the amount that  $t_{RAD}$  exceeds  $t_{RAD}$  (max.).
- 9. Assumes that  $t_{RCD} \le t_{RCD}$  (max.). If  $t_{RCD}$  is greater than  $t_{RCD}$  (max.),  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds  $t_{RCD}$  (max.).
- 10. Assumes that  $t_{RAD} \ge t_{RAD}$  (max.).
- Operation within the t<sub>RAD</sub> (max.) limit ensures that t<sub>RAC</sub> (max.) can be met. t<sub>RAD</sub> (max.) is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max.) limit, the access time is controlled by t<sub>CAA</sub> and t<sub>CAC</sub>.
- 12.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are not restrictive operating parameters.
- 13. t<sub>WCS</sub> (min.) must be satisfied in an Early Write Cycle.
- 14.  $t_{DS}$  and  $t_{DH}$  are referenced to the latter occurrence of  $\overline{CAS}$  or  $\overline{WE}$ .
- 15.  $t_T$  is measured between V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.). AC-measurements assume  $t_T = 3$  ns.
- 16. Assumes a three-state test load (5 pF and a 380 Ohm Thevenin equivalent).
- 17. An initial 200 μs pause and 8 RAS-containing cycles are required when exiting an extended period of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.

🖬 6353391 0003668 275 🄜

V53C404H

#### Waveforms of Read Cycle



# Waveforms of Early Write Cycle



V53C404H



### Waveforms of OE-Controlled Write Cycle

### Waveforms of Read-Modify-Write Cycle



V53C404H



### Waveforms of EDO Page Mode Read Cycle

### Waveforms of EDO Page Mode Write Cycle



🔳 6353391 0003671 86T 🎟

V53C404H



### Waveforms of EDO Page Mode Read-Write Cycle







V53C404H



# Waveforms of CAS-before-RAS Refresh Counter Test Cycle

# Waveforms of CAS-before-RAS Refresh Cycle



V53C404H

# Waveforms of Hidden Refresh Cycle (Read)



Waveforms of Hidden Refresh Cycle (Write)



#### **Functional Description**

The V53C404H is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The V53C404H reads and writes data by multiplexing an 20-bit address into a 10-bit row and a 10-bit column address. The row address is latched by the Row Address Strobe (RAS). The column address "flows through" an internal address buffer and is latched by the Column Address Strobe (CAS). Because access time is primarily dependent on a valid column address rather than the precise time that the CAS edge occurs, the delay time from RAS to CAS has little effect on the access time.

#### Memory Cycle

A memory cycle is initiated by bringing  $\overline{RAS}$  low. Any memory cycle, once initiated, must not be ended or aborted before the minimum t<sub>RAS</sub> time has expired. This ensures proper device operation and data integrity. A new cycle must not be initiated until the minimum precharge time t<sub>RP</sub>/t<sub>CP</sub> has elapsed.

### Read Cycle

A Read cycle is performed by holding the Write Enable (WE) signal High during a RAS/CAS operation. The column address must be held for a minimum specified by  $t_{AR}$ . Data Out becomes valid only when  $t_{OAC}$ ,  $t_{RAC}$ ,  $t_{CAA}$  and  $t_{CAC}$  are all satisifed. As a result, the access time is dependent on the timing relationships between these parameters. For example, the access time is limited by  $t_{CAA}$  when  $t_{RAC}$ ,  $t_{CAC}$  and  $t_{OAC}$  are all satisifed.

#### Write Cycle

A Write Cycle is performed by taking  $\overline{WE}$  and  $\overline{CAS}$  low during a  $\overline{RAS}$  operation. The column address is latched by  $\overline{CAS}$ . The Write Cycle can be  $\overline{WE}$  controlled or  $\overline{CAS}$  controlled depending on whether  $\overline{WE}$  or  $\overline{CAS}$  falls later. Consequently, the input data must be valid at or before the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs last. In the  $\overline{CAS}$  controlled Write Cycle, when the leading edge of  $\overline{WE}$  occurs prior to the  $\overline{CAS}$  low transition, the I/O data pins will be in the High-Z state at the beginning of the Write function. Ending the Write with  $\overline{RAS}$  or  $\overline{CAS}$  will maintain the output in the High-Z state.

In the  $\overline{WE}$  controlled Write Cycle,  $\overline{OE}$  must be in the high state and t<sub>OED</sub> must be satisfied.

#### V53C404H

#### Extended Data Output Page Mode

Fast Page Mode operation permits all 1024 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining RAS low while performing successive CAS cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flow-through latch while  $\overline{CAS}$  is high. Thus, access begins from the occurrence of a valid column address rather than from the falling edge of CAS, eliminating tASC and  $t_T$  from the critical timing path. CAS latches the address into the column address buffer. During Fast Page Mode operation, Read, Write, Read-Modify-Write or Read-Write-Read cycles are possible at random addresses within a row. Following the initial entry cycle into Hyper Page Mode, access is t<sub>CAA</sub> or t<sub>CAP</sub> controlled. If the column address is valid prior to the rising edge of  $\overline{CAS}$ , the access time is referenced to the  $\overline{CAS}$ rising edge and is specified by t<sub>CAP</sub>. If the column address is valid after the rising CAS edge, access is timed from the occurrence of a valid address and is specified by t<sub>CAA</sub>. In both cases, the falling edge of CAS latches the address and enables the output.

Fast Page Mode provides a sustained data rate of 43 MHz for applications that require high bandwidth such as bit-mapped graphics or highspeed signal processing. The following equation can be used to calculate the maximum data rate:

#### Data Output Operation

The V53C404H Input/Output is controlled by  $\overline{OE}$ ,  $\overline{CAS}$ ,  $\overline{WE}$  and  $\overline{RAS}$ . A  $\overline{RAS}$  low transition enables the transfer of data to and from the selected row address in the Memory Array. A  $\overline{RAS}$  high transition disables data transfer and latches the output data if the output is enabled. After a memory cycle is initiated with a  $\overline{RAS}$  low transition, a  $\overline{CAS}$  low transition or  $\overline{CAS}$  low level enables the internal I/O path. A  $\overline{CAS}$  high transition or a  $\overline{CAS}$  high transition or a  $\overline{CAS}$  high transition or a  $\overline{CAS}$  high level disables the I/O path and the output driver if it is enabled. A  $\overline{CAS}$  low transition while  $\overline{RAS}$  is high has no effect on the I/O data path or on the output drivers. The output drivers, when otherwise

enabled, can be disabled by holding  $\overline{OE}$  high. The  $\overline{OE}$  signal has no effect on any data stored in the output latches. A  $\overline{WE}$  low level can also disable the output drivers when  $\overline{CAS}$  is low. During a Write cycle, if  $\overline{WE}$  goes low at a time in relationship to  $\overline{CAS}$  that would normally cause the outputs to be active, it is necessary to use  $\overline{OE}$  to disable the output drivers prior to the  $\overline{WE}$  low transition to allow Data In Setup Time (t<sub>DS</sub>) to be satisfied.

#### Power-On

After application of the  $V_{DD}$  supply, an initial pause of 200 µs is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a RAS clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the Refresh Interval).

During Power-On, the V<sub>DD</sub> current requirement of the V53C8256H is dependent on the input levels of RAS and CAS. If RAS is low during Power-On, the device will go into an active cycle and I<sub>DD</sub> will exhibit current transients. It is recommended that RAS and CAS track with V<sub>DD</sub> or be held at a valid V<sub>IH</sub> during Power-On to avoid current surges.

### V53C404H

Table	1.	V53C404H Data Outp	out

Operation for Various Cycle Types

Cycle Type	I/O State
Read Cycles	Data from Addressed Memory Cell
CAS-Controlled Write Cycle (Early Write)	High-Z
WE-Controlled Write Cycle (Late Write)	OE Controlled. High OE = High-Z I/Os
Read-Modify-Write Cycles	Data from Addressed Memory Cell
Fast Page Mode Read	Data from Addressed Mernory Cell
Fast Page Mode Write Cycle (Early Write)	High-Z
Fast Page Mode Read- Modify-Write Cycle	Data from Addressed Memory Cell
RAS-only Refresh	High-Z
CAS-before-RAS Refresh Cycle	Data remains as in previous cycle
CAS-only Cycles	High-Z

V53C404H

#### Package Diagram

26/20-Pin 300 mil SOJ



Unit: Inch

© Copyright	1996, MOSE	L VITELIC Inc.
-------------	------------	----------------

4/96 Printed in U.S.A.

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL VITELIC. MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.

6353391 0003677 288 📟

MOSEL VITELIC 3910 N. First Street, San Jose, CA 95134-1501 Ph: (408) 433-6000 Fax: (408) 433-0952 Tix: 371-9461

16