

RA. 1792 HF Receiver







Racal Communications Limited Western Road, Bracknell, RG121RG EnglandTel: Bracknell (0344) 3244Telex: 848166Grams: Racal Bracknell.Prepared by Group Technical Handbooks Department, Racal Group Services Limited.Printed in EnglandRef. TH 1496Issue 4.3.81-500

LETHAL WARNING

Voltages within this equipment are sufficiently high to endanger life.

Covers are NOT to be removed except by persons qualified and authorised to do so and these persons should always take extreme care once the covers have been removed.

Resuscitation instructions are given overleaf.

FIRST AID

in case of Electric Shock



- 1. Lay victim on his back.
- 2. Clear victim's mouth and throat.
- 3. Tilt victim's head back as far as possible and raise his head.



Have someone else send for a Doctor Keep patient warm and loosen his clothing

- 4. Pinch victim's nostrils.
- 5. Take a deep breath.
- 6. Cover the victim's mouth with yours and blow, watching his chest rise. Note: Blow forcefully into adults, but gently into children.
- 7. Move your face away to allow victim to breathe out, watching his chest fall.
- 8. Repeat first five to ten breaths at a rapid rate; thereafter, take one breath every three to five seconds.
- 9. Keep victim's head back as far as possible all the time.

DO NOT Give liquids until patient is conscious

HANDBOOK AMENDMENTS

Amendments to this handbook (if any), which are on coloured paper for ease of identification, will be found at the rear of the book. The action called for by the amendments should be carried out by hand as soon as possible.

'POZIDRIV' SCREWDRIVERS

Metric thread cross-head screws fitted to Racal equipment are of the 'Pozidriv' type. Phillips type and 'Pozidriv' type screwdrivers are not interchangeable, and the use of the wrong screwdriver will cause damage. POZIDRIV is a registered trade mark of G.K.N. Screws and Fasteners Limited. The 'Pozidriv' screwdrivers are manufactured by Stanley Tools Limited.

RA1792 - HF RECEIVER

CONTENTS

- CHAPTER 1 GENERAL DESCRIPTION
- CHAPTER 2 INSTALLATION
- CHAPTER 3 OPERATION
- CHAPTER 4 PRINCIPLES OF OPERATION
- CHAPTER 5 FAULT FINDING PROCEDURES
- CHAPTER 6 ALIGNMENT PROCEDURES
- CHAPTER 7 PARTS LIST
- CHAPTER 8 DIAGRAMS
- APPENDIX 1 ISB IF/AF MODULE
- APPENDIX 2 SCORE INTERFACE MODULE
- APPENDIX 3 DC POWER SUPPLY MODULE
- APPENDIX 4 FIRST LO SYNTHESIZER ST08545

CHAPTER 1

GENERAL DESCRIPTION

CONTENTS

Para.		Page
1	INTRODUCTION	1-1
6	FUNCTIONAL DESCRIPTION	1-2
14	MECHANICAL DESCRIPTION	1-3
16	REFERENCE DATA	1-4

TABLES

Table No.		Page
1	Reception Mode Codes	1-2
2	Receiver Module	1-4
3	Technical Specifications	1-5

ILLUSTRATIONS

Fig. No.

- 1.1 Overall View, RA1792 Receiver
- 1.2 Functional Block Diagram

Chap. 1 Contents

CHAPTER 1

GENERAL DESCRIPTION

INTRODUCTION

- 1 This manual contains detailed information on the installation, operation, and maintenance for the RA1792 Receiver. Chapter 1 contains general information and technical specifications. Chapter 2 contains installation data, and Chapter 3 contains detailed operating procedures. A detailed theory of operation is contained in Chapter 4, with Fault Finding and Maintenance data in Chapters 5 and 6. A complete parts list is contained in Chapter 7, with all circuit and wiring diagrams presented in Chapter 8.
- 2 The RA1792 receiver may be operated from a remote location through one of several different types of interfaces.
- 3 The RA1792 Receiver, shown in Figure 1-1, is a fully synthesized solid state receiver, suitable for all forms of reception and monitoring over the frequency range of 150 kHz to 30 MHz. Rapid and precise frequency selection in 10 Hz increments over the entire frequency range is achieved either through the use of a keypad or through the use of a single tuning control. The keypad permits instant selection of a new frequency regardless of the frequency the receiver is currently set to. The tuning control is an optically coupled device that provides a continuously variable tuning rate according to the speed at which it is turned. The receiver is also equipped with a 100 channel memory. Each channel may be preset to a particular frequency and operating mode through the front panel controls. When a particular channel is selected, the receiver will instantly tune to that frequency and mode. The receiver may also be set to a scan mode. In this mode the receiver will automatically scan 10 (or less) selected channels; stopping for a preset time interval (0.1 to 10 seconds) at each channel.
- 4 All receiver operating functions may be selected through the receiver front panel operating controls or through a remote device. Complete receiver status is shown through the liquid crystal display on the front panel.
- 5 The receiver provides reception capabilities for CW (A1), AM (A3), LSB/USB (A3J), FM (F3) and optionally ISB (A3B). Table 1-1 is an explanation of the international reception mode codes.

FUNCTIONAL DESCRIPTION

6 Figure 1-2 is an overall functional diagram of the RA1792 Receiver.

The input signal, in the range 150 kHz to 30 MHz, is fed through an RF amplifier stage and a 30 MHz low-pass filter to the first mixer. The amplifier stage may be bypassed if desired.

In the first mixer the received signal is combined with the output of the first local oscillator, a synthesizer covering the frequency range 40.605 MHz to 70.455 MHz in 10 Hz steps. This produces a first IF of 40.455 MHz which is fed through a crystal roofing filter of 16 kHz bandwidth and an AGC controlled amplifier to the second mixer. This roofing filter provides an additional selectivity option in the AM, CW, or FM modes.



TABLE 1-1. RECEPTION MODE CODES

7

- The 40.455 MHz first IF is combined with the fixed 40 MHz output from the second oscillator synthesizer to produce a 455 kHz second IF. After amplification, this second IF is routed to a bank of six 455 kHz filters which provide the main receiver selectivity. These are selected through front panel controls; or automatically, when a sideband mode is selected.
- A second AGC-controlled amplifier follows before demodulation takes place. In the SSB/CW/AM modes a product/synchronous detector is used. The BFO synthesizer generates a fixed 455 kHz reinserted carrier for SSB detection, but in the CW mode this signal is either variable + 8 kHz in 10 Hz steps or may be preprogrammed to provide a fixed offset BFO frequency. For AM reception the modulation is stripped off in the limiting amplifier and the resulting signal is applied to the carrier part of the product detector and mixed with the IF signal. For FM reception the 455 kHz second IF is brought through a limiting amplifier to a separate FM detector.
- 10 All three outputs from the synthesizers are referenced to an internal 5 MHz standard frequency source; or to external references of 1 MHz, 5 MHz, or 10 MHz.
- 11 The demodulated signal is fed through the audio crosspoint switch to separate AF amplifiers which provide outputs for a 600 ohm line, an internal loudspeaker and a headphone jack, and an external loudspeaker.
- 12 For ISB operation the optional ISB board provides the LSB signal path; while the receiver proper provides that for the USB. The LSB component of the 455 kHz second IF is processed through similar circuitry to that for the USB, with the common BFO synthesizer providing the reinserted carrier for demodulation. Two separate audio amplifiers provide 600 ohm line outputs for the two sidebands.
- 13 All command signals, whether from the front panel controls or from an extended remote operating position, are processed by the microprocessor assembly which is incorporated with non-volatile EAROMs located on the display assembly. These store pre-programmed frequency and mode information in each of 100 discrete channel locations for instant recall. Two separate buses carry control data and address information to/from the microprocessor/control assemblies. to the synthesizers for frequency selection, and to the appropriate switching circuits controlling the different operating modes.

MECHANICAL DESCRIPTION

- 14 A rigid, die-cast, full width chassis is used as the base for the main frame of the receiver. Mounted within compartments on the underside of this chassis are the mixer boards and the frequency generation system.
- 15 The input RF amplifier/low pass filter, main IF/AF, optional ISB IF/AF and power supply modules are located on the top surface of the cast chassis while the control and digital I/O modules are attached on the receiver main frame. All modules are accessible for maintenance and can be removed or replaced using simple hand tools without the use of a soldering iron.

8

REFERENCE DATA

16 Table 1-2 lists the different modules contained in the standard RA1792 receiver, the available optional modules, and the Racal part number for each module. The technical specification for the RA1792 is given in Table 1-3,

Designation	Module Name	Standard/Optional	Part No.
Al	Input RF Amplifier/Low Pass Filter	Standard	ST08233
A2	First Mixer	Standard	ST08184
A3	Second Mixer	Standard	ST08093
A4	Main IF/AF	Standard	ST08276
A6A2	Microprocessor	Standard	ST08203
*A7	First LO Synthesizer	Standard	ST80788
A8	Second LO/BFO Synthesizer	Standard	ST08283
A9A1	Front Panel Switch/Display	Standard	ST08198
A9A2	Front Panel Memory	Standard	ST08234
A5	ISB IF/AF	Optional	ST08109
A6A1	Remote Control SCORE Interface	Optional	ST08459
A10	AC Power Supply	Standard	ST 80734
A10	DC Power Supply	Optional	ST 80762
A11	Frequency Standard	Optional	ST08140

TABLE 1-2. RE	CEIVER	MODULES
---------------	--------	---------

* Earlier Versions ST08545 (Appendix 4)

TABLE	1-3. TECHNICAL SPECIFICATION
Frequency Range	150 kHz to 30 MHz
Modes of Reception	USB/LSB (A3A, A3H, A3J, A2A, A2H, A2J) AM (A3) MCW (A2) CW (A1) ISB (A3B) optional FM (F3) Auxiliary – provides demodulated signal centred on optional fixed BFO offset frequency.
Tuning	Continuously tunable synthesizer in 10 Hz steps over the entire frequency range. Frequency setting either by numerical keypad or by single tuning knob with continuously variable tuning rate from 1 kHz per turn to approximately 20 kHz per turn, depending on the speed of rotation.
Pre-programmed Channels	EAROM memory unit may be programmed with up to 100 channel frequencies and mode which may be recalled by keypad or tuning control.
Channel Scanning	Automatic scanning of up to ten channels in any decade of the 100 stored channels. Dwell time on each channel variable in ten steps from 0.1 to 10 seconds; pre-selected by numeric keypad.
Frequency Stability	 Dependant upon frequency standard used: 1. The following optional internal standard may be supplied: (a) Temperature Compensated Crystal Oscillator (TCXO): + 2 in 10° from -10°C to +55°C. (b) Type 9442: (i) Temperature: ±3 in 10°/°C (ii) Long term: ±3 in 10° per day after 3 months continuous operation. 2. External standard input: 1 MHz, 5 MHz, or 10 MHz leve 0 dBm into 50 ohms.
Antenna Input	 (a) Wideband, 50 ohms to 75 ohms nominal. (b) The receiver will withstand without damage input signals of 50 V EMF continuously. (c) Re-radiation: (i) 0 to 30 MHz; not greater than 10 µV PD (ii) 30 to 100 MHz: not greater than 200 pW
Sensitivity	 (a) CW and SSB (A1, A2H, A3A, A3H, A3J): In a 3 kHz bandwidth, signal-plus-noise to noise ratio is better than: 150 kHz to 1 MHz: 10 dB with 3 μV (EMF) input, 1 MHz to 30 MHz: 10 dB with 1 μV (EMF) input.

TABLE 1-	3. TECHNICAL SPECIFICATION (Cont'd)	
	(b) AM (A3): In a 6 kHz bandwidth, signal-to-noise to noise ratio is better than: 150 kHz to 1 MHz: 10 dB with 10 μV (EMF) input, 70% modulated at 1 kHz, 1 MHz to 30 MHz: 10 dB with 3 μV (EMF) input, 70% modulated at 1 kHz.	
IF Selectivity	USB: $+250 \text{ Hz to } +3.2 \text{ kHz at } -6 \text{ dB AM1}$: $> 3.2 \text{ kHz at } -6 \text{ dB}$ -400 Hz to +4.3 kHz at -60 dB LSB: $-250 \text{ Hz to } -3.2 \text{ kHz at } -6 \text{ dB AM2}$: +400 Hz to -4.3 kHz at -60 dB CW1: $>300 \text{ Hz at } -6 \text{ dB}$ < 3 kHz at -60 dB CW2: $>1 \text{ kHz at } -6 \text{ dB}$ < 6 kHz at -60 dB < 6 kHz at -60 dB > 10 kHz at -60 dB < 50 kHz at -60 dB	
	Note: A maximum of six filters may be installed, in addition to a 16 kHz bypass.	
Cross Modulation	With a wanted signal of 1 mV EMF in a 3 kHz bandwidth, an un- wanted signal 30% modulated removed not less than 20 kHz, must be greater than 500 mV EMF to produce an output 20 dB below the output produced by the wanted signal.	
Reciprocal Mixing	With a wanted signal of less than 100 µ∨ EMF in a 3 kHz band– width, and unwanted signal more than 20 kHz removed is generally greater than 70 dB above the wanted signal level to give a noise level 20 dB below the output produced by the wanted signal.	
Blocking	With a wanted signal of 1 mV EMF, an unwanted signal more than 20 kHz removed must be greater than 1 V EMF to reduce the out- put by 3 dB.	
Intermodulation Products	 (a) In band: Two 100 mV EMF signals within the IF passband will produce third order intermodulation products not greater than -50 dB at the IF output. (b) Out of band: With two 30 mV EMF signals, separated and removed from the wanted signal by not less than 25 kHz, the third order inter- modulation products are not less than 90 dB below either of the interfering signals. 	
Spurious Responses (a)External (including image and IF rejection): External signals, removed more than 20 kHz from the wanted frequency, must be greater than +80 dB relative to 1 μV EMF to produce an output equal to that produced by a 1 μV EMF signal at the wanted frequency.		

TABLE 1-3.	TECHNICAL SPECIFICATION (Cont'd)
	(b) Internal: The presence of an internally generated spurious response generally will not degrade the specified receiver sensitivity by more than 3 dB.
AGC	 (a) Range: An increase in input of 110 dB above 2 μV EMF will produce an output change of less than 2 dB. (b) Time constants: Short, medium and long – preset to be automatically selected by mode switching, but can be set independantly by push-buttons. AGC lines are available at rear of receiver to permit remote control.
IF Gain Control	Control range 110 dB: Gain control may be switched either to manually set receiver gain or AGC threshold.
BFO	 (a) Variable by main tuning control, ±8 kHz, synthesized in 10 Hz steps. (b) Pre-selected fixed offsets may be selected for use with external demodulator.
Pre-set Operating Conditions	Bandwidth, AGC time constant, and BFO offset may be pre- set for each mode so that they are automatically recalled when the mode is selected. 'Auxiliary' mode may be set up for any mode, bandwidth, AGC time constant and BFO offset. In the ISB mode, different AGC time constants may be stored for the two sidebands.
IF Output	455 kHz, nominal 100 mV into 50 ohms.
Muting	60 dB minimum by grounding rear panel connection.
AF Output	 (a) Line output, 10 mW maximum into 600 ohms balanced, adjustable by internal preset level control. (b) Phone output, 1 mW maximum into 600 ohms unbalanced. (c) 200 mW maximum to internal loudspeaker which may be switched in or out of operation. (d) Connection for external loudspeaker, 200 mW into 16 ohms; 400 mW into 8 ohms.
Metering	Front panel display switched to indicate RF level or AF level output to line.
Power Supply	AC: Selections for 110, 120, 220, or 240V operation; +10% -15%. 45 to 65 Hz. DC: Receiver may also be operated from an 18 to 32 V dc source when receiver is equipped with optional dc power supply.
	an 18 to 32 V dc source when receiver is equipped with

TABLE 1-3.	TECHNICAL	SPECIFICATION	(Cont'd)
------------	-----------	---------------	----------

Power Consumption	Approximately 60 VA for ac operation; approximately 40 Watts for dc operation.
Enviromental Conditions	 (a) The equipment is designed to operate under the following climatic conditions: Operating temperature -10°C to +55°C Storage temperature -40°C to +70°C Releative humidity 95% at +40°C (b) The equipment is suitable for mobile operation. (c) The equipment is suitable for air transportation in un- pressurized conditions and for operation up to altitudes of 3500 meters above sea level.
Dimensions	Height – 133 mm (5.25 in.) Width – 483 mm (19 in.) Depth – 458 mm (18 in.)
Weight	14 kg (31 lbs).



Overall View, RA1792 Receiver

Fig.1-1







 \sim



CHAPTER 2

INSTALLATION

CONTENTS

Para.		Page
1	INTRODUCTION	2-1
2	INSTALLATION DATA	2-1
4	INTERFACE WIRING	2-1
6	INITIAL CHECK-OUT PROCEDURE	2-3

TABLES

Table No.		Page
1	Rear Panel Connectors	2-2
2	AF Output Connector Wiring	2-3

ILLUSTRATIONS

Fig. No.

2.1 RA 1792 : Rear Panel

CHAPTER 2

INSTALLATION

INTRODUCTION

1 This chapter contains general installation data, detailed interface wiring requirements, and a brief initial checkout procedure. All interface connections are made to the rear panel of the receiver, as described in paragraphs 4 to 5. Figure 2-1 illustrates the rear panel connectors.

INSTALLATION DATA

- 2 The RA1792 Receiver is designed to be mounted in any standard 19 inch rack. Four mounting screws are required to secure the receiver to the rack. No special cooling consideration are required for the receiver; however, it should be positioned in the rack to permit convenient operation of the front panel controls.
- 3 The receiver is designed to operate with ac line voltages of 110, 120, 220, or 240 volts. The proper transformer wiring for the different voltages is accomplished with a 'programming card.' This card is located below the fuse on the rear panel. To change the receiver for operation with a different voltage simply disconnect the line cord from the receiver, slide the transparent cover to the left, then remove and reinsert the card so that the desired voltage is visible on the card. Refer to Figure 2-1 for the location of the programming card.

INTERFACE WIRING

- 4 All interface connections to the RA1792 receiver are made through the rear panel connectors. Figure 2-1 identifies the rear panel connectors and Tables 2-1 and 2-2 list the function and signal designations of the connectors.
- 5 After all interface wiring is complete, the initial check-out procedures described in paragraphs 6 to 16 should be performed to insure proper installation.

	TABLE 2-1. REAR PANEL CONNECTORS			
Reference Designation	Nomenclature	Function		
IL	REF IN/OUT	Used in conjunction with switch S2 to accept an external reference source (S2 in EXT position) or to provide an out- put of the internally generated reference signal (S2 in INT position).		
J2	MAIN IF OUTPUT	Receiver second IF output signal at 455 kHz.		
J3	AF OUTPUT	25 pin 'D' type connector providing audio output signals. Refer to Table 2–2 for detailed listing of receiver connec- tions.		
J7	LO OUTPUT	When used, this connector provides an output of the receiver local oscillator frequency.		
9L	ISB IF OUTPUT	When the receiver is equipped with the ISB option, this connector will provide an output of the ISB IF signal at 455 kHz.		
ונוא	ANT INPUT	Receiver input from antenna.		
A10JI	LINE	Connection for a.c. supply.		
IL IA6A	-	Connector for external receiver control. Refer to the Appendix, located at the rear of the manual, for detailed wiring information.		
-	GROUND	Grounding post used to connect receiver chassis ground to station ground.		

.

.	
Pin	Signal Designation
$\begin{pmatrix} 1\\ 14 \end{pmatrix}$	Line 1 Output, 600 ohm Balanced
2	Screen
2 3 15	Line 2 Output, 600 ohm balanced
16	Screen
$\left\{\begin{array}{c} 4\\17\end{array}\right\}$	Monitor Line Output
5	Monitor Line Output Ground
18	Loudspeaker Output
6	Loudspeaker Output Ground
19 7	Internal +12 Volt Output (200 mA maximum)
20	Internal +12 Volt Supply Ground Mute Control Line Input
8	Mute Control Line Ground
21	DIV AGC Control Line Input
9	DIV AGC Control Line Ground
22	ISB DIV AGC Control Line Input
23	Scan Inhibit
10	
11	
12	Not Used
13	
24 25	

INITIAL CHECK-OUT PROCEDURE

The following procedure may be used to insure that the receiver is operating properly and that the receiver has been properly installed. For detailed operating instructions, refer to the appropriate procedures contained in Chapter 3 of this manual.

CAUTION

Before attempting to operate the receiver, make certain that the programming card for voltage selection is properly inserted. (The selected voltage is visable on the top of the card). Refer to Figure 2-1.

6

- 7 Turn on the receiver by depressing the SUPPLY rocker switch. A random display may be present on both the frequency display and the mode display.
- 8 Depress the TUNE pushbutton. The TUNE indicator should be present in the frequency display and the tuning knob should be enabled. Use the tuning knob to select a known station. Spinning the knob at a fast rate will cause the frequency to change at a greater rate.
- 9 When the desired frequency is shown in the display, the TUNE pushbutton may be depressed a second time to disable the tuning knob.
- 10 Select the desired operating mode by depressing the AM, FM, CW, or sideband pushbuttons. In the AM, FM, and CW modes the desired bandwidth filter (BW1 to BW5) and the AGC (MAN, SHORT, MED, or LONG) operating mode may also be selected. The appropriate indicators will be displayed when the mode is selected.
- 11 In the CW mode, the BFO frequency may be changed by depressing the BFO pushbutton. The tuning knob may then be used to vary the BFO frequency as desired.
- 12 The front panel loudspeaker may be used by activating the L/S switch. When a headset jack is inserted in the PHONES jack the loudspeaker will be disabled. The VOLUME control is used for both the headphones and the loudspeaker.
- 13 The METER switch is used to display either the RF or the AF signal amplitude on the front panel meter. The IF GAIN control is used to adjust the IF signal amplitude if the MAN AGC mode is selected.
- 14 To select a station using the numeric keypad, depress the FREQ pushbutton. The frequency display will be set to all zeros, and an indicator will be present at the tens MHz digit. Use the numeric keypad to enter the desired tens MHz digit (0, 1, 2, or 3). Note that if a 3 is inserted, the receiver will not accept any additional digits since the maximum receiver frequency is 30 MHz. If a 0, 1, or 2 is entered, the indicator will move to the units MHz digit. After this digit (0 through 9) is entered the indicator will continue to step down to the 10 Hz digit. When the desired frequency is shown on the display, the ENTER pushbutton must be depressed to set the receiver to that frequency. The receiver mode, bandwidth, and AGC may be selected as described in steps 10 to 13.
- 15 The receiver may be turned off by depressing the SUPPLY rocker switch. When the receiver is turned back on, the receiver should automatically return to the last operating frequency and mode.
- 16 This completes the basic check-out procedure for the RA1792 receiver. Refer to the detailed operating instructions contained in Chapter 3 of this manual for additional instructions.



.



-



RA1792: Rear Panel

Fig.2.1

CHAPTER 3

OPERATION

CONTENTS

Para.		Page
1	INTRODUCTION	3-1
4	OPERATING CONTROLS AND INDICATORS	3-1
5	OPERATING PROCEDURES	3-4
6	Frequency Selection	3-4
7	Mode Selection	3-5
9	Bandwidth Selection	3-5
11	AGC Selection	3-5
12	BFO Tuning	3-5
13	Channel Loading	3-6
20	Memory Check	3-6
21	Memory Transfer	3-6
22	Manual Scan Operation	3-6
23	Automatic Scan Operation	3-7
32	Recall Operation	3-7
33	Preset Mode Parameters	3-8
34	Operation without Preset Mode Parameters	3-8

TABLES

Table No.		Page
1	Front Panel Controls	3-2
2	Front Panel Indicators	3-3

ILLUSTRATIONS

Fig. No.

- 3.1 Operating Controls and Indicators
- 3.2 Control Switch S1 Location

CHAPTER_3

OPERATION

INTRODUCTION

- 1 This chapter provides detailed instructions on the operating procedures associated with the RA1792 receiver. Paragraph 4 describes the function of the front panel controls and indicators; and paragraphs 5 to 37 contain detailed procedures for operating the receiver in the different modes.
- 2 Before attempting to operate the receiver, however, it is important to note that in some operating modes the receiver front panel is effectively independant from the receiver. That is, the receiver may be set to one station and will continue to receive that station even when the receiver front panel controls are set to a different frequency and operating mode. The receiver will not be switched to the 'new station' until the appropriate pushbutton is depressed. Additionally, the entire contents of the memory (100 channels) may be reviewed or modified, if desired, without affecting the receiver operation.
- 3 A second significant point is that some pushbuttons are used for more than one function. For example, the numeric keys (0 through 9) are used to enter five different levels of data into the receiver, as follows:
 - Level 1: Numeric Value of desired operating frequency
 - Level 2: Bandwidth and AGC mode selection
 - Level 3: Numeric Value of selected channel
 - Level 4: Scan Parameters (channels to be scanned and time duration for each channel)
 - Level 5: Automatic test mode parameters.

The desired level is selected by depressing one or more of the control pushbuttons.

OPERATING CONTROLS AND INDICATORS

4 The controls and indicators located on the front panel of the RA1792 receiver are shown in Figure 3-1 and listed in Tables 3-1 and 3-2. Figure 3-1 shows all indicators illuminated at the same time. In actual operation, however, only one or two indicators of a particular group would be illuminated at the same time.

TABLE 3-1.FRONT PANEL CONTROLS

Nomenclature	Function
SUPPLY	Rocker switch used to supply operating voltage to receiver.
TUNE	Pushbutton used to select tune mode. In this mode the tuning knob is used to select the operating frequency of the receiver.
BFO	Pushbutton used to enable BFO tuning mode. In this mode the tuning knob is used to vary the BFO frequency.
REM (Remote)	Pushbutton used to place the receiver under the control of a remote device.
Tuning Knob	Rotary knob used to select receiver operating frequency, BFO frequency, or channels (00 to 99). In the frequency mode the tuning control provides a continuously variable rate of change according to the speed at which it is turned. For example, if the knob is turned slowly, the receiver frequency may be easily tuned in 10 Hz increments. If the knob is turned rapidly (or spun) the rate of change per revolution will be much higher.
0 to 9, BW1 to BW5, MAN, SHORT, MED, LONG, AUX. (Numeric Keypad)	These ten pushbuttons are used along with other pushbuttons to enter the desired information into the receiver. When the FREQ pushbutton is depressed, the numeric value of the desired operating frequency may be entered. After the frequency has been selected the bandwidth may be selected (BW1 to BW5) and the AGC mode (MAN, SHORT, MED, LONG). The AUX pushbutton is used to recall a particular preset operating mode. The numeric keys are also used to select channels, change the time duration during a scan operation, and to enter test numbers during an automatic test operation.
STORE	This pushbutton is used to load all operating parameters into a specific memory location.
enter	This pushbutton is used to set the receiver to the operating parameters shown on the front panel when coming from the front panel monitor mode; and it is also used after the FREQ pushbutton has been activated, to enter the new frequency displayed.
FREQ (Frequency)	This pushbutton is used to enable the numeric keys to enter a specific operating frequency, in conjunction with the ENTER pushbutton.
CHAN (Channel)	This pushbutton is used to set the receiver to the channel mode.
RCL (Recall)	This pushbutton is used to set the receiver to the previous frequency and operating mode, before the ENTER pushbutton is depressed.
SCAN	This pushbutton is used to set or remove a scan flag from a particular channel. It is also used to set the receiver to the scan mode.

TABLE 3-1.FRONT PANEL CONTROLS (Cont.)

Function
These three pushbuttons are used to set the receiver to operate in the sideband mode. The ISB pushbutton will cause the receiver to switch between the LSB and USB mode each time the pushbutton is depressed. The LSB and USB pushbuttons are used to set the receiver to the lower or upper sideband operating mode.
This pushbutton is used to set the receiver to the AM mode.
This pushbutton is used to set the receiver to the CW mode. The BFO frequency is variable only when the receiver is set to this mode.
This pushbutton is used to set the receiver to the FM operating mode.
This control is used to manually set the IF gain level when the Manual AGC operating mode is selected. This control may also be used in conjunction with the Short, Medium, and Long AGC operating modes to set the receiver agc threshold.
This control is used to adjust the amplitude of the audio signal applied to the front panel loudspeaker and phones jack.
This rocker switch is used to set the front panel meter to display either the AF audio level or the RF signal level.
This rocker switch is used to enable or disable the front panel loudspeaker.

Nomenclature	Function
CHANNEL 88	Indicates the receiver is set to the channel mode. The two digits below the channel indicator represent the channel designation (00 to 99).
\triangle	Indicates that the receiver is operating independent of the front panel.
SCAN	Indicates that the receiver is set to the scan mode (if the \triangle is not illuminated) or that the channel currently shown has a scan flag set (if the \triangle is illuminated).
FREQUENCY, kHz 28 888.88	Indicates the frequency, in kHz, that the receiver is set to.

TABLE 3-2. FRONT PANEL INDICATORS

TABLE 3-2. FRONT PANEL INDICATORS (Cont.)

Nomenclature	Function
REMOTE	Indicates that the receiver is set to the remote control mode.
TUNE	Indicates that the receiver is set to the tune mode (front panel tuning knob is used to select the desired frequency).
BFO + 8.00 kHz	Indicates the BFO frequency.
AF - dBm RF - dB µ∨	Front panel digital meter indicates the audio level in dBm or the RF level in dB μV . The METER switch is used to select the meter function.
BW 6.0 kHz	Indicates the IF bandwidth selected.
AUX	Indicates that the preset auxiliary receiver detection mode has been selected.
MAN, SHORT, MED, LONG	Indicates the selected AGC mode. When two indicators are displayed (MAN, SHORT) it indicates that the receiver is set to operate with a variable agc threshold.
ISB, LSB, USB, AM, CW, FM	Indicates the receiver operating mode.

OPERATING PROCEDURES

5 The following paragraphs 6 to 37 describe the different operating modes associated with the receiver. It is recommended that all procedures associated with operating the receiver be reviewed in their entirety before attempting to operate the receiver.

Frequency Selection

6 The receiver frequency may be set either with the tuning knob or with the numeric keypad. To use the tuning knob, depress the TUNE pushbutton and spin the tuning knob in either direction to increase or decrease the frequency. Note that in this mode the receiver is under the direct control of the front panel. To disable the tuning mode, or lock the receiver to the selected frequency, the TUNE pushbutton is depressed a second time. To select a frequency using the numeric keypad, depress the FREQ pushbutton and enter the tens MHz digit (0, 1, 2 or 3). If a 3 is entered, the receiver will block any additional digits since the maximum receiver frequency is 30 MHz. If a 0, 1 or 2 is entered the digit indicator will move to the right as each digit is entered. In this mode, the front panel is operated independantly from the receiver. To set the receiver to the selected frequency depress the ENTER pushbutton.

Mode Selection

- 7 The receiver operating mode, FM, CW, AM, or sideband, is selected by depressing the appropriate pushbutton. The corresponding indicator will be illuminated in the display. In the FM, CW, and AM modes, the bandwidth and AGC operating mode may also be selected (see paragraphs 9 to 11). In the sideband mode the AGC mode may be selected as described in paragraphs 10 and 11. A BFO frequency may be used when the receiver is operated in the CW mode. This procedure is described in paragraph 12.
- 8 The bandwidth and AGC operating parameters may be preset, for each mode so that the receiver will automatically return to the selected parameters each time the mode is selected. Additionally, when using the AUX mode, the mode, bandwidth, AGC, and BFO parameters may be preset so that the receiver will return to these parameters each time the AUX mode is selected. Refer to paragraph 36 for detailed procedures on presetting these parameters. The ISB pushbutton can be used only when the receiver is equipped with the ISB option.

Bandwidth Selection

9 A total of 5 different IF bandwidths may be selected when the receiver is operated in the FM, CW, or AM modes. The desired bandwidth is selected by depressing the appropriate pushbutton (BW1 to BW5). The display will indicate the bandwidth in kHz.

AGC Selection

- 10 The receiver may be set to operate with a Short, Medium or Long agc time constant by pressing the appropriate pushbutton (SHORT, MED, or LONG). If MAN is pressed the receiver operates with a variable agc threshold, adjusted with the IF GAIN control and the agc time constant indicated. To disable the agc, after pressing MAN. the time constant previously selected may be cancelled by pressing the appropriate button (SHORT, MED. or LONG). The IF GAIN control now acts to set the receiver gain.
- 11 To return to agc operation, pressing MAN. disables the IF GAIN control and selects SHORT agc.

BFO Tuning

12 In the CW mode, the internal beat frequency oscillator is enabled. The frequency range of the oscillator is + 8 kHz in 10 Hz increments. When the BFO pushbutton is depressed the tuning knob may be used to select the desired BFO signal. The BFO pushbutton must be depressed a second time to disable the tuning knob from the BFO tuning mode.

Channel Loading

- 13 Each of the 100 channels in the receiver may be preset to a particular frequency and operating mode. The following procedure details the steps required to load each of the channels.
- 14 Depress the FREQ pushbutton. The frequency indicator will be illuminated and the display set to all zeros.
- 15 Enter the desired frequency using the numeric keypad.
- 16 Select the desired mode, bandwidth, AGC, and BFO parameters. Verify the selected parameters by observing the display.
- 17 Press and hold the STORE pushbutton. Enter the desired channel number with the numeric keypad (10s digit first followed by 1s digit).
- 18 Release the STORE pushbutton. This will cause the frequency and mode data shown on the front panel to be written into the indicated channel.
- 19 At any time while operating the receiver, the current operating parameters may be stored using the procedure in paragraphs 17 and 18.

Memory Check

20 The contents of memory may be verified or checked at any time simply by depressing the CHAN pushbutton and turning the main tuning knob to select the desired memory channel. This procedure will not affect the operation of the receiver.

Memory Transfer

21 The contents of one memory location may be transferred to another memory location by depressing the CHAN pushbutton and using the main tuning knob to locate the channel to be transferred. Depress and hold the STORE pushbutton and use the numeric keypad to select the new memory location. The information shown on the front panel will be written into the new memory location when the STORE pushbutton is released.

Manual Scan Operation

After the operating data has been entered into the channels, the channels may be manually scanned by depressing the CHAN and ENTER pushbuttons. By turning the main tuning knob, the receiver will be set to the operating parameters contained in each channel.

Automatic Scan Operation

- For automatic scan operation, the 100 channels in the receiver are divided into 10 groups of 10 channels each (channels 00 to 09, 10 to 19 etc.). The receiver will automatically scan each channel in a selected group that has asserted its scan flag. The following procedure details the steps necessary to initiate the automatic scan sequence.
- 24 Review the channels to be scanned by depressing the CHAN pushbutton and using the main tuning knob to check the operating parameters on each channel.
- 25 The receiver will scan only the channels where the scan flag is asserted; as indicated by the SCAN display just below the channel number.
- 26 The scan flag is asserted or deleted by depressing the SCAN pushbutton.
- 27 After all channels have been checked, use the numeric keypad to enter any channel number of the group to be scanned (00, 10, 20 etc.).
- 28 Press the ENTER pushbutton. This will set the receiver to the selected channel.
- 29 Press the SCAN pushbutton to initiate the automatic scan sequence. The receiver will scan each channel in the selected group with the scan flag asserted. The time duration that the receiver spends on each channel may be varied from approximately 100 milliseconds to 10 seconds. The desired time interval is selected during the scan operation, with the numeric keys. Depressing 0 will result in a 100 millisecond scan, 1 will result in a somewhat longer scan, and so on. Depressing 9 will result in the maximum scan interval, or 10 seconds.
- 30 The automatic scan sequence may be stopped by depressing the SCAN pushbutton. Depressing the SCAN pushbutton a second time will initiate the automatic scan operation again.
- 31 A SCAN INHIBIT input is provided on the rear panel of the receiver (J3, pin 23). The scan sequence may be stopped at any time by earthing this input. Removing the earth will cause the scan sequence to re-start providing SCAN is still selected on the front panel.

Recall Operation

32 The recall operation is used to reset the display to the operating mode of the receiver. For example, the receiver may continue to receive one station while the front panel portion of the receiver is used to check memory status, update the memory etc. Depressing the RCL pushbutton will cause the front panel to display the operating parameters of the station being received.

Preset Mode Parameters

33 To preset the mode parameters the dil switch S1a on the A9A2 board must be set to the 'closed' position. Refer to Figure 3-2 for the position of this switch. To preset the AUX mode, first select the desired mode, bandwidth, agc time constant and bfo offset (e.g. CW, 1 kHz, medium, +1.5 kHz). Depress the AUX button to store these parameters as the AUX mode.

To preset the sideband modes select ISB LSB, ISB USB, LSB, USB in turn together with the desired agc time constant. Different time constants may be selected for the two sidebands on ISB, if desired.

To preset the other modes select AM, FM, CW in turn together with the desired agc time constant, bandwidth and bfo offset (for CW only).

Return the dil switch Sla on the A9A2 board to the 'open' position.

The preset parameter will now be recalled each time a mode is selected but may be changed by the operator using the procedure described in paragraphs 7-12.

Operation without Preset Mode Parameters

34 If it is required that the agc time constant, bandwidth and bfo offset do not change when a new mode is selected, the receiver may be operated with the dil switch Sla on A9A2 permanently in the 'closed' position. Note, however, that the AUX mode cannot be used in this case.

RA1792





Ľ


Operating Controls and Indicators

Fig.3.1





Control Switch S1 Location

Fig.3.2

<u>CHAPTER_4</u>

PRINCIPLES OF OPERATION

CONTENTS

Para.		Page
1	INTRODUCTION	4-1
2	RF/IF/AF SECTION	4-1
3	RF Amplifier/Low Pass Filter, Al	4-1
6	First Mixer, A2	4-1
7	Signal Low Pass Filter and Mixer	4-2
8	Drive Amplifier	4-2
9	Output Amplifier	4-2
10	First IF AGC	4-2
11	Second Mixer, A3	4-2
14	Amplifier Stage	4-3
15	Second IF AGC	4-3
17	Mixer	4-3
18	Main IF/AF Module A4	4-3
22	IF Filters	4-4
25	Input Amplifier	4-4
27	SSB Detector	4-4
28	AM Detector	4-5
29	FM Detector	4-5

Para.		Page
30	Detector Selection	4-5
31	Audio Frequency Stages	4-5
33	AGC Detector and Amplifier Stages	4-5
37	Manual/Remote IF Control	4-6
39	Meter Circuits	4-7
40	FREQUENCY SYNTHESIZER SECTION	4-7
41	First LO Synthesizer Module	4-7
42	Simplified Block Diagram Description	4-7
47	Second LO/BFO Synthesizer	4-8
48	Reference Oscillator (TCXO Optional)	4-8
50	40 MHz Crystal Oscillator/Phase Locked Loop	4-8
54	Reference Input/Output	4-9
55	Beat Frequency Oscillator	4-9
63	CONTROL SECTION	4-10
67	Detailed Circuit Description, Microcomputer, A6A2	4-11
68	Central Processor Unit, U1	4-11
69	System Memory	4-12
70	I/O Expansion	4-12
73	Master Reset System	4-13
74	Power Fail/Memory Retention	4-13
75	Power ON/System Initialization	4-13
76	Front Panel, A9	4-14

Para.		Page
77	Switch and Display Circuit Card Assembly, A9A1	4-14
80	Memory Board, A9A2	4-14
81	Switch Matrix	4-14
82	Display Data and Strobes	4-15
83	1st LO Synthesizer	4-15
84	2nd LO Synthesizer	4-15
85	Main IF/AF	4-15
86	Tuning Encoder Circuitry	4-15
87	Memory	4-16
88	POWER SUPPLY, A10	4-16
89	Power Input Circuit	4-16
91	DC Outputs	4-16

ILLUSTRATIONS

Fig. No.

4.1	Overall Functional Dia	gram
4.2	Simplified Block Diagram, Fi	rst Mixer, A2
4.3	Simplified Block Diagram, Se	cond Mixer, A3
4.4	Simplified Block Diagram, Ma	ain IF/AF, A4
4.5	Simplified Block Diagram, LC	D Synthesizer, A7
4.6	Simplified Block Diagram, LC	D/BFO Synthesizer, A8

Fig. No.

4.7	Functional Diagram, Control Section
4.8	Logic Organization and Pins for 3850 CPU
4.9	Timing Signal Specifications
4.10	Logic Organization and Pins for 3853 SMI
4.11	Encoder Outputs

CHAPTER 4

PRINCIPLES OF OPERATION

INTRODUCTION

1

This chapter describes the principles of operation for the RA1792 HF Communications Receiver. Figure 4-1 is an overall functional block diagram for the receiver which may be divided into four major sections. The RF/IF/AF section, the frequency synthesizer, the display and front panel section, and the power supply. The chapter has been arranged to cover these sections in that order.

RF/IF/AF SECTION

2 The RF/IF/AF section comprises the rf amplifier/low pass filter A1, the first mixer A2, the second mixer A3, and the second IF/AF assembly A4. The input to the RF/IF/AF section is received at the RF IN connector A1J1.

RF Amplifier/Low Pass Filter, A1

- 3 The incoming RF signal is passed from the antenna connector Al J1 through a protection circuit, an optionally connected RF amplifier and then through a 4-section elliptical low pass filter which has a cut-off frequency of 35 MHz. The RF amplifier may be connected or by-passed by linking. The filter provides the necessary protection to the receiver, from image signals at frequencies between 81.4 and 111.4 MHz; and from signals at the first intermediate frequency of 40.455 kHz. The filter also prevents first local oscillator reradiation from the antenna connection. The circuit diagram is shown in Figure 8-1.
- 4 The RF amplifier consists of transistor stage Q2-Q3. Linking E7 to E10 by-passes the amplifier. Linking E7 to E8 and E9 to E10 connects the amplifier between the input and the low pass filter.
- 5 Q1 is normally conductive, holding relay K1A closed. A MUTE input to A1J1 pin C will turn off Q1 opening the relay to disconnect the antenna input from the following stages of the receiver. A signal of greater than 5V rms approximately will also turn off Q1 and open the relay, thus protecting the receiver from large input signals.

First Mixer, A2

6 Figure 4-2 is a simplified block diagram of the first mixer module A-2. It consists of a signal low pass filter, first mixer, roofing filter, first IF amplifier and drive amplifier with its associated filters. The function of this module is to convert the incoming RF signal to the first intermediate frequency of 40.455 MHz, by mixing with the local oscillator frequency 40.605 to 70.455 MHz derived from the synthesizer. The circuit diagram from the first mixer is shown in Figure 8-2.

Signal Low Pass Filter and Mixer

7 The output of the A1 module is connected to the first mixer through a 2 section elliptical low pass filter which has a cut-off frequency of 35 MHz. The mixer consists of T1, Q2, Q3, Q4, Q5 and T3. The mixer output (from T3) is connected directly to the roofing filter FL1 which selects the 40.455 MHz mixing product. The 3 dB bandwidth of this filter is 16 kHz, and defines the widest bandwidth available in the receiver.

Drive Amplifier

8

The mixer drive amplifier comprises transistors Q1, Q6 and Q7. The local oscillator signal from the filter, which may be monitored at TP2, is coupled to the base of amplifier Q1. The output of Q1, which may be monitored at TP3, drives the differential amplifier stage Q6 and Q7. The output of this stage, through transformer T2, is the LO input to the mixer.

Output Amplifier

9 The mixer output, through filter FL1 and impedance matching transformer T4, drives the high linearity amplifier stage Q8. The output to the following second mixer stage (through A2J3) is taken from a tap on transformer T5, which is in the load circuit of Q8.

First IF AGC

10 The AGC input, through A2J2 pin 6, controls the current through the gain control diode CR1. Thus, the AGC input controls the load impedance and consequently the gain of Q8. The bias signal, through A2J2 pin 5, controls the bias on Q8. This varies the bias as the gain is varied (by the AGC input) so that sufficient current flows through Q8 to assure high amplifier linearity.

Second Mixer, A3

- 11 The second Mixer, A3, contains three amplification stages, filtering and a mixer. The circuit is shown in Figure 8-3.
- 12 Figure 4-3 is a simplified block diagram of the second mixer. The 40.455 MHz first IF output from the first mixer is amplified and applied through a 40.455 MHz bandpass filter to a balanced mixer where it is mixed with the 40 MHz output from the LO/BFO synthesizer board. The second IF is produced by selecting the 455 kHz difference frequency at the output of the mixer.

13 The output signal level from the first stage of IF amplification is controlled by the AGC input from the main IF/AF board. The output from the second stage of IF amplification is applied to the balanced mixer through a 40.455 MHz band pass filter. The 455 kHz difference frequency at the mixer output is filtered and amplified before being applied to the MAIN IF/AF module A4.

Amplifier Stage

14 The 40.455 MHz first IF output from the first mixer is applied to an amplifier stage, Q1 via board pin E1 and C3. The amplified output from the Q1 load transformer T1 is applied via C9 to a second amplifier stage, Q2.

Second IF AGC

- 15 The AGC voltage input, coming in through A3J1 pins 2 and 4, is applied to a circuit consisting of U2A, U1A, B, C which converts a linear voltage charge to a logarithmic current charge to drive pin diode CR1. The diode controls the gain of amplifier Q1. This circuitry is similar to that described in paragraph 10.
- 16 The AGC current drive for the first mixer is derived from stage U1D and comes out of A3J1 pin 6, while the bias signal for the first mixer is derived from stages U2B and U2C and comes out of A3J1 pin 3.

Mixer

17 The first IF signal from Q2 is applied to the signal port of the mixer U3 via a four section band pass filter tuned to 40.455 MHz. The 40 MHz second LO signal from A8 is applied via J2 to the mixer oscillator port. The difference signal at 455 kHz is selected at the mixer output by the tuned transformer T2 and the ceramic bandpass filter FL1. The output amplifier U4 provides a low impedance signal feed to the MAIN IF/AF module A4.

Main IF/AF Module A4

- 18 The Main IF/AF module A4 contains the 455 kHz filters used to determine the reception bandwidths, the second IF amplifier, the AM, FM, and Product detectors with associated AF power amplifiers, together with the IF output and AGC circuits.
- 19 Solid state switching circuits are also included for filter selection, detector selection, AGC time constants, remote gain control and signal level monitoring.
- 20 Provision is also made for the necessary signal and control inputs to the optional ISB IF/AF module A5 when this facility is required.
- 21 Figure 4-4 is a simplified diagram of A4 and figure 8-4 is the circuit diagram.

IF Filters

- 22 The main IF/AF module will accommodate up to seven filters, five of these are normally symmetrical filters and two are sideband filters. When the 16 kHz bandwidth is selected these filters are bypassed and an attenuator is switched in to compensate for gain changes. When the 3 kHz bandwidth is selected the USB filter FL2, is switched in and the 1st L0 synthesizer and bfo are offset by 1.7 kHz to make the USB filter appear symmetrical about the receiver frequency (unless optional 3 kHz symmetrical filter is fitted).
- Filters are selected by the binary coded logic inputs to A4J2 pin 35 (DB0), pin 31 (DB1), pin 33 (DB2) and pin 37 (DB3). These logic inputs are applied through voltage level shifter, U3, to a latch, U2, and then to the one of eight decoder, U1. The latch is set or clocked by the input to A4J2 pin 29 (OP3C) through the level shifter, U16. The outputs from U1 and the output from pin 1 of the latch, U2, selects the appropriate filter by applying a +15 volt bias to the diode switch to select a filter and OV to switch off the other filters.
- 24 The output of filter FL1, when selected, may be sent to the main IF/AF signal path or the ISB IF (through J3 out) path (in the optional A5 card) by connection of link LK1 for the SSB or ISB mode.

Input Amplifier

- The source impedance of the signal from the selected filter is transformed from 5K ohms to about 200 ohms by Q1 and the signal is then applied to an integrated circuit gain-controlled amplifier, U8. This device contains two amplifier sections which are connected in cascade to provide high gain and AGC range. The input signal is applied via C33 to pin 1, and the output from the first section, at pin 12, is applied via R39 and C40 to the input of the second section at pin 10. The output taken from pin 7 is applied via a bandpass filter to an emitter follower, Q6 and also to the IF output amplifier composed of Q7, Q8, Q9, and from there to the back panel IF OUT jack, J4 at a level of 100 mV.
- AGC is applied to both sections of U8 via pins 3 and 4, thus providing a control range of approximately 60 dB. The three terminal regulator U6 serves to stabilize the supply of U8 at 12 volts.

SSB Detector

27 The IF output from U8 and the bandpass filter is fed via emitter follower stage Q6 to the IC product detector U20. The BFO (455 + 8 kHz) signal from A8 is also fed to U20 via A4J5, the RF switch (CR22-CR25), when selected in other than the AM or FM modes, and U18. J6 out supplies a similar BFO signal to the optional A5 ISB module. The resulting beat difference output frequency at AF from U20 pin 6 is fed to the FET switch, U19A. The BFO output, through the RF switch, is selected by the binary coded logic input to A4J2 pin 39 (DB6).

AM Detector

In the AM, FM mode, the binary coded logic input to A4J2 pin 40 (DB7) allows the RF switch to pass the IF signal from Q6, through CR25 into limiter amplifier U18. The output from pin 10 of U18 feeds the carrier input, pin 8, of AM detector module U20. The IF input, from Q6 is also fed into the signal input, pin 1 of U20. The detected AF output from pin 6 is fed to the FET switch U19A.

FM Detector

29 In the AM, FM mode U18 also performs FM detection on the IF input (through the RF switch) yielding the AF output from pin 1 which is fed to the second input of the analogue switch, 19A.

Detector Selection

30 The required signal detector is selected by the application of a binary coded logic input to A4J2 pin 33 (DB2), through U3 and U23 (providing voltage level shifting and latching) which drives the analogue switch U19A. The latching of U23 is clocked by the OP3F input to A4J2 pin 25.

Audio Frequency Stages

- 31 An audio cross point switch, U25, is used to switch the detected audio from the main IF/AF and ISB IF/AF boards to the appropriate audio outputs (the Loudspeaker and monitor line outputs on the main IF/AF board and the LINE 1 and LINE 2 outputs on the ISB IF/AF board). In a receiver without the ISB option only one line output is provided (the monitor line) and the line level is adjusted using R129. In an ISB receiver there are three line outputs, all of which carry the same signal except when an ISB mode is selected. In this case the upper sideband is fed to the LINE 1 output and the lower sideband to the LINE 2 output. The signal at the monitor line output depends on the sideband selected for monitoring on the front panel. R129 adjusts the level on LINE 1 and R132 adjusts the level on LINE 2. The output on the monitor line is equal to that on the line being monitored. Switching of the cross point switch is controlled by the microprocessor data bus.
- 32 A dual audio amplifier, U26 provides the loudspeaker and monitor line outputs. The input to the loudspeaker amplifier is set by the VOLUME control mounted on the front panel.

AGC Detector and Amplifier Stages

33 The IF signal from the emitter follower Q6 feeds the U10 transistor array connected as a detector. U10B compensates the bias of U10C for temperature changes. The output from U10C feeds the AGC integrator U14A through one of two paths (Q4 controlled on or off by Q5 or U7C in series with switch U11B), dependant on whether carrier or peak signal AGC is selected. Q5 is controlled by the binary coded logic input into A4J2 pin 39 (DB6) through U5 and U15. U11B switch is controlled by binary coded logic input into A4J2 pin 38 (DB5) through U5 and U15. Latch U15 is clocked by the OP3D input to A4J2 pin 27. The output from the integrator U14A goes through the AGC filter, which is set for carrier or peak signal AGC through U12C. The filtered output goes through stage U17B and on to control the gain of the IF AGC amplifier, U8. This output also goes on to stage U17D, where it is combined with the ISB AGC input (from A4J8 pin 1 through stage U17C). The output of this stage goes out of A4J2 pin 34 to the second mixer module, A3.

- Three alternate AGC time constants are provided together with AGC 'hang' and 'dump' capabilities. These time constants are selected by the appropriate parallel combination of R52. R53 and R55, R53 and R55 are switched in or out by FET switches U11A and U12A. The switches are controlled by the binary coded logic inputs (through latch U13) on A4J2 pins 31 (DB1) and 35 (DB0). U12A ON selects short, U11A ON selects medium and both OFF select the long time constant. Latch U13 is clocked by the OP3D input to A4J2 pin 27.
- When selected, the AGC 'hang' circuit disconnects R52, R53 and R55 from the decay circuit by cut-off of transistor U10D. This transistor is driven by 'hang' circuit stages U7A and U7B. Capacitor C42, through U7A, charges when a large enough signal is received from the AGC detector. The voltage on C42, through U7B, cuts off U10D when the signal is removed. This causes the AGC to 'hang' until C42 discharges. Transistor Q2, connected across C42, disables the 'hang' circuit when switched into the conducting state by the binary coded logic signal from A4J2 pin 38 (DB5) through U4 and U5. Latch U4 is clocked by the OP3C input to A4J2 pin 29.
- When a 'dump' command is received at U4 pin 1 the Q output of U9A is clocked to a '1' turning on U10c and U12d. This causes the agc voltage to decay rapidly until comparator U7a detects a signal at the IF output. This resets U9A and turns off U10e and U12d.

Manual/Remote IF Control

- When Manual gain selected, FET switches U12B and U11C are turned ON by the binary coded logic inputs to A4J2 pins 36 (DB4) and 37 (DB3) through latches U15 and U13. This allows the IF gain control voltage from the front panel (through A4J2 pin 22) to set the gain through stages U14C and U14A. Latches U13 and U15 are clocked by the OP3D input at A4J2 pin 27.
- 38 The output of the DAC, U21, is used to control the receiver gain when the receiver is under remote control by switching on U11d. The DAC voltage is stored by the sample and hold circuit consisting of U14C, U11d, R71 and C54 while the DAC is performing the receiver metering functions. When the receiver is under agc control the DAC is used to hold the output of U14C at 0V and also to set the agc voltage on TP9 to 10V when no signal is present.

Meter Circuits

39 The main IF agc, ISB IF agc and detected AF level are compared with the DAC output voltage in comparators U24c, U24b, U24a respectively. The outputs of the comparators are fed to the microprocessor which changes the DAC input data to adjust the DAC voltage until it is approximately equal to the voltage being compared. Thus the processor is able to measure the RF and AF levels and display the result on the front panel meter.

FREQUENCY SYNTHESIZER SECTION

40 The frequency synthesizer section consists of the first LO synthesizer module (A7) and the second LO/BFO synthesizer module (A8). Paragraph 41 describes the first LO synthesizer module, and paragraph 47 describes the second LO synthesizer module.

First LO Synthesizer Module

41 First LO Synthesizer is a VCO single loop synthesizer with an output frequency of 40.605 to 70.455 MHz in 10 Hz increments. The basic synthesizer circuits are shown in simplified block diagram Figure 4-5.

Simplified Block Diagram Description

- 42 The Voltage Controlled Oscillator generates the basic frequency which is applied to the first mixer module (A2) and to the divide by N circuit. The value of N is determined by the digital control logic, which in turn is controlled by the frequency selection inputs. The output of the divide by N circuit is applied to a phase comparator, which generates an output based on the phase difference between the divide by N signal and the reference signal. The phase comparator output is combined with additional frequency selection information from the digital control logic filtered and applied as a control voltage to the VCO.
- 43 A change in the value of N will change the value of the output frequency F_0 by an amount equal to the reference F_r . For example, if F_r is 100 kHz and N is 10, then the output frequency F_0 will be 1 MHz. If N is changed to 11, then, in order to maintain F_d at 100 kHz, the value of the control voltage will have to change in a direction and by an amount such as to adjust the frequency F_0 of the VCO to 1.1 MHz.
- For output frequency changes in less than 100 kHz increments (the value of F_r), the value of N is changed for brief periods of time. In order to more clearly understand the circuit operation, it may be helpful to assume that the control line to the VCO is disconnected, that F_0 is 10.1 MHz, and N has a value of 10. Under these conditions, F_d is 101 kHz, and therefore not equal to F_r (which is 100 kHz). Therefore, a phase error will be detected by the phase comparator. For each period of F_r , F_0 will produce 10.1 pulses (instead of 10) and will therefore advance in phase by 0.1 of a cycle. Thus, after 10 periods of F_r , F_0 will have produced 101 pulses and will have advanced in phase by one complete cycle. Throughout this time, F_d will be advancing on F_r and the control voltage of the phase

comparator will continue to increase. If the control line were reconnected to the control input of the VCO this signal would of course tend to adjust F_0 until it was exactly at 10 MHz.

- 45 The digital control unit is used to operate when F_o has advanced by one complete cycle to remove or absorb one complete cycle of F_o. This simultaneously adjusts the phase of F_d and brings F_d into phase with F_r. The output of the phase detector thus falls to zero.
- 46 Since frequency F_0 is still at 10.1 MHz, the phase error between F_d and F_r will start again to build up and the value of the VCO control signal will increase once more, until, after a further 101 cycles of F_0 (ten cycles of F_d), the digital control unit will once again absorb once complete cycle of F_0 , eliminating the phase difference, and dropping the VCO control voltage to zero. The net effect of this circuitry is that a sawtooth waveform is produced as the control voltage to the VCO.

Second LO/BFO Synthesizer

47 This board contains the 5 MHz internal reference oscillator, the 40 MHz second LO and the 455 kHz BFO synthesizer circuits, together with the links and switching circuits necessary to enable the operation from, or the provision of, an external reference frequency of 1, 5 or 10 MHz. A 1 MHz reference output is also provided to the first LO synthesizer module A7. The block diagram is shown in Figure 4-6 and the circuit diagram in Figure 8-8.

Reference Oscillator (TCXO Optional)

- 48 Y1 is a temperature compensated crystal oscillator (TCXO) operating at 5 MHz. The power supply to Y1 is regulated by U1 and can be switched off via transistor Q1, when operation from an external reference signal is required, by ungrounding the / INT input (switch S2 set to EXT position).
- 49 With Y1 active, the 5 MHz reference signal is applied to the digital phase comparator U3 via the transistor switch Q5 and TTL shaper Q6. At this time, Q4 is made inoperative by the ground on the /INT line, and diode CR2. When operating from an external source Y1 and Q5 are turned off; Q4 is turned on.

40 MHz Crystal Oscillator/Phase Locked Loop

50 U22D operates as a crystal controlled oscillator in conjunction with crystal Y2. The oscillator frequency can be varied over narrow limits by the application of a d.c. control voltage to varactor diode, CR4. The oscillator is phase locked to either a 1 MHz, 5 MHz or 10 MHz reference signal as described in the following two paragraphs.

4-8

- 51 The 20 MHz oscillator output is fed to buffer U22A and isolation amplifier Q10, to divider chain U7, which is capable of dividing by either 20, 4 or 2. The division ratios are selected for the phase comparator reference and external reference output frequencies by using IC switches U4 and U5 and suitably linking LK1 and LK2. (For 1 MHz connect LK1 and LK2, for 5 MHz connect LK2 only, for 10 MHz connect LK1 only).
- 52 The divided output is applied to the digital phase comparator U3 together with the internal (or external) reference frequency. The phase comparator outputs are fed to a digital to analogue converter circuit Q7, Q8 and Q9 which provides a smooth d.c. control voltage to the oscillator varactor diode CR4 so as to phase lock the 20 MHz oscillator to the reference signal.
- 53 The 40 MHz output is provided by the frequency doubler stage, consisting of Q11, L9 and L10, through J3 to the second mixer on A3.

Reference Input/Output

54 The reference frequency output is amplified and buffered by Q3, Q2 when the internal reference oscillator is in use. When an external reference is employed the output impedance of this buffer serves to provide a 50 ohm termination for the external source.

Beat Frequency Oscillator

- 55 The required 455 ±8 kHz BFO frequency is derived from a single PLL synthesizer tunable in 10 Hz increments and locked to the reference frequency.
- 56 Q18, Q19 and associated components form a voltage controlled oscillator operating at 50 times the required BFO frequency in the range 22.350 MHz to 23.150 MHz.
- 57 The output of Q19 is buffered by Q20 and fed to an integrated circuit U20, fixed divide by 50, and is also fed to a programmable divider chain U14 to U19.
- 58 The fixed divider, U20 provides the required output frequency in the range 455 ±8 kHz to A4 while the output from the variable divider serves as one input to the phase comparator U10. The second (reference) input to the phase comparator is derived from the fixed divide by 2000 U8, and U9, operating with a 1 MHz input and an output of 500 Hz.
- 59 The phase comparison frequency is 500 Hz, thus enabling the VCO to be phase locked in discrete 500 Hz increments over the operating range, depending on the selected division ratio of the variable divider.

- 60 The particular division ratio required in the range 44,700 to 46,300 Hz is selected by BCD inputs from the control module, A9.
- 61 The phase comparator outputs are fed to digital to analogue converter circuit Q15, Q16, and Q17, which functions to provide a smooth d.c. control voltage to the oscillator varactor diode CR7 in such a manner as to phase lock the oscillator to the chosen multiple of the reference frequency.
- 62 The subsequent division by 50 in U20 provides the required BFO output signal, variable in 10 Hz increments over the range 447 463 kHz.

CONTROL SECTION

- 63 The control section comprises the microcomputer module A6A2, the receiver control module A9, and the optional rear panel interface module A6A1. Figure 4-7 is a simplified block diagram of the control section.
- 64 The overall operation of the RA1792 is controlled by the Central Processing Unit (CPU), an 8-bit integrated circuit computer. The microprocessor operates according to the Control Program, permanently stored in a Read Only Memory (ROM), and uses Random Access Memory (RAM) for temporary data storage (scratch pad). The CPU addresses the memory via the Memory Interface, a special large-scale integrated circuit, in order to fetch instructions and data.
- 65 Under the direction of the Control Program, the microcomputer controls specific functions within the RA1792, including:
 - (a) Display of information on the front panel.
 - (b) All data supplied to the receiver circuits.
 - (c) Memory retention of the receiver settings during power failure.
 - (d) Initialization of circuits following application of power.
 - (e) Interface with remote controller.
 - (f) Interface with local controls on front panel.
 - (g) Monitoring and display of receiver status.
- 66 A continuous sampling/enabling process sequentially presents data inputs and outputs for receiver control. This sampling/enabling process, encompassing control and monitor functions, is accomplished either on demand or at regular intervals as specified by the CPU. When there is a change in some front panel or remote control setting, the CPU detects this change and presents instructional data to the control circuitry of the synthesizer and RF paths, as well as presenting data to change the front panel display settings.

Detailed Circuit Description, Microcomputer, A6A2

67

The Microcomputer Module, A6A2, contains the CPU, the memory, input/output (I/O) expansion circuitry and the power on/power fail master reset system. The 3850 CPU manipulates data, provides both arithmetic and Boolean logic operations, performs data routing and memory address and I/O operations, under real time control. The memories are addressed by the CPU through the 3853 Static Memory Interface (SMI). The ROMC code from the CPU specifies the operation to be performed by the SMI. The Control Program for the CPU is stored in the erasable/programmable read-only memory (EPROM), and a 'scratch pad storage' is provided to the CPU through 256 bytes of random access memory (RAM). The method of communication between the CPU and all other components of the control section is through the bi-directional, 8-bit Processor Bus. The 1/Oexpansion circuitry uses the Processor Bus and the ROMC codes to obtain a Control Bus (IOC) which provides both I/O strobes, the direction data is to go, and which address Processor Bus data is to go to or be obtained from. A Data Bus (IOD) is provided, isolated from the Processor Bus except during 1/0 operation. The power on/power fail master reset system is used to initialize the microprocessors, and to provide orderly cessation of microprocessor operations in event of Power Failure. Figure 8-6 in the circuit diagram of the Microcomputer Circuit Card Module.

Central Processor Unit, U1

68

Figure 4-8 presents a logical organization diagram of the 3850 CPU, U1. The timing for the entire microcomputer, the 2 MHz Φ output, is generated by Y1, C1 and C2. There are 4 or 6 Φ periods in an instruction cycle; the choice between short or long cycle is made by the CPU and is dependent on the instruction (ROMC) being executed. The instruction cycle control signal, WRITE, defines each machine cycle. The 16 bits of latched I/O data from the CPU, I/O ports 00 to 07 and I/O ports 10 to 17, and the interrupt logic are directly linked to the rear panel interface A6A1 only. The /RESET line is used to disable the CPU to end processing at the completion of a machine cycle. The /RESET is also used to initialize CPU operation. When /RESET is asserted, pulled low, the CPU will execute the program. originated at address 0. The data buffers, DBO to DB7, are the bidirectional Processor Bus. The serial stream of digital operations created by the real time processing of the microcomputer are passed along this 8-bit bus. The five control signals ROMC0 to ROMC5 identify the operations which other components of the microcomputer must perform. The 5-bit ROMC control signals are made available directly to the SMI, rear panel interface, and the 1/Oexpansion circuitry.

System Memory

69 System Memory consists of the 3853 SM1, U2, the EPROMs U5, 6 and 7, the 'scratch pad' RAMs, U8 and 9 and the read/write and memory page control circuitry, U3A, U3B and U13. The SMI generates the 16-bit addresses for the microcomputer in accordance with the ROMC control signal output from the CPU. The top 4 bits of address are ignored. The /MEMW line, when low, specifies that data from the Processor Bus will be read into the RAM at the specified address. The READ line enables decoders U3A and U3B Address bits A11 and A12 specifying the memory device which is to read out to the Processor Bus the contents of a specific address. U13 maintains the correct logic for this address read to Processor Bus operation. Interrupt Request (/INT REQ) are made available to the CPU on the basis of interrupt priority (/PRI IN) at the SM1. This allows for orderly consideration of rear panel interface interrupt requests. Figure 4-10 provides a logic organization diagram of the SM1.

I/O Expansion

- The I/O data on the Processor Bus is presented in a serial fashion consisting of an I/O address followed on the next execution cycle by the I/O data. The I/O system to the Processor Bus must be capable of holding on to the I/O address so the address and data can be used at the same time. Otherwise the address is a WRITE cycle ahead and gone from the Processor Bus by the time you have the data. The I/O system also instructs in which direction data is to be moved, input to, or output from the Processor Bus. U4, U11A, B, C, U12A, B and D, U13 and U14 provide for simultaneously available address/data and directions. They allow for the rest of the control section to be made up of decoders which address data to a specific Data Bus I/O Port and input or output strobe that I/O Port.
- On the positive transistion of the clock, CLK (U14-11), the 'Q' outputs of U14 are set to the logic states of the Processor Bus, the I/O port addresses. U11A, U12A, and U11B are used to detect the specific ROMC state for I/O. When an I/O cycle is detected, CLK is then asserted, and the output control (Q5) of U14 and the enable (/G) of U4 are also set high. This isolates the Processor Bus (PB) from the Data Bus (IOD) and prevents U14 from transferring data to the Control Bus (IOC). The next WRITE cycle ROMC code brings low CLK, OC and /G. This causes the inputs of U14 (D0 to D7) to present a high impedance to the Processor Bus and enables U14 to output the address data to the Control Bus. The low on the /G line enables buffer U4 to transfer data bi-directionally between the Data Bus and the Processor Bus. This achieves coincidence of I/O data and address.
- 72 The direction of data transferred between the Data Bus and the Processor Bus is in accordance with the ROMC code detection. This code is provided by U11B, U11C and U12D. A low on the DIR line of U4 moves the data from the Data Bus to the Processor Bus and asserts the I/O READ strobe. When the ROMC code specifies a Processor Bus to Data Bus transfer, DIR is asserted so that NAND, U11B, /WSTB

strobes serve to enable I/O decoders in unison with the Control Bus addresses. The Control Bus (IOC), /WSTB, and /IO READ are available to both the rear panel interface, A6A1 and the front panel memory board A9A2 modules. The Data Bus (IOD) is available only to the front panel memory board A9A2.

Master Reset System

73 The master reset system is composed of the schmitt trigger, Q1 and Q2, the RAM shutdown timing system, Q4, Q5, R14, C15, Q6, the 2.0 volt RAM power source, BT1, R9, CR3, C16, the battery charging circuit and the switching transistor Q3.

Power Fail/Memory Retention

74 The schmitt trigger, Q1 and Q2, detects voltage variations of the +5 volt unregulated line. The collector of Q2 will go to ground when the power supply +5 volt unregulated line wanders past the trigger thresholds set by CR1 and R5. This asserts the /RESET line of the CPU and instructs the CPU to come to a stop at the end of the next execution cycle, no matter what that cycle is. Because the CPU may still require some memory access from or to the RAMs for that last execution cycle, there is a delay in the switch of the RAMs power source, determined by R14 and C15. When /RESET line is asserted, it proceeds to turn off the drive to Q4 turning off Q5 which lets R15 discharge C15. Once C15 brings the gate of Q6 within 2 volts of ground, the chip enable 2 line (CE2) is brought low, allowing the VDD to drop to 2 volts. The CE₂ line must be a solid low before the voltage on VDD drops below 4.7 volts. The RAMs receive their 5 volt supply through Q3. When Q3 back biases it leaves an open circuit through C16, causing it to slowly discharge its +5 volts. As C16 discharges CR3 is brought into conduction providing 2.4 volts from BT1 to the RAMs. The battery leakage is greater than the current drawn by the RAMs therefore several months of memory retention is available

Power ON/System Initialization

75

At Power On, the +5 volt unregulated line comes up first which switches Q1 and Q2, bringing the /RESET line high. The CPU now starts the initialization process and executes the instructions located at address zero. /RESET going high turns Q4 and Q5 on. C15 is charged, the gate of Q6 goes negative and CE₂ is asserted, enabling both +5 volt V_{DD} and memory I/O. During the turn on cycle, Q3 will quickly become a saturated transistor and quickly charges C16. R11 protects Q3 from damage during turn on. Once C16 reaches a 4.7 volt charge, CE₂ at the RAMs has gone negative and a +5 volt operation begun. At the same time CR3 is back biased and CR6 and R9 charge the Ni-Cad battery, BT1. If the serial remote control option is installed, the /RESET line is also provided to the UART, A6A1U10, for start-up initialization of the microprocessor.

Front Panel, A9

76 The front panel assembly contains the front panel, the switch and display circuit card assembly A9A1 and memory board A9A2.

Switch and Display Circuit Card Assembly, A9A1

- 77 The Switch and Display Circuit Card assembly contains the liquid crystal displays (LCD's), their drivers and the switch matrix. Figure 8-9 is the circuit diagram of this assembly. This assembly connects to the memory board through connector W1P1.
- V1 and U2 are liquid crystal displays. Access to the data bus, DB0 to DB7 (from the memory card), is provided to the LCD meter and mode display by the BCD to 4- or 7-segment decoder/driver circuits U3-U26 and U28. Strobing from the data bus into the latches of the decoder/drivers is provided by U27 (4 bit latch /4- to 16-bit decoder) driven by inputs N0, N1, N2 and N3 and the number display strobe, and display strobes OP32-OP37 (from the memory board). The display oscillator U29 supplies the required difference frequency signal to all decoder/ drivers.
- 79 The switch matrix SAO-SC7 and SDO (columns A, B, C and D and rows 0-7) connects directly to the memory board through connector W1P1. The function of each switch is shown in the switch function table. The L/S Phone assembly, Volume Control, IF Gain control and Meter switch are mounted on the front panel and connect to the switch and display circuit card assembly through terminals E1-E10 and then on to the memory board through connector W1P1.

Memory Board, A9A2

80 The memory board interfaces microprocessor A6 to the front panel switch and display circuit card and to circuit cards A1-A4, A7, A8 and A10. It serves to connect the circuitry in these cards to the microprocessor data bus and control lines, under control of the microprocessor. In this manner, functions requested by the front panel controls or the remote controller can be performed by the microprocessor programs. Figure 8-11 is the circuit diagram of the memory board. The microprocessor connects to the memory board through connector W1P1 while the switch and display circuit card connects through connector J2.

Switch Matrix

81 The status of the switch matrix is continually read by the microprocessor, Columns A, B, C and D of the switch matrix are activated, in turn, by microprocessor signals IOC0-IOC2, IOC5 and IO READ, through multiplexer U10. The 7 rows of the switch matrix are strobed onto the microprocessor bus (IOD0-IOD7) through buffers U16b and U17a, to be read by the microprocessor.

Display Data and Strobes

82 The display data is transferred from the microprocessor bus to the receiver data bus (DB0-DB7) through latches U19 and U20 by microprocessor signals IOC5 and WSTB. The strobes for the transfer of data from the receiver data bus to the appropriate display latches are generated by the 4 to 16 line decoder U8, driven by IOC0-IOC5, WSTB and timing stages U9a and U9b, and counter U12.

1st LO Synthesizer

83 Connections to the 1st LO synthesizer are provided through connector W5P1*. The serial strobe, serial clock and serial data signals out are generated by flip-flop U4 and gates U5C and U3C. They are then entered on the data bus and strobed by OP31 and OP39, via multiplexer U8.

2nd LO Synthesizer

84 Connections to the 2nd LO synthesizer are provided through connector W2P1. The BFO enable and frequency setting are output through flip-flops U24-U27, entered on the data bus and strobed by OP38, via multiplexer U8.

Main IF/AF

85 Connection to the main IF/AF card are provided through connector W6P1. The data bus and strobe signals OP3A-OP3F from multiplexer U8 are sent to the main IF/AF control circuitry. The IF gain, volume and L/S connections from the front panel are also fed to the main IF/AF through this connector. The scan inhibit, AF comparator, main RF comparator, and ISB RF comparator, from the main IF/AF board together with the meter switch input (from the switch and display circuit card) are strobed to the microprocessor bus for readout, through buffer U15 via output 5 from multiplexer U10. This same strobe, through U17b, strobes the tuning encoder outputs onto the microprocessor bus for readout.

Tuning Encoder Circuitry

- 86 The tuning knob is coupled to an optical encoder. An enscribed coding disc is attached to the encoder spindle, and rotates over two sets of LED/phototransistor detectors U29 and U30. As the disc rotates, the detectors generate pulse waveforms that are input for pins 12 and 14 of buffer U17b. Access to the data bus is as described in paragraph 85. Detectors U29 and U30 are physically displaced so that the two outputs are 90° out of phase. Clockwise rotation of the tuning shaft (from the front) causes the output of U28 pin 14 to lead as shown in Fig. 4-11. Counterclockwise rotation causes the output of U28 pin 1 to lead. Resistors R12 and R13 and capacitors C14 and C15 provide a small amount of a.c. and d.c. hysteresis.
 - * W4P1 on early versions of receiver.

Memory

87 U13 and U14 are two 1024 x 4 bit EAROMs. These provide the channel memory. Data terminals D0-D7 connect to the microprocessor data bus while the address terminals A0-A9 connect to the receiver data bus and the outputs of Counter U12. Reading and writing into and from the EAROM is controlled by microprocessor signals IOC0, IOC1 and WSTB, and output 1 of multiplexer U10.

POWER SUPPLY, A10

88 The power supply module includes a power line filter assembly, a power transformer, three rectifiers, and four integrated circuit regulators with associated smoothing and decoupling capacitors. The module can be set to operate with line input voltage of 100, 120, 220, or 240 Volts + 10% - 15% and line frequencies from 45 to 65 Hz. Power is controlled by an ON/OFF switch mounted on the receiver front panel. Figure 8-12 is the circuit diagram.

Power Input Circuit

- 89 Power is applied to the power line filter assembly which includes the connector A10J1, the fuse F1, a line filter and a printed circuit card switch for transformer primary tap selection. The tap selection allows operation from nominal 100, 120, 220 or 240 volt power sources.
- 90 Power is provided via A10J2 pins 3, 4, to the front panel double pole ON/OFF switch and returns via A10J2 pins 8-9 to the selected taps on the power transformer A10T1.

DC Outputs

- 91 Full-wave rectifiers, smoothing capacitors and integrated circuit voltage regulators are employed to provide the required d.c. output voltages of +20, +15, +12, +5 and -15 regulated, and +15 and +5 unregulated for the various receiver modules. The d.c. voltages are supplied through connector A10A1J1.
- 92 Zener diode VR1 provides over-voltage protection for the +5V bus. Capacitors C2, C3, C5, C6, C8, C9, C11, C12, C13 and C14 are fitted adjacent to the repective regulators to suppress possible oscillation. Bridge rectifiers CR1, CR2 and CR3 rectify the a.c. voltage from the secondary taps of T1 while capacitors C1, C4 C7 and C10 provide filtering for the a.c. ripple voltage.







Overall Functional Diagram: RA1792

Fig. 4.1



Simplified Block Diagram, First Mixer, A2 Fig. 4-2



Simplified Block Diagram, Second Mixer, A3 Fig. 4-3







-



Simplified Block Diagram Main IF/AF A4

Fig. 4.4





Simplified Block Diagram, First LO Synthesizer

Fig. 4-5



Simplified Block Diagram, Fig 4-6 Second LO/BFO Synthesizer, A 8





-

/













Logic Organisation and Pins for the 3850CPU

Fig. 4-8










Logic Organisation and Pins for the 3853SMI Fig. 4.10





Encoder Outputs

Fig. 4 · 11

CHAPIER 5

EAULT FINDING PROCEDURES

INTRODUCTION

- 1 This chapter contains a set of fault finding procedures for the RA1792 HF Communications Receiver. Tests have been provided for the major receiver unit and for module/board replacement. All procedures should be performed by a qualified technician with adequate training in electronic theory and practise includina digital and RF circuitry. The technician should also be thoroughly familiar with and skilful in the use of handtools and electronic test equipment.
- 2 Figure 5-1 is a signal flow diagram for the receiver; Figure 5-2 is a fault finding chart to aid in module troubleshooting; and Figure 5-3 is an RF level diagram for RF checks.
- 3 Paragraphs 8 9 describes the turn-on procedures and operator checks. Paragraphs 10 - 18 describes test procedures to isolate faults to a replaceable module, and to perform any correction maintenance required.
- 4 If specified performance cannot be obtained, then a fault must be suspected. Refer to Chapter 8 for the electrical circuit diagram of the particular module under test. When a module has been determined to be defective or suspected, it may be removed and replaced with one known to be of good operating condition. In any cases where alignment procedures are required, refer to Chapter 6, Alignment.

For operating instructions, refer to Chapter 3 of this manual.

SAFETY PRECAUTIONS

5 Observe all safety regulations. Do not replace modules or make adjustments (except when aligning trimmers or other adjustable components) with the a.c. line cord plugged in or external power supplies turned on.

WARNING

The power line voltages used in this equipment may be dangerous to personnel. Use caution when servicing the power supplies or their load components.

EQUIPMENT REQUIRED

List of Test Equipment

6

Table 5-1 is a list of test equipment recommended for conducting fault finding and maintenance procedures. Although not all of these instruments are specifically mentioned in the procedures of this chapter, they are nevertheless recommended in order to properly probe the RA1792 for faulty conditions.

TABLE 5-1. LIST OF TEST EQUIPMENT

ltem	Description	Recommended Instrument or Equal		
1	1 ea. HF Signal Generator	Racal 9084		
2	1 ea. Frequency Counter	Racal 9911		
3	l ea. Oscilloscope	Tektronics 465		
4	1 ea. RF Voltmeter	Racal 9301 A		
5	1 ea. Digital Multimeter	Racal 9077A		
6	1 ea. AF Power Meter	Marconi TF893A		

Special Tools

7 No special tools other than normal hand tools are required for the replacement of any module in the RA1792 receiver.

TURN-ON PROCEDURE AND OPERATOR CHECKS

8 The following procedure should be followed by an operator to turn on the RA1792 Receiver while observing certain indications. The procedure is useful as a first step to fault finding by identifying possible faulty operation of the receiver.

Procedure

- (1) Inspect the equipment for signs of physical damage.
 - (2) Check all controls for correct mechanical action, i.e., freedom from binding, scraping of general interference of parts. Leave REF INT/EXT switch (S2) to INT.

9

- (3) Connect the power cord from A10J1 to a suitable AC power source.
- (4) Connect a set of headphones to the front panel PHONES jack.
- (5) Turn the receiver SUPPLY switch to on.
- (6) Select each control function in turn by pressing the appropriate key switches. Observe that the LCD displays indicate that the proper function has been selected and that the tuned and BFO frequencies are properly displayed.
- (7) While listening to the noise output from the receiver, select 16 kHz bandwidth, AM detector, Man gain (IF GAIN control set to max) Tuned Frequency, and above 500 kHz.
- (8) Observe that the noise level varies in accordance with the setting of the IF GAIN and VOLUME controls.
- (9) With the IF GAIN and VOLUME controls set for maximum, select each bandwidth in turn and observe that the receiver noise level falls as the bandwidth is reduced. Select the 16 kHz bandwidth.
- (10) Select FM then CW and observe that the character of the noise output changes for each demodulator.
- (11) Select AGC MED, set the tuned frequency to all zero's, select BFO/Variable and tune the BFO from zero through the range + 8 kHz. Observe that a beat note corresponding to the BFO offset is audible.
- (12) Tune the BFO to indicate + 1.00 kHz, observe that the RF and AF levels are indicated as appropriate on the LCD meter scales.
- (13) Select the AF meter scale and observe that the AF level indication varies in accordance with the setting of the VOLUME control. Leave this control set to indicate 0 dB output level on the AF meter scale.
- (14) Connect an antenna to Al JI and tune the receiver to a known transmission, observe that all controls function normally.
- (15) Turn the SUPPLY switch off. Disconnect all equipment.

Corrective Maintenance

10 If all normal indications as described above were not obtained, faulty conditions can be suspected. A list of possible symptons has been provided on the fault finding chart, Figure 5-2, to aid in isolating a faulty module/board assembly.

RECEIVER DISASSEMBLY AND REASSEMBLY

11 Refer to Chapter 6, Alignment, paragraph 6 – 14 for receiver disassembly and reassembly.

FAULT FINDING PROCEDURES

12 The following procedure is to be followed to isolate a fault to a module within the receiver. Before proceeding with fault finding, check the fault finding chart, Figure 5-2, to determine the approximate location of the fault.

13 POWER SUPPLIES

Preliminary

- (1) Plug in power cord A10J1 and connect to main power source.
- (2) Connect a headset to the PHONES jack.
- (3) Turn SUPPLY switch to ON, and observe that the front panel displays are active. If not, check power fuse on A10 assembly. Replace as required.

Tests

14 Check for the following voltages with respect to ground at power supply module A10, using the digital multimeter, item 5 of Table 5-1. A10 is located inside the chassis near the rear panel.

Voltage
+20V ± 1 volt
+1 <i>5</i> V + 0.75 volt
20V nominal unregulated
$-15V \pm 0.75$ volt
+12V ± 0.5 volt
+5V, +0.5 to -0.2 volt
10V nominal unregulated
Ground, 0 volts

NOTE: Ripple on all regulated supplies should be less than 5 mV P-P.

Corrective Action

15 If any of the above voltages are not present or are outside the permitted tolerance check for short circuit conditions on the appropriate power bus. If no receiver fault condition is apparent replace the A10 module.

RF Section

16 Refer to the signal level diagram, Figure 5-3, for the following tests.

Preliminary

- 17 (1) Remove receiver from rack and disassemble as described in the alignment procedures of Section 6.2.
 - (2) Connect the RF voltmeter, Item 4 of Table 5-1 to the IF OUT connector on the receiver rear panel using the 50 ohm termination.
 - (3) Using the HF Signal Generator, Item 1 of Table 5-1, inject the test signal levels shown in Figure 5-3 as appropriate to verify the performance of the individual signal path modules and/or the entire signal path as necessary.
 - (4) Verify the LO and BFO frequencies and levels as required, using the frequency counter, Item 2 and RF Voltmeter, Item 4 of Table 5–1.
 - (a) 1st LO frequency equals indicated tuned frequency plus 40.455 MHz (A2J1).
 - (b) 2nd LO frequency equals 40 MHz (A3J2).
 - (c) BFO frequency equals $455 \pm 8 \text{ kHz}$ (A4J5).

NOTE: It should be determined if the optional Internal Frequency Standard is installed. An external reference standard should be used where necessary for the above checks.

Control Malfunction

- (1) Local control of RA1792 is affected via the A6 microcomputer and A9 Receiver Control modules with the associated keyswitch and tuning encoder controls.
 Before replacing these modules ensure that all ribbon cable connectors and the EPROM's A6U5, U6 and U7 are properly seated in their respective sockets.
 - (2) Remote control malfunctions are likely to be confined to fault conditions existing in the optional A6A1 Digital Interface module or the associated control connections.

18

NOTE: Since the above modules are interactive it may be necessary to substitute known working modules in turn to effect a repair. Start by disconnecting A6A1, then replace A6A2, then A9A2, then A9A1 as needed.







Signal Flow Diagram RA.1792

Fig. 5 · 1

			BOA	RD/	MO	DULE P	ROBAB	LE F	AUL	.T		
FAULT	A1	A2	A3	A4	A5	A6A2	A6A1	A7	A8	A9	A10	COMMENTS &
SYMPTONS	Check Module Board According To Number Order						NOTES					
All voltages low											1	Check A10T1 pri- mary tap selection
One or more d.c. bus voltages low											1	Check for short cir- cuit conditions at A10A1J1
Sensitivity low	4	3	2	1				6	5			Ref. Figure 5-3
BFO wrong frequency						2		:	1	3		Check A8J (Control)
2nd LO wrong frequency									1			Check setting of S2
lst LO wrong frequency						3		2	1	4		Check Ref. 1 MHz at A7J2. Check TP11 (Control)
Poor bandpass response		3.	2	1								
Low AF output				1					2			Check VOLUME control R2
Low IF output				1								Check cable to J2
Poor AGC range		3	2	1								Check AGC cabling
ISB Fault				2	1							
Control malfun- ction						1				2		Check all control cabling
Low Remote Control							1					Check cable to A6A1J1
No/Wrong REF FREQ [,] Output]			Check A8 links LK1 and LK2
Meter malfunc- tion				1		3				2		

Figure 5–2. Fault Finding Chart

/						I
		A2				A 3
		1 1 1 1 1 1 1 1 1 1 1 1 1 1]-[>		<u>}-[≻]-[~~</u>	
TEST — A1 POINT — A1	1J1 J	15	E9	A3E1	TPI	TP2
RELATIVE SIGNAL - 0 LEVEL	0dB −1d	18	-10dB	+4dB	+18dB	+24dB
SIGNAL LEVEL — 0.9 (rms)	·5µV 0·4	۶6µV	0 16µV	0∙8µV	4·0µV	7∙9µ۷
FREQUENCY		◄		40 , 455MH	1z	-

ALL SIGNAL LEVELS ARE RELATIVE TO ANTENNA INPUT AND ARE MEASURED USING AN RF OR AF VOLTMETER WITH HIGH IMPEDANCE PROBE. MEASUREMENTS MADE WITH AGC OFF AND IF GAIN SET TO MAXIMUM.



Signal Level Diagram

Fig 5.3

<u>CHAPTER 6</u>

ALIGNMENT PROCEDURES

Para.		Page
1	INTRODUCTION	6-1
6	RECEIVER DISASSEMBLY AND REASSEMBLY	6-1
7	CHECKING PROCEDURE, POWER SUPPLY A10	6-3
8	Procedure	6-3
9	ALIGNMENT PROCEDURE - 2nd LO/BFO SYNTHESIZER A8	6-4
10	Procedure	6-4
11	ALIGNMENT PROCEDURE - 1st LO SYNTHESIZER A7	6-5
12	Procedure	6-5
13	ALIGNMENT PROCEDURE - MICROCOMPUTER A6A2	6-6
14	ALIGNMENT PROCEDURE - IF/AF BOARD A4	6-6
15	Procedure	6-6
16	ALIGNMENT PROCEDURE ISB IF/AF A5	6-8
17	ALIGNMENT PROCEDURE 2nd MIXER A3	6-8
18	Procedure	6-8
19	ALIGNMENT PROCEDURE - 1st MIXER MODULE A2	6-9
20	Procedure	6-9

Para.		Page
21	ALIGNMENT PROCEDURE - RF AMPLIFIER/LOWPASS FILTER AI	6-10
22	Procedure	6-10
23	ALIGNMENT PROCEDURE - FRONT PANEL MODULES A9A1 AND A9A2	6-10
24	FINAL GAIN AND AGC ADJUSTMENTS	6-11

TABLES

Table No.		Page
1	Test Equipment Required	6-2

ILLUSTRATIONS

Fig. No.

6.1	Top View, RA1792 Receiver
6.2	Bottom View, RA1792 Receiver
6.3	Component Layout: RF Amplifier/LPF Board Al
6.4	Component Layout: First Mixer Board A2
6.5	Component Layout: Second Mixer Board A3
6.6	Component Layout: Main IF/AF Board A4
6.7	Component Layout: Microcomputer Board A6A2
6.8	Component Layout: First LO Synthesizer A7
6.9	Component Layout: Second LO/BFO Synthesizer A8
6.10	Component Layout: Front Panel Switch & Display Board A9A1
6.11	Component Layout: Front Panel Memory Board A9A2
6.12	Component Layout: AC Power Supply Module A10

Chap. 6

Contents (2)

CHAPIER_6_

ALIGNMENT PROCEDURES

INTRODUCTION

- 1 This chapter contains alignment procedures for the RA1792 Receiver as a complete assembly. Under normal operating conditions the receiver will maintain the factory alignment over a long period of time. Realignment should, therefore, only be carried out following the replacement of components which affect the alignment, or where a known misalignment exists. Refer to Chapter 3, Operation, for operating instructions.
- 2 Should it be necessary to realign the complete receiver, the following procedures must be followed in the order given. Before attempting to realign an individual sub-assembly it must be ascertained, where applicable, that the preceding assemblies are functioning correctly.
- 3 If the specified performance cannot be attained by alignment, then a fault must be suspected and reference should be made to Chapter 5, Fault Finding.
- 4 A certain amount of dismantling it necessary to gain access to certain areas of the receiver. Details for dismantling and reassembly are contained in paragraph 6. After alignment, ensure that all dismantled assemblies are correctly reassembled and that all shielding covers are replaced using all screws provided or their exact equivalents.
- 5 Table 6-1 lists the test equipment required. Those listed in the example column are recommendations only. Any instruments with equal or better characteristics may be substituted.

RECEIVER DISASSEMBLY AND REASSEMBLY

6 Figures 6.1 and 6.2 show the location of the printed circuit boards, and Figures 6.3 to 6.12 show the location of components on the printed circuit cards.

To disassemble the receiver proceed as follows:

- (1) Remove the receiver from rack or cabinet. It is held by 4 screws on the front panel.
- (2) Remove top and bottom cover plates by loosening six quarter-turn fasteners.

TABLE 6-1 TEST EQUIPMENT

Recommended Instrument	Racal 4.002	Tektronix 465	Racal 9301A	Marconi TF893 B	Racal 990 4	Racal 9084	
Specification	Range: 0 to 150V a.c. and d.c. 0 to 1A a.c. and d.c. Display: 3½ digits Accuracy: ±3%	Sensitivity: 5 mV/div. Frequency: d.c. to 2 MHz	Range: 300 mV to 3V r.m.s. Frequency: 100 kHz to 70 MHz Input Impedance: > 1 M ohm with 50 ohm adaptor Accuracy: <u>+</u> 1% of full scale	1 mW - 1W 15a and 600a	Frequency Range: 0 to 50 MHz Sensitivity: 10 mV r.m.s. Impedance: 1 M ohm Accuracy: 1 part in 10 ⁶ <u>+</u> 1 count	Frequency Range: 450 kHz to 50 MHz Accuracy and Stability: Output frequency is locked to the frequency standard in use. Output Level Range: -130 dBm to +13 dBm into 50a Modulation: AM 800 mV into 600a gives 80% mod. depth. FM IV into 600a gives peak selected deviation. Peak deviation is between 10 kHz and 300 kHz depending on selected range. Output Impedance: 50a	50-ohm BNC-SMB
Instrument	Digital Multimeter	Oscilloscope, Dual Trace	RF Voltmeter	Audio output power meter	Digital Frequency Meter	Signal Generator	Terminating Coupler
ltem		2	ы	4	Ŋ	'0	7

- (3) The A1, A6A1 and A6A2 modules may now be removed from the chassis by unplugging all electrical connections, removing the screws securing each module, then lifting the module away from the chassis.
- (4) The Power Supply module (A10) may be removed by disconnecting electrical connections, loosening the 4 captive screws, holding the module to the chassis, and 5 screws securing the module to the rear panel.
- (5) To remove A4 and/or A5 (optional) modules, unplug all electrical connections, remove screws securing the module to the chassis and lift the module out.
- (6) To remove either A9A1 or A9A2 modules, remove the five electrical connections from A9A2 that come from modules A6A2, A4, A7, A8 and A10, then remove four screws securing the front panel and front chassis and lower the whole assembly away from the main chassis. Remove the tuning disk from the tuning shaft, located behind module A9A2. Module A9A2 may now be removed by removing the screws securing it to module A9A1.
- (7) To remove module A9A1 first perform step 6 above, then remove the IF GAIN and VOLUME control knobs and remove the front panel. The A9A1 module may now be removed from the front chassis plate by removing the screws securing it to that plate.
- (8) Figure 6-2 shows a bottom view of the chassis which provides access to modules A2, A3, A7 and A8. To remove either of these four modules, remove the shielding cover from the respective module compartment, remove its electrical connections and then remove the module by removing the screws securing it to the chassis.

CHECKING PROCEDURE, POWER SUPPLY A10

7 Test Equipment Required: Digital Multimeter, item 1 of Table 6-1; and Oscilloscope, item 2.

Procedure

- 8 (1) Disconnect the cable from A10J3 located on the base of the power supply.
 - (2) Connect the digital voltmeter, item 1, between chassis (0V) and each of the following pins of the power supply, A10, in turn. Use the oscilloscope, item 2, to measure the a.c. ripple.

A10A1J1 Pin No's	Voltage	AC Ripple (p-p)
1, 14 10, 11, 24 3, 16	+20V, ± 1V +15, ±0.75V +20V nominal unregulated	5 mV 5 mV
22, 23 7, 8 4, 17 5, 18 13, 19, 20	-15V, ±0.75V +12V, ±0.5V +5V, +0.5, -0.2V +10V nominal unregulated Ground, 0 Volts	5 mV 5 mV 5 mV 1 5 mV

(3) Disconnect all test equipment and reconnect the cable to the power supply.

ALIGNMENT PROCEDURE - 2nd LO/BFO SYNTHESIZER A8

9 Test Equipment Required: Digital Multimeter, item 1 of Table 6-1, RF Voltmeter, item 3, Digital Frequency Meter, item 5, and Oscilloscope, item 2.

Procedure

10

 Check on the A8 board to ensure that the links LK1 and LK2 are made in accordance with Table 6-2 for the required REF Frequency IN/OUT mode of operation.

TABLE 6-2

LKI	LK2
Link Open Link	Link Link Open
	Link

(2) Check that S2 REF INT/EXT switch on the rear panel is set to INT.

- (3) Connect the digital frequency meter to J3 and the digital multimeter, set to the 10 Volt range, between TP5 and ground. Connect the frequency counter
 1 MHz input to the receiver REF IN/OUT socket J1.
- (4) Check Voltmeter for a reading between 6 to 11 Volts. Check frequency counter for a reading of 40.000000 MHz + 1 Hz.
- (5) Disconnect the frequency meter and measure the 40 MHz output level at J3 into 50 ohms, using the RF Voltmeter. This level should be not less than -5 dBm.
- (6) Set the receiver controls for CW operation, BFO centre, and BFO indication to 0.00 kHz.

- (7) Connect the digital frequency meter to J4 on the digital multimeter, set to the 10 Volt range, between TP8 and ground.
- (8) Observe that the BFO output is 455,000 + 1 Hz then adjust the tuning slug of L4 as necessary for a multimeter indication of 8 + 0.5 volts.
- (9) Select BFO variable and tune the BFO using the front panel control. Observe that the frequency meter agrees with the front panel indications.
- (10) Typical frequencies, signal levels and voltages as they should be at various test points are shown below. When measuring at TP2 and J1, set INT/EXT switch to INT and links LK1 and LK2 are connected for 1 MHz I/O at J1.

Test Point	Frequency	Volts	Remarks			
TP2 TP5 TP8 TP9	5 MHz DC DC 22.75 MHz	TTL 5.5+2.5∨ 8 +2√ 200 m∨ min p-p	Use oscilloscope Use multimeter Use multimeter Use oscilloscope (BFO set to 0.00 kHz)			
TP10	5 MHz	1∨ min p-p	Use oscilloscope			
J1 J2 J4	1 MHz 1 MHz 455 kHz	222 mV min TTL 0.7V p-p	Use RF voltmeter Use oscilloscope Use oscilloscope			

ALIGNMENT PROCEDURE - 1st LO SYNTHESIZER A7

11 Test equipment required: Digital Multimeter, item 1 of Table 6-1, Oscilloscope with X1 probe: item 2, Digital Frequency Meter, item 5.

Procedure

- 12
 - (1) Connect the digital multimeter between TP5 and ground.
 - (2) Set R17 for a multimeter indication of 5.2 + 0.01 Volts.
 - (3) Connect the multimeter between TP11 and ground.
 - (4) Tune the receiver to 29.99999 MHz, and adjust L5 for a multimeter indication of 14 Volts.
 - (5) Tune the receiver to 00.00000 MHz and ensure that the multimeter indication is not less than 2.5V.
 - (6) Set the receiver tune frequency to 1046 kHz. Set the oscilloscope to display 0.2 ms/div., external trigger. Trigger the scope from the signal on TP4 and connect the X1 oscilloscope probe to TP11. Set the vertical sensitivity to $5 \,\mathrm{mV/div}$.

- (7) Adjust R4 to null out the signal on the oscilloscope.
- (8) Connect the digital frequency meter to 1st LO output at A7 J3.
- (9) Observe that the indicated frequency is equal to the receiver tuned frequency plus 40.455 MHz (+ instrument error) over the full receiver tuning range.
- (10) Disconnect all test equipment and re-connect all module interconnections.

ALIGNMENT PROCEDURE - MICROCOMPUTER A6A2

13 No adjustments are provided on the A6A2 module and alignment is not required. A6A2 clock frequency is 2 MHz nominal.

ALIGNMENT PROCEDURE - IF/AF BOARD A4

14 Test equipment required: Digital Multimeter, item 1 of Table 6-1, RF Voltmeter item 3, Audio Power Meter, item 4, Digital Frequency Meter, item 5, Signal Generator, item 6 and 50 ohm terminating coupler, item 7.

Procedure

- (1) Connect the Digital Multimeter between TP9 and ground and select AGC SHORT on the front panel of the receiver. With no signal at antenna input adjust R119 for a multimeter reading of 10 + 0.05 Volts.
 - (2) Set the AGC to MAN. and turn the IF GAIN control fully clockwise. Select CW BW5 (16 kHz).
 - (3) Connect the signal generator output to A4J1. Set the signal generator to 455.00 kHz and the output level to $250 \mu \text{V}$ pd.
 - (4) Connect the RF voltmeter with 50 ohm termination to the IF OUT socket, J2 on the rear panel.
 - (5) Adjust L1 and L2 for maximum indication on the RF voltmeter.
 - (6) Connect the RF Voltmeter, using the high impedance probe, to A4TP7.
 - (7) With IF GAIN at maximum, bandwidth to 3 kHz, adjust R39 on the A4 board for an indicated 300mV rms + 1 dB on the RF Voltmeter.
 - (8) Set the AGC to SHORT. Increase the signal generator level by 35 dB and adjust R47 for 8.5V + 0.05V on TP9 measured with the digital multimeter.

- (9) Connect the RF Voltmeter to the rear panel IF OUT socket, J2. Select AGC MAN, 6 kHz BW. Adjust the IF GAIN control for 100 mV on the RF voltmeter.
- (10) Select each bandpass filter in turn and verify that the required 6 dB bandwidths are obtained by tuning the signal generator through the receiver pass-band.

TABLE 6-3

6 dB BW (min)

BW1	0.3 kHz	
BW2	1.0 kHz	
BW3	3.2 kHz	
BW4	6.0 kHz	
	USB/LSB	-6 dB max, 250 Hz to 3.2 kHz in wanted sideband.
BW5	16 kHz	

- NOTE: 1. LSB should be measured at A5J3 if ISB of A5 is fitted.
 - 2. The 6 dB bandwidths may differ from those listed above if optional filters are fitted.
- (11) Connect the audio power meter, set to 600 ohms, to the MONITOR LINE OUT, pins 4 and 17 of J3 on the rear panel.
- (12) Set the receiver AGC to SHORT, MODE to CW, BFO 1 kHz offset.
- (13) Connect the signal generator to the A4 IF input using the BNC adaptor.
- (14) Set the signal generator to 455 kHz CW output at a level of 10 mV pd.
- (15) Adjust AF LINE LEVEL preset control R129 on A4 for 1 mW output. (.775V in 600 ohms).
- (16) Select AM mode and 6 kHz bandwidth.
- (17) Connect the audio voltmeter to LINE OUT pins 1 and 14 on J3 on the rear panel. Modulate the signal generator to 30% at 1 kHz and check for audio output indication on the Audio Voltmeter.
- (18) Select FM mode and 16 kHz bandwidth.
- (19) Modulate the signal generator frequency at a 1 kHz rate with a peak deviation of 5.6 kHz.

- (20) Peak L3 for maximum AF output.
- (21) Connect the output power meter set to 15n to the output terminals of J3.
- (22) Set the VOLUME control on the front panel to maximum. Ensure that the indicated AF output level is at least 200 mW into 15 ohms.
- (23) Disconnect all test equipment, reconnect all removed module interconnections.

ALIGNMENT PROCEDURE ISB IF/AF A5

16 The circuits employed in A5 are identical to the relevant circuits of A4. Refer to the alignment procedures of A4 for realignment of this module.

ALIGNMENT PROCEDURE 2nd MIXER A3

17 Test equipment required: Digital multimeter, item 1 of Table 6-1, Signal Generator, item 6, RF voltmeter, item 3.

Procedure

- Set the receiver controls for AM reception, 16 kHz bandwidth, AGC manual, and IF GAIN maximum.
 - (2) Connect the RF voltmeter to the IF OUT connector J2 on the receiver rear panel.
 - (3) Disconnect P1 from A2J3. Set R24 on the A3 board fully clockwise.
 - (4) Using the Signal Generator inject a 40.455 MHz signal to P1 and adjust the level to produce an IF output indication of 100 mV rms.
 - (5) Adjust the following trimmers in the order shown for peak output indication on the RF voltmeter, reducing the signal generator level as required to maintain the 100 mV output reference. Adjust L7, L6, L5, L4, and T1 tor peak.
 - (6) With the signal generator input level of 1 μ V emf at the A3 input, the signal plus noise to noise ratio at the audio output in a 3 kHz bandwidth should be at least 18 dB.
 - (7) Remove all test equipment and re-instate all module connections.

ALIGNMENT PROCEDURE - 1st MIXER MODULE A2

19 Test equipment required: RF Voltmeter, item 3 of Table 6-1 and Signal Generator, item 6.

Procedure

- 20 (1) Remove the local oscillator input to J1 of A2.
 - (2) Connect the signal generator to the LO input A2J1. Set the output to about 0 dBm.
 - (3) Connect the RF voltmeter using the high impedance probe to TP2 of A2.
 - (4) Set the receiver front panel controls to AM mode, AGC MAN, 16 kHz BW and IF GAIN to maximum.
 - (5) Turn SUPPLY switch to ON.
 - (6) Tune the signal generator to 17.6 MHz. Adjust coil L3 of A2 to provide a notch (minimum amplitude) at 17.6 MHz while observing the RF voltmeter indication.
 - (7) Tune the signal generator to 26.045 MHz. Adjust coil L4 in the same manner except to provide a notch at 26.045 MHz.
 - (8) Disconnect the signal generator from J1 and connect it to P1 (RF INPUT).
 - (9) Connect the RF voltmeter with the high impedance probe to the links between E3 and E5.
 - (10) Set the generator to 50.2 MHz. Adjust L5 for minimum level indication on the RF voltmeter.
 - (11) Set the generator to 40.45 MHz. Adjust L2 for minimum level indication on the RF voltmeter.
 - (12) Reconnect input cable P1 to chassis. Reconnect the LO input to J1.
 - (13) Set the receiver frequency to 2.00000 MHz.
 - (14) Connect the output of the signal generator to the chassis-mounted first mixer input coax connector. Set the signal generator frequency to 2.000 MHz and output level to 1 µV emf.

- (15) Connect the RF voltmeter, with the 50 ohms input impedance adapter, to the IF OUT connector, J2 on the rear panel. Select CW, 3 kHz bandwidth, MAN. Turn IF GAIN control fully clockwise.
- (16) Tune the signal generator to maximum output, as indicated on the RF voltmeter. Peak T5 for maximum output.
- (17) With the signal generator input level of 1 μ V emf at the A2 input the signal plus noise to noise ratio at the audio output in a 3 kHz bandwidth should be at least 10 dB and frequencies between 500 kHz and 30 MHz.
- (18) Set the receiver supply switch to off. Disconnect all test equipment. Reinstate all module connections.

ALIGNMENT PROCEDURE - RF AMPLIFIER/LOWPASS FILTER AI

- 21 Signal generator, item 6; RF voltmeter, item 3.
 - NOTE: Do not attempt to align the four-section low pass filter without a spectrum analyser/tracking generator. The alignment details are shown on Fig. 8-1.

Procedure

22

- Connect the signal generator to the antenna input socket A1J1 and the RF voltmeter with 50 ohm termination to the RF out connector W2P1. Set the signal generator level to -10 dBm.
 - (2) If the RF amplifier is linked out ensure that the loss through the A1 module does not exceed 1.5 dB from 500 kHz to 30 MHz.
 - (3) If the RF amplifier is linked in ensure that the gain through the Al module is 8 dB + 2 dB from 500 kHz to 30 MHz.
 - (4) Reconnect W2Pl to chassis connector J5.
 - (5) With a signal generator input level of 1 μ V emf at the A1 input the signal plus noise to noise ratio at the audio output in a 3 kHz bandwidth should be at least 10 dB with the RF amplifier linked out and at least 15 dB with it linked in.

ALIGNMENT PROCEDURE - FRONT PANEL MODULES A9A1 AND A9A2

23 No adjustments are provided on either the A9A1 or A9A2 modules and alignment is not required.

FINAL GAIN AND AGC ADJUSTMENTS

- Following the adjustment or replacement of the A1, A2, A3, A4 or A5 modules the following final gain and agc adjustments should be made.
 - (1) Connect the signal generator to the antenna input A1J1 and set the frequency to 1.02 MHz.
 - (2) Connect the audio power meter to the MONITOR line output, J3 pins 4 and 17. Connect the dvm to DIV AGC output, J3, pins 21 and 9. Set R105 on A4 fully clockwise.
 - (3) Set the receiver to USB, agc short and tune it to the signal generator. Set the signal generator level to 60 μ V emf. Adjust R129 on A4 for 0 dBm output on the power meter.
 - (4) Reduce signal generator level to 1 μ V emf, select MAN. and IF GAIN fully clockwise and adjust R39 on A4 for 0 dBm on the power meter.
 - (5) Select AGC SHORT and increase the signal generator level to $60 \ \mu V \ emf$. Adjust R47 on A4 for an indication of 8.5 + 0.05V on the dvm.
 - (6) Connect the RF voltmeter with high impedance probe to TP1 on A4 board. Note the level on the RF voltmeter and slowly turn R105 on A4 anti-clockwise until this level is reduced by 1 dB.
- 25 If the receiver is fitted with the ISB option the following adjustments should be made.
 - (1) Connect the dvm to the ISB DIV AGC output, J3 pins 22 and 9.
 - (2) Set the receiver to LSB, agc SHORT and tune it to the signal generator. Set the signal generator output level to 60 μV emf. Adjust R132 on A4 for 0 dBm output on the power meter.
 - (3) Reduce the signal generator level to 1 μV emf, select MAN. and set the IF GAIN control fully clockwise. Adjust R19 on A5 for 0 dBm on the power meter.
 - (4) Select AGC SHORT and increase the signal generator level to 60 μ V emf. Adjust R23 on A5 for an indication of 8.5 + 0.05V on the dvm.





Top View: RA.1792 Receiver









Component Layout: RF Amplifier / Low Pass Filter Board A1





Component Layout:First Mixer Board,A2





Component Layout : Second Mixer Board , A3







Component Layout : Main IF/AF Board A4









Component Layout : Microcomputer Board A6A2



FOR EARLIER VERSIONS SEE APPENDIX 4




Component Layout: First LO Synthesizer A7

Fig.6





Component Layout: Second LO/BFO Synthesizer Board A8

Fig.6.9







Component Layout: Front Panel Switch and Display Board A9A1 Fig.6.10







Component Layout : Front Panel Memory Board A9A2 Fig.6.11







SECTION A-A

مەر مەرىخى













Component Layout: AC Power Supply Module A10

F

:

ιí.

CHAPTER 7

<u>COMPONENTS LIST</u>

CONTENTS

	Page
CHASSIS COMPONENTS	7-1
RF AMPLIFIER/LPF MODULE	7-3
RF AMPLIFIER/LPF BOARD A1	7 -4
IST MIXER BOARD A2	7- 7
2ND MIXER BOARD A3	7-1 1
MAIN IF/AF BOARD A4	7-1 5
MICROCOMPUTER BOARD A6A2	7-2 7
FIRST LO SYNTHESIZER BOARD A7	7-3 0
2ND LO/BFO SYNTHESIZER A8	7 -39
FRONT PANEL SWITCH AND DISPLAY BOARD A9A1	7- 47
FRONT PANEL MEMORY BOARD A9A2	7 - 50
AC POWER SUPPLY MODULE A10	7- 54
FREQUENCY STANDARD MODULE A11	7 - 5 6

ORDERS FOR SPARE PARTS

in order to expedite handling of part orders, please quote:-

- (1) Type and serial number of equipment.
- (2) Circuit reference, description, Racal part number, and manufacturer of part required.
- (3) Quantity required.
- NOTE: If the equipment is designed on a modular basis, please include the type and description of the module for which the replacement part is required.

CHASSIS COMPONENTS (ST80767)

(earlier versions ST80766)

Cct. Ref.	Value	Description	Rat	Tol. %	Racal Part Number
Resisto	<u>rs</u>				
R 1	50K	Potentiometer (IF GAIN)			B08243
R2	1K	Potentiometer (VOLUME)			B08244
R3	١K	Metal Oxide		2	910388
Capaci	tors				
Cl	.001	Feedthrough	500	20	938668
C2	.001	Feedthrough	500	20	938668
C3	_001	Feedthrough	500	20	938668
C4	.001	Feedthrough	500	20	938668
C5	.001	Feedthrough	500	20	938668
C6	.001	Feedthrough	500	20	938668
C7	.001	Feedthrough	500	20	938668
C8	.001	Feedthrough	500	20	938668
C9	.001	Feedthrough	500	20	938668
Connec	tors				
JI		Socket, bulkhead, BNC (REF IN/	OUT)	919499
J2		Socket, bulkhead, BNC (,	919499
		Mating plug for J1, J2		/	900038
J3		Socket, 25-way (AF OUT))		938656
		Mating plug, 25-way			916489
		Shell junction, straight			918108
		Retainer			914245
J 4		PHONES jack			938636
J5		Plug, bulkhead			938654
9L		Plug, bulkhead			938654
		Mating connector, snap-o	n		938423
J7		Socket, bulkhead, BNC (I	LO OUT)	919499
		Mating plug, BNC			900038
J8		Not used			
J9		Socket, bulkhead, BNC (1	ISB IF O	UT)	919499
		Mating plug, BNC			900038

Cct. Ref.	Value	Description	Rat	Tol. %	Racal Part Number
Switch	35				
S1 S2 S3 S4		SUPPLY REF INT/EXT METER L/S			938535 938666 938535 938535
Assemb	lies				
	*	RF Amp/LPF Module A1 RF Amp/LPF Board A2 First Mixer A3 Second Mixer A4 Main IF/AF A5 ISB IF/AF (Option) A6A1 Score Interface (Op A6A2 Microcomputer A7 First LO Synthesizer A8 Second LO/BFO Synth A9A1 Switch and Display A9A2 Memory Board A10 AC Power Supply Mo A10 DC Power Supply Mo	nesizer Board dule dule (op	otion)	ST08076 ST08078 ST08184 ST08093 ST08276 ST08276 ST08459 ST08203 ST08203 ST80788 ST08283 ST08198 ST08234 ST80784 ST80762
Miscelle	aneous	All Frequency Standard	Module (d	option)	ST08140
		Loudspeaker Encoder disc Encoder shaft assembly Knob (Frequency) Knob (IF GAIN, VOLUM Knob end cap Cable assemblies: W1 W2	E)		B08269 B08194 B08195 BA43873 927731 927734 B07909/1 B07909/1
		W2 W3 W4 W5 W6 W7 W12 W16			B07909/2 B07909/3 B07909/4 B07909/16 B07909/5 B07910/1 B07910/6 C08336

* Earlier Versions ST 08545 (Appendix 4)

Cct. Ref.	Value	Description	Rat	Tol. %	Racal Part Number
<u>Mis ce</u>	llaneous				
		W19 W21 W22 W25			D08222 B08263 B08262 B07910/8
		RF AMPLIFIER/LPF /	MODULE	(ST08076)	
Conne	ctors				
ILIA		Socket, BNC (ANT. INP	UT)		938474
A1J2		Mating plug, BNC Plug, 4-pin Mating socket			900038 938475 938658
<u>Miscel</u>	laneous				
El		RF Amplifier/LPF Board A Lighting Arrestor Box Spanner (for tuning kr		al)	ST 08078 911141 AD81031

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Resisto	rs		W		
RI	1 0 k	Metal Oxide	1	2	914042
R2	4.7k	Metal Oxide		2	913490
R3	10k	Metal Oxide	1	2	914042
R4	2.2k	Metal Oxide	$\frac{1}{4}$	2	916546
R5	4.7k	Metal Oxide	4	2 2	913490
R6	2.2k	Metal Oxide	14	2	916546
R7	1.5k	Metal Oxide	4	2	911166
R8	470	Metal Oxide		2	920758
R9	270	Metal Oxide	4	2 2 2	910391
R10	47	Metal Oxide	1 <u>4</u>	2	91 <i>7</i> 063
R11	10	Metal Oxide	$\frac{1}{4}$	2	920736
R12	22	Metal Oxide	$\frac{1}{4}$	2	920743
R13	270	Metal Oxide		2 2 2 2 2	910391
R14	18	Metal Oxide	$\frac{1}{4}$	2	916545
R15	270	Metal Oxide	<u>t</u>	2	910391
Capaci	tors		Ň		
C1	ĩ	Polyester	100	+20	931163
C2	0.1	Ceramic	50	+ 20	938406
C3	0.1	Ceramic	50	+ 20	938406
C 4	1	Ceramic	50	+20	938401
C5	0.01	Ceramic		<u>+</u> 20	938053
C6	Зр	Silver Mica		+¹2pf	938404
C7	1	Tantalum	35	20	93840 5
C8	0.1	Ceramic	50	<u>+</u> 20	938406
C9	0.01	Ceramic		+ 20	938053
C10	6.8	Tantalum	35	+ 20	938030
211	1	Ceramic	50	<u>+</u> 20	938401
C12	0.01	Ceramic		+20	938053
213	0.1	Ceramic	50	+ 20	938406
214	0.1	Ceramic	50	7 20	938406
CI 5	6.8	Tantalum	35	20	938030

RF AMPLIFIER/LPF BOARD A1 (ST08078)

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Capaci	itors		$\underline{\vee}$		
C16	110p	Silver Mica		2	938409
C17	10p	Silver Mica		¹ /₂pf	938410
C18	1 <i>5</i> 0p	Silver Mica	350	lp	902238
C19	75p	Silver Mica		2	938411
C20	110p	Silver Mica		2	938409
C21	91 p	Silver Mica		2	938412
C22	120p	Silver Mica	350	lp	902236
C23	43p	Silver Mica		2	938413
C24	82p	Silver Mica	3 50	lp	902232
Diodes					
CRI		IN3600			926132
CR2		IN3600			926132
CR3		IN916			913480
CR4		IN916			913480
CR5		Not used			
CR6		Not used			
CR7		IN916			913480
CR8		IN916			913480
Transis	tors				
ຊາ		Silicon (2N5089)			938417
ລ2		Silicon (2N3866)			917219
Q3		Silicon (2N5160)			938418

L1	1 <i>5</i> µH	Choke	10	915850
L2	100µH	Choke		919471
L3	100µH	Choke		919471
L4		Coil, Variable		AT81393
L5		Coil, Variable		A T81394
L6		Coil, Variable		AT81395
L7		Coil, Variable		AT81396

Inductors

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Miscel	laneous				
F1		Fuse, 1 Amp, $\frac{1}{4} \times 5/8$ Std Blo			938415
XF1		Fuse Holder	·		938414
FB1		Ferrite Bead			907488
FB2		Ferrite Bead			907488
K1		Relay, Reed 2 Form	1 A		938416

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Resisto	rs		W		
R1		Not used			
R2		Not used			
R3		Not used			
R4		Not used			
R5		Not Used			
R6		Not Used			
R7		Not Used			
R8	1.2k	Metal Oxide		2	911179
R9	1 50	Metal Oxide		2 2	910389
R10	100k	Metal Oxide		2	91 51 90
R11	22	Metal Oxide		2	920743
R12	1k	Metal Oxide		2 2	913489
R13	100k	Metal Oxide			91 51 90
R14	22	Metal Oxide		2	920743
R15	1.2k	Metal Oxide		2	911179
R16	1 50	Metal Oxide		2	910389
R17	220	Metal Oxide		2	910390
R18	220	Metal Oxide		2	910390
R19	10	Metal Oxide		2	920736
R20	lk	Metal Oxide		2	913489
R21	100	Metal Oxide		2	910388
R22	10k	Metal Oxide		2	914042
R23	47	Metal Oxide		2	917063
Capaci	itors		<u>v</u>		
CI	100p	Silver Mica	3 50	+l p 2	902234
C2	43p	Silver Mica	3 <i>5</i> 0	2	938413
C3	91p	Silver Mica	3 50	2 2	938412
C4	390p	Silver Mica	3 50		902248
C5	33p	Silver Mica	350	<u>+</u>]p	902222

1ST MIXER BOARD A2 (ST 08184)

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Capaci	itors		· <u>v</u>		
C6	100p	Silver Mica	350	lp	902234
C7	43p	Silver Mica	3.50	2	938413
C8	150p	Silver Mica	3 50	lp	902238
C9 C10	47p	Silver Mica Not used	400	Ιp	938834
C11 C12	68 p	Silver Mica Not Used	3 <i>5</i> 0	lp	902230
C12	0.1	Ceramic	50	20	938406
Cl4	680p	Ceramic	50	£.4	938479
C15	0.1	Ceramic	50	20	938406
C16	680 p	Ceramic			938479
C17	680 p	Ceramic			938479
C18	2.2p	Ceramic			938480
C19	680 p	Ceramic			938479
C20	680 p	Ceramic			938479
C21		Not Used			
C22	0.1	Ceramic	50	20	938406
C23		Not Used			
C24	0.1	Ceramic	50	20	938406
C25	0.01	Ceramic		20	938053
C26	1000p	Ceramic		20	938408
C27	27p	Silver Mica	350	lp	902220
C28	1000p	Ceramic		20	938408
C29	1000p	Ceramic		20	938408
C30	15	Tantalum	20	20	938034
C31	0.01	Ceramic		20	938053
C32	1000p	Ceramic		20	938408
C33	1000p	Ceramic		20	938408
C34	0.1	Ceramic	50	20	938406
C35	0.01	Ceramic		20	938053
C36	0.01	Ceramic		20	938053
Č37	0.01	Ceramic	250	20	916187

*Earlier Versions 33p. 902222

*

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Diodes					
CRI		K \$8379			938424
Transis	fors				
QI		Not used			
Q2		Silicon (Matched BSV81)			A08298
Q3		Silicon (Matched BSV81)			A08298
Q4		Silicon (Matched BSV81)			A08298
Q5		Silicon (Matched BSV81)			A08298
Q6		Silicon (2N3866)			917219
Q7		Silicon (2N3866)			917219
Q8		Silicon (U310)			932518
Transfo	rmers				
T 1		RF Wide Band			A T80404
T2		RF Wide Band			AT81405
Г З		RF Wide Band			A T81406
4					AT81407
5					AT81398
Inducto	ors				
Ll	0.27µH	Choke RF			938481
L2	••••• pr •	RF Variable Coil			AT81395
L3		RF Variable Coil			AT81402
L3 L4		RF Variable Coil			AT81880
_5		RF Variable Coil			AT81403
L6		Not used			
L7		Not used			
L8	10µH	Choke			921209
L9	15μH	Choke		10	915850
L10	15µH	Choke		10	91 58 50

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Conne	ctors				
JI J2 J3	Plug), Coaxial RF), 8-way), Coaxial RF			938429 806846-4 938429
Miscel	laneous				
FLÌ	40.455MHz	z Filter			BD80550

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Resisto	rs		W		
R1	100	Metal Oxide	1 4	+2	910388
R2	220k	Metal Oxide	$\frac{1}{4}$	+ 2	92177 1
र3	22k	Metal Oxide	$\frac{1}{4}$	- 2	913493
R4	22k	Metal Oxide	1	- +2	913493
R5	4.7k	Metal Oxide	14 14 14 14 14 14	+2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +	919490
R6	100k	Metal Oxide	4	+2	915190
R7	390	Metal Oxide	$\frac{1}{4}$	2	916331
R8	2.2k	Metal Oxide	$\frac{1}{4}$	+2 2 2 2	916546
29	220	Metal Oxide	1	2	910390
R10	22k	Metal Oxide		<u>+</u> 2	913493
11	27	Metal Oxide	$\frac{1}{4}$	+2	920745
218	560	Metal Oxide	$\frac{1}{4}$	- 2	917061
213	10	Metal Oxide	14	+2 +2 +2 2 2 2	920736
र14	10k	Metal Oxide	14	2	914042
R1 5	1k	Metal Oxide		2	913489
216	220	Metal Oxide	1 4 1 4	2	910390
217	100	Metal Oxide	1 4	<u>+</u> 2	910388
818		Not Used		_	
219	100	Metal Oxide	$\frac{1}{4}$	+2	910388
20	100	Metal Oxide	$\frac{1}{4}$ $\frac{1}{4}$	+2 +2	910388
21	39k	Metal Oxide	1 1 1	+2	900993
R22	4.7k	Metal Oxide	$\frac{1}{4}$	+2 +2	91 9490
223	5 6	Metal Oxide	1 <u>4</u>	+ 2	9 1 <i>7</i> 055
R24	500	Variable		20	938426
25	2.2k	Metal Oxide	$\frac{1}{4}$	2	916546
26	۱k	Metal Oxide	<u>1</u>	2	913489
227	47	Metal Oxide	14	2 2	917063
28	470	Metal Oxide	ेंच - व - व - व - व - व - व	2	920758
29	470	Metal Oxide	<u>1</u>	2 2	920758
230	1k	Metal Oxide	$\frac{1}{4}$	2	913489

2ND MIXER BOARD A3 (ST 08093)

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
lesisto	rs		<u>w</u>		
31	39	Metal Oxide	$\frac{1}{4}$	+2	917062
32	10	Metal Oxide	1 4 4 1 4 1	+2 +2 +2 2 2 2	920736
33	100	Metal Oxide	노	- 7	910388
34	10k	Metal Oxide	14	2	914042
35	1k	Metal Oxide	1	2	913489
36	1k	Metal Oxide	<u>1</u> 4	2	913489
37	47	Metal Oxide	$\frac{1}{4}$	2	917063
38	330	Metal Oxide		2	91 5690
39	330	Metal Oxide		2 2	91 56 90
40	1k	Metal Oxide		2	913489
41	47	Metal Oxide	$\frac{1}{4}$	2	91 <i>7</i> 063
42	47	Metal Oxide		2	917063
Capaci	tors		<u>v</u>		
	0.01	Ceramic		+20	938053
2	1	Tantalum	35	1 20	938405
3	1000p	Ceramic		+20	938408
	1000p	Ceramic		+20	938408
5	10000	Not Used			/00+00
.6		Not Used			
.7	27p	Silver Mica	3 50	+lp	902220
.8	1000p	Ceramic		+20	938408
59	1000p	Ceramic		+20 +20	938408
210	1000p	Ceramic		+20	938408
.11	15	Tantalum	20	+20	938034
12	1000p	Ceramic		+ 20	938408
213	68p	Silver Mica	3 <i>5</i> 0	+1p	902230
214	68p	Silver Mica	350		902230
.15	68p	Silver Mica	350	÷.p ÷lp	902230
	·			_	
16	82p	Silver Mica	3 50	<u>+</u> 1p	902232
17	330p	Silver Mica	350	<u>+</u> 1p	902246
.18	1000p	Ceramic		+ 20	938408
19	1000p	Ceramic		+20	938408
20	1000p	Ceramic		- 20	938406
* Ear	altan Mantan	33p , 902222		_	

*

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Capac	itors		<u>v</u>		
C21	1000p	Ceramic		+20	938408
C22	1	Tantalum	35	+20	938405
C23		Not Used		—	
C24	0.1	Ceramic		+20	938406
C25	0.1	Ceramic		<u>+</u> 20	938406
226	15	Tantalum	20	+20	938034
C27	0.1	Ceramic		+20	938406
C28	15	Tantalum	20	+20	938034
C29	0.1	Ceramic		<u>+</u> 20	938406
Diodes					
CRI		K\$8379			938424
Transis	tors				
ຊາ		Silicon (U310)			932518
Q2		Silicon (2N918)			906517
ntegro	ted Circuits				
ม		CA3046			922907
J2		LM324N			925944
J3		MC1496P			938427
 4		MC1733			938429
Fransfa	rmers				
[]		RF Variable			AT81398
Г2		RF Variable			AT81 3 99
nducto	ors				
.1	15µH	Choke RF			91 58 50
.2	•	Not Used			
_3	100µH	Choke RF			919471
.4		Coil RF Variable			AT81397
.5		Coil RF Variable			AT81397

Cct. Val Ref.	ue	Description	Rat.	Tol. %	Racal Part Number
Inductors					
L6 L7		Coil RF Variable Coil RF Variable			A T81397 A T81397
Connectors					
J1 J2		10-way Coaxial RF			B06846-5 938429
Miscellaneou	<u>is</u>				
FLI		Filter VTD-3-A			938425

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Resisto	rs		W		
RI	4.7k	Metal Oxide	$\frac{1}{4}$	+2	913490
R2	4.7k	Metal Oxide	$\frac{1}{4}$	+2 +2 +2	913490
R3	4.7k	Metal Oxide	1 Å	- 72	913490
R4	4.7k	Metal Oxide	$\frac{1}{4}$	- 2	913490
R5	4.7k	Metal Oxide	14 14 14 14 14 14	+2 +2 +2 +2	913490
R6	4.7k	Metal Oxide	14	<u>+</u> 2	913490
R7	17	Ref. FL7	1	13	017042
R8	47	Metal Oxide		+2 +2 +2 +2	917063
R9	1k	Metal Oxide	4 1	+2	913489
R10	1k	Metal Oxide	4	+2 	913489
R11	۱k	Metal Oxide	14 14 14 14 14 14	+2	913489
R12	1k	Metal Oxide	$\frac{1}{4}$	+2	913489
R13	۱k	Metal Oxide	$\frac{1}{4}$	- 2	913489
R14	lk .	Metal Oxide	$\frac{1}{4}$	- 2	913489
R1 5	1k	Metal Oxide	$\frac{1}{4}$	+2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +	913489
R16	10k	Metal Oxide	<u>1</u>	+2	91 40 42
R17	10k	Metal Oxide	$\frac{1}{4}$	-	914042
R18	10k	Metal Oxide		7 2	91 40 42
R19	10k	Metal Oxide	$\frac{1}{4}$	- 2	914042
R20	10k	Metal Oxide	14	+2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2	914042
R21	10k	Metal Oxide	$\frac{1}{4}$	+2	914042
R22	10k	Metal Oxide		+2 +2	914042
R23	1k	Metal Oxide	1	- 2	913489
R24	10k	Metal Oxide	1	+ 2	91 40 42
R25	100	Metal Oxide	4 1 4 1 4	+2 +2	910388
R26	22k	Metal Oxide	$\frac{1}{A}$	+2	913493
R27	1.5k	Metal Oxide	$\frac{1}{4}$	+ 2	911166
R28	lk	Metal Oxide		+2 +2 +2 +2 +2 +2 +2 +2 +2	913489
R29	47	Metal Oxide		- 72	917063
R30	22k	Metal Oxide	1	<u>+</u> 2	913493

MAIN IF/AF BOARD A4 (ST 08276)

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Resisto	ors		<u>w</u>		
R31	3.3k	Metal Oxide	<u>1</u>	2	910111
R32	47k	Metal Oxide	$\frac{1}{4}$	2	913496
R33	10k	Metal Oxide	1	2	914042
R34	2.7k	Metal Oxide	$\frac{1}{4}$	2	916548
R35	560	Metal Oxide	1 4 4 4 1 4 1 4 1 4	2	917061
R36	10k	Metal Oxide	$\frac{1}{4}$	2	914042
R37	100k	Metal Oxide	1 4	2	91 51 90
R38	47k	Metal Oxide		2	913496
R39	2k	Variable		_	938440
R40	10k	Metal Oxide	$\frac{1}{4}$	2	914042
۲41	47k	Metal Oxide	<u>1</u>	2	913496
R42	22k	Metal Oxide	$\frac{1}{\Delta}$	2	913493
R43	680	Metal Oxide	1	2	910113
R44	1.5k	Metal Oxide	4	2	911166
345	220k	Metal Oxide	1 14 14 14 14 14	2 2 2	921771
₹46	47	Metal Oxide	$\frac{1}{4}$	2	91 7063
R47	50k	Variable			938441
₹48	680	Metal Oxide	1	2	910113
R49	22k	Metal Oxide	1	2	913493
850	4.7k	Metal Oxide		2 2	913490
251	2.2k	Metal Oxide	$\frac{1}{4}$	2	916546
R52	47k	Metal Oxide	14	2	913496
R53	1 0 k	Metal Oxide	1	2	914042
R54	220k	Metal Oxide		2	921771
255	1k	Metal Oxide		2	913489
₹56	22k	Metal Oxide	$\frac{1}{4}$	2	913493
R57	10k	Metal Oxide	1	2	914042
₹58	10k	Metal Oxide		2	914042
259	22k	Metal Oxide		2	913493
260	100	Metal Oxide		2	910388
R61	22k	Metal Oxide	$\frac{1}{4}$	2	913493
R62	1k	Metal Oxide	$\frac{1}{\Delta}$	2	913489
R63	1.5k	Metal Oxide	$\frac{1}{4}$	2	911166
R64	1.5k	Metal Oxide	1 1 1 4 1 4 1 4 1 4	2	911166
65	1 <i>5</i> k	Metal Oxide	4	2	920645

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Resisto	rs		w		
R66	lk	Metal Oxide	1 <u>4</u>	+2	913489
R67	18k	Metal Oxide	拉		900994
R68	lk	Metal Oxide	<u>1</u>	+ 2	913489
R69	15k	Metal Oxide	14 14 14 14 14	+ 2	920645
270	1.2k	Metal Oxide	$\frac{1}{4}$	+2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +	911179
R71	10k	Metal Oxide	1 4	+2	914042
R72	1k	Metal Oxide	<u>1</u>	+ 2	913489
R73	22k	Metal Oxide	14	+ 2	913493
R74	10k	Metal Oxide		- 2	914042
R75	390	Metal Oxide	14	+2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +	916331
876	3.3k	Metal Oxide	14	+2	910111
R77	1k	Metal Oxide		- 2	913489
278	1k	Metal Oxide	$\frac{1}{4}$	+2	913489
279	1k	Metal Oxide	$\frac{1}{4}$	+ 2	913489
80	47	Metal Oxide	¥	+2 +2 +2 +2 +2 +2 +2 +2 +2 +2	917063
R81	22k	Metal Oxide	<u>1</u>	+2 +2	913493
82	39	Metal Oxide	<u>1</u> 4	 7	938440
83	22k	Metal Oxide	14	- 2	913493
₹84	3.3k	Metal Oxide	-4-4-4-4	+2	910111
85	1k	Metal Oxide	4		913489
886	10k	Metal Oxide	<u>]</u> 4 <u>1</u>	+2 +2	914042
R87	lk	Metal Oxide	$\frac{1}{4}$	- 2	913489
88	10k	Metal Oxide	14	- 2	914042
89	10k	Metal Oxide		+2	914042
890	47k	Metal Oxide	4	+ 2 +2	913496
291	22k	Metal Oxide	$\frac{1}{4}$	+2	913493
R92	3.9k	Metal Oxide	$\frac{1}{4}$	- 2	915074
293	47k	Metal Oxide		+2 +2 +2 +2	913496
894	4.7k	Metal Oxide	1	- 2	913490
895	100k	Metal Oxide	14	<u>+</u> 2	91 51 90
296	100k	Metal Oxide	$\frac{1}{4}$	+2 +2	915190
R97	18k	Metal Oxide	$\frac{1}{4}$	- +2	900994
298	12k	Metal Oxide	14	- 2	917952
R99	27k	Metal Oxide		+2 +2 +2 +2	913494
100	10	Metal Oxide	1	- +2	920736

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Resisto	<u>rs</u>		W		
R101	2.2k	Metal Oxide	$\frac{1}{4}$	+2	916546
R102	Ĭk	Metal Oxide	1	- 2	913489
R103	47k	Metal Oxide		- 7	913496
R104	18k	Metal Oxide	1 <u>4</u>	+2 +2 +2 +2	900994
R105	10k	Variable		_	935310
R106	180k	Metal Oxide	1	+2	920644
R107	18k	Metal Oxide	$\frac{1}{4}$	- 2	900994
R108	6.8k	Metal Oxide		- 2	91 0112
R109	3.3k	Metal Oxide	1	- -2	910111
R110	470	Metal Oxide	$\frac{1}{4}$	+2 +2 +2 +2 +2 +2 +2 +2	920758
R111	3.3k	Metal Oxide	<u>1</u>	+2	910111
R112	3.3k	Metal Oxide	14	- 2	910111
R113	1.5k	Metal Oxide		- 2	911166
R114	3.3k	Metal Oxide	$\frac{1}{4}$	- 2	910111
R115	47	Metal Oxide	14	+2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +	91 <i>7</i> 063
R116	3.3k	Metal Oxide	1 <u>4</u>	+2 +2 +2	910111
R117	100k	Metal Oxide	1 1 4 1 4	+2	915190
R118	10k	Metal Oxide	$\frac{1}{4}$	+ 2	914042
R119	10k	Variable			935286
R120	100k	Metal Oxide	$\frac{1}{4}$	<u>+</u> 2	915190
R121].8k	Metal Oxide	$\frac{1}{4}$	+2	911148
R122	100k	Metal Oxide	$\frac{1}{4}$	- 2	915190
R123	100k	Metal Oxide		- +2	91 5 1 9 0
R124	22k	Metal Oxide	$\frac{1}{4}$	+ 2	913493
R125	1 00k	Metal Oxide	$\frac{1}{4}$ $\frac{1}{4}$ $\frac{1}{4}$	+2 +2 +2	91 51 90
R126	4.7k	Metal Oxide	1 <u>4</u>		913490
R127	8.2k	Metal Oxide	1 4 1 4 1	+2 +2	918202
R128	2.2k	Metal Oxide	$\frac{1}{4}$	<u>+</u> 2	916546
R129	2k	Variable		—	917845
R130	22	Metal Oxide	<u>1</u>	<u>+</u> 2	920743
R131	22	Metal Oxide	$\frac{1}{4}$	<u>+</u> 2	920743
R132	2k	Variable		_	917845
R133	10	Metal Oxide	1	+2	920736
R134	27k	Metal Oxide	14 14 14 14	+2 +2	913494
R135	10k	Metal Oxide	1	+ 2	914042

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Resisto	<u>rs</u>		<u>w</u>		
R136	4.7k	Metal Oxide	14	+2	913490
R137	4.7k	Metal Oxide	14 14 14 14 14	+2	913490
R1 38	100	Metal Oxide	14	- 2	910388
R139	1 00k	Metal Oxide	$\frac{1}{4}$	- 2	91 51 90
R140	100k	Metal Oxide		+2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2	91 51 90
R141	100	Metal Oxide	$\frac{1}{4}$	+2	910388
R142	33	Metal Oxide	14 14 14 14 14 14	+2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2	917060
R143	1.5k	Metal Oxide	$\frac{1}{4}$	+ 2	911166
R144	1 k	Metal Oxide	$\frac{1}{4}$	- 2	913489
2145	1k	Metal Oxide	$\frac{1}{4}$	<u>+</u> 2	913489
R146		Not Used			
R147		Not Used			
R1 48		Not Used			
R1 49		Not Used			
RT 50	100k	Metal Oxide	$\frac{1}{4}$	+2	915190
8151	100k	Metal Oxide	$\frac{1}{4}$	+2	915190
R152	lk	Metal Oxide	-	⁻ 2	913489
R153	270k	Metal Oxide		2	923598
R154	lk	Metal Oxide		+2 2 2 2	913489
Capaci	tors		V		
C1 to C12)) Part of	f filter assemblies FL1 to f	L6		
C13	0.1	Ceramic	50	+20	938406
C14	0.1	Ceramic	50	+20	938406
C15	0.1	Ceramic	50	+20	938406
- I J	0.1	Celumic	00	<u>+</u> 20	730400

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Capaci	itors		<u>v</u>		
C16	0.1	Ceramic	50	+20	938406
C17	0.1	Ceramic	50	+ 20	938406
C18	0.1	Ceramic	50	+ 20	938406
C19	0.1	Ceramic	50	+20	938406
C20	15	Tantalum	20	<u>+</u> 20	938034
C21	0.1	Ceramic	50	+20	938406
C22	0.1	Ceramic	50	+20	938406
C23	0.1	Ceramic	50	+ 20	938406
C24	0.1	Ceramic	50	+20	938406
C25	0.1	Ceramic	50	<u>+</u> 20	938406
C26	0.1	Ceramic	50	+20	938406
C27	0.1	Ceramic	50	- 720	938406
C28	0.1	Ceramic	50	+20	938406
C29	0.1	Ceramic	50	+20	938406
C30	0.1	Ceramic	50	<u>+</u> 20	938406
C31	0.1	Ceramic	50	+20	938406
C32	15	Tantalum	20	+20	938034
C33	0.1	Ceramic	50	- +20	938406
C34	0.1	Ceramic	50	+20	938406
C35	100	Electrolytic	25		935140
C36	0.1	Ceramic	50	+20	938406
C37	1000p	Ceramic		20	938408
C38	0.1	Ceramic	50	+20	938406
C39	0.1	Ceramic	50	- 20	938406
C40	0.1	Ceramic	50	+ 20	938406
C41	0.022	Ceramic		+20	930219
C42	6.8	Tantalum	35		938030
C43	0.01	Ceramic		7 20	938053
Ç44	1 <i>5</i> 00p	Silver Mica		+2	938435
C45	0.1	Ceramic	50	+20	938406
C46	82p	Silver Mica		+2	902232
C47	1500p	Silver Mica		- 2	938435
C48	1000p	Ceramic		20	938408
C49	0.1	Ceramic	50	+20	938406
C50	0.1	Ceramic	50	+20	938406

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Capac	itors		Ϋ́		
C51	0.01	Ceramic		+20	938053
C52	15	Tantalum	20	+ 20	938034
C53	0.01	Ceramic		+ 20	938053
C54	0.1	Ceramic	50	+20	938406
C55		Not Used		_	
C56	0.1	Ceramic	50	+20	938406
C57	0.1	Ceramic	50	+20	938406
C58	15	Tantalum	20	- 20	938034
C59	6.8	Tantalum	35	+ 20	938030
C60	0.1	Ceramic	50	<u>+</u> 20	938406
C61	0.1	Ceramic	50	+20	938406
C62	0.1	Ceramic	50	- 720	938406
C63	0.1	Ceramic	50	+ 20	938406
C64	0.1	Ceramic	50	- 20	938406
C 6 5	0.1	Ceramic	50	<u>+</u> 20	938406
C66	0.1	Ceramic	50	+20	938406
C67	0.1	Ceramic	50	- 20	938406
C68	3300p	Silver Mica		7 2	938400
C69	0.01	Ceramic		1 20	938053
C70	0.1	Ceramic	50	+ 20	938406
C71	100p	Silver Mica		+2	902234
C72	0.1	Ceramic	50	- 20	938406
C73	100	Electrolytic	25	—	935140
C74	1	Ceramic		+20	938401
C75	0.1	Ceramic	50	<u>+</u> 20	938406
C76	0.1	Ceramic	50	<u>+</u> 20	938406
C77	0.1	Ceramic	50	- 20	938406
C78	0.1	Ceramic	50	+20	938406
C79	0.1	Ceramic	50	+20	938406
C80	15	Tantalum	20	+ 20	938034
C81	0.1	Ceramic	50	<u>+</u> 20	938406
C82	0.1	Ceramic	50	+ 20	938406
C83	4.7	Tantalum	35	⁻ 20	938033
C84	10p	Ceramic			938446
C85	6.8	Tantalum	35	+20	938030

.

.

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Capacitors			Ϋ́		
C86	1	Tantalum	35		938405
C87	1	Tantalum	35		938405
C88	4700р	Ceramic	.,	+5	938437
C89	2200р	Ceramic		+5	938438
C90	220	Electrolytic	16		938436
C91	6.8	Tantalum	35	<u>+</u> 20	938030
C92	470	Electrolytic	25		938439
C93	15	Tantalum	20	+20	938034
C94	0.1	Ceramic	50	+20	938406
C95	6.8	Tantalum	35	<u>+</u> 20	938030
C96	6.8	Tantalum	35	+20	938030
C97	6.8	Tantalum	35	+20	938030
C98	6.8	Tantalum	35	+20	938030
C99	220	Electrolytic	16	_	938436
C100	0.1	Ceramic	50	_+20	938406
C101	0.1	Ceramic	50	+20	938406
C102	15	Tantalum	20	+20	938034
C103	0.1	Ceramic	50	+20	938406
C104	0.1	Ceramic	50	+20	938406
C105	220	Electrolytic	16	+20	938436
C106 C107 C108 C109 C110	6.8 68 220)	Tantalum Tantalum Electrolytic Part of Filter Assembly FL7	35 15 16	+20 +20	938030 938036 938436
C111 C112 C113 C114 C115	0.1 0.1 15	Ceramic Ceramic Tantalum Not Used Not Used	50 50 20	+20 +20 +20	938406 938406 938034
C116 C117 C118 C119 C120	0.1	Not Used Not Used Not Used Not Used Ceramic	50	<u>+</u> 20	938406

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Capacitors			⊻ ⊻		
2121	0.1	Ceramic	50	+20	938406
Diodes					
CR1		IN916			913480
CR2		IN916			913480
CR3		IN916			913480
R4		IN916			913480
CR5		IN916			913480
CR6		IN916			913480
CR7		IN916			913480
:R8		IN916			913480
CR9		IN916			913480
CR10		IN916			913480
CRII		IN916			913480
CR12		IN916			913480
R13		IN916			913480
R14		IN916			913480
CR15		IN916			913480
CR16		IN916			913480
[R] 7		IN916			913480
R18		IN916			913480
CR19		IN916			913480
CR20		IN916			913480
CR21		IN916			913480
R22		IN916			913480
R23		IN916			913480
CR24		IN916			913480
R25		IN916			913480
CR26		IN916			913480
CR27		IN916			913480
CR28		IN916			913480
R29		IN916			913480
CR30		IN916			913480
R31		IN916			91348 0



Cct. ef.	Value	Description	Rat.	Tol. %	Racal Part Number
ransist	OFS				
21		Silicon (2N5089)			938417
22		Silicon (2N5089)			938417
23		Silicon (2N5089)			938417
Q4		Silicon (T1S74)			938450
15		Silicon (2N3906)			914047
26		Silicon (2N5089)			938417
27		Silicon (2N5089)			938417
28		Silicon (2N5089)			938417
29		Silicon (2N5089)			938417
10		Not Fitted			
119		Not Fitted			
ntegrat	ed Circuits				
11		4028			938454
2		4042			938443
3		40109			931054
4		404 2			938443
5		40109			929328
6		78L12			938455
7		324			925944
3		757			938442
7		4013			933644
0		CA3046			922907
11		4066			930148
12		4066			930148
3		4042			938443
4		324			925944
5		4042			938443
6		40109			931054
17		324			925944
18		MC1357P			938456
19		40.53			938457
20		MC1496P			938427

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Integra	ted Circuits				
U21		AD7524			938458
U22		1458			938459
U23		4042	·		938443
U24		339			929149
U25		CD22100			938460
U26		LM377N			9387 53
U27		7812			938445
U28		1458			938459
U29		1458			938459
U30		Not Fitted			
U31		Not Fitted			
Transfo	rmers				
Tl					A T81401
Inducto	re				
magera	13				
L1		RF Coil			AT81400
L2		RF Coil			A T81400
L3	10.11	RF Coil			AT81408
L4	10µH	Choke		10	921209
Connec	tors				
١٢	Plug,	Coaxial RF			938429
J2		40-way			938447
J3		Coaxial RF			938429
J4	Plug,	Coaxial RF			938429
J5		Coaxial RF			938429
J6	Plug,	Coaxial RF			938429
J7		26-way			938449
J8		34-way			938448



Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Filters		Sideband :			
· .		3KHz USB 3KHz LSB 2.7KHz USB	BD 81059 BD 81058 BD 81052		
		Symmetrical:			
		0.1KHz 0.3KHz 1.0KHz 1.6KHz 2.0KHz 3.2KHz 6.0KHz 16KHz			BD 81023 BD 81053 BD 81054 BD 81015 BD 81016 BD 81055 BD 81056 BD 81057
Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
--------------	------------	----------------------------	----------------------------	---------------------------------	----------------------
lesisto	rs		w		
1	۱k	Metal Oxide	$\frac{1}{4}$	2	913489
2	39k	Metal Oxide		2	900993
3	10k	Metal Oxide	1	2 2	914042
4	47k	Metal Oxide	$\frac{1}{4}$	2	913496
5	120k	Metal Oxide	14 14 14 14 14	2	91 5373
86	82k	Metal Oxide	<u>\</u>	2	915189
27	1k	Metal Oxide	4	2	913489
88	10k	Metal Oxide		2 2 2	914042
(9	270	Metal Oxide	4	2	910391
10	33k	Metal Oxide	$\frac{1}{4}$	2	913495
211	47	Metal Oxide	14 14 14 14 14	2	91 706 3
212	47k	Metal Oxide	<u>1</u>	2	913496
13	10	Metal Oxide	$\frac{1}{4}$	2	909145
814	100k	Metal Oxide	$\frac{1}{4}$	2	915190
R15 R16	33k 10k	Metal Oxide Metal Oxide	$\frac{1}{4}$	2 2 2 2 2 2 2	913495 914042
Capac			<u>v</u>		
21	15p	Ceramic		+5	938522
22	15p	Ceramic		+5 - 5	938522
23	0.1	Ceramic	50	+20	938406
24	0.1	Ceramic	50	+20	938406
25	0.1	Ceramic	50	+20	938406
C6	0.1	Ceramic	50	+20	938406
C7	0.1	Ceramic	50	+ 20	938406
C8	0.1	Ceramic	50	+20	938406
C9	0.1	Ceramic	50	+20	938406
210	0.1	Ceramic	50	+20	938406
C11		Not Used			
C12		Not Used			
C13	6.8	Tantalum	35	+20	938030
C14	6.8	Tantalum	35	+20	938030
C15	0.001	Ceramic		+ 20	938408
C16	4.7	Tantalum	10	+ 20	938033

MICROCOMPUTER BOARD A6A2 (ST 08203)

Cct. Ref.	Value	Description R	Rat. Tol. %	Racal Part Number
Diodes				
CRI		Zener IN752		92 1717
CR2		IN916 Silicon		913480
CR3		IN270 Germanium		938523
CR4		IN916 Silicon		913480
CR5		IN916 Silicon		913480
CR6		IN916 Silicon		913480
Transist	ors			
QI		Silicon (2N3906)		914047
Q2		Silicon (2N3904)		914046
Q3		Silicon (2N3904)		914046
Q4		Silicon (2N3906)		914047
Q5		Silicon (2N3904)		91 40 46
Q6		Silicon (T15-74)		938450
Integra	ed Circuits			
ບາ	n	K. 3850 N3 (Pm		938526
Ū2	m		1 Preside	938527
U3	•	`74L\$139		938528
U4		74LS245		938529
Ų5		2716 2kx8 EPROM		
) progra	immed Devices	
U6		2716 2kx8 EPROM		
U7		2716 2kx8 EPROM)		020020
U8		445L 1k×4 Bit RAM		938038 938038
U9		445L 1kx4 Bit RAM		730030
U10		Not used		
U11		74LS10		938530
U12		74LS02		938531
U13		74LS04		938532
		74LS374		938533
U14				
U14 Crystal	<u>5</u>			

7-28

Cct. V Ref.	/alue	Description	Rat.	Tol. %	Racal Part Number
Connector	<u>s</u>				
XUI		IC Socket 40 Pin DIP			938646
XU2		IC Socket 40 Pin DIP			938646
XU3		Not Used			
XU4		Not Used			
XU5		IC Socket 24 Pin DIP			938534
XU6		IC Socket 24 Pin DIP			938534
XU7		IC Socket 24 Pin DIP			938534
ור		Plug, 34-way			938524
J2		Socket, 50-way			938 <i>5</i> 25
Miscelland	eous				
BT1 2	2.4V DC	Battery Ni-Cad			938521

٦

FIRST LO SYNTHESIZER BOARD A7 (ST80788)								
Earlier Versions (ST08545) see Appendix 4								
Cct.	Value	Description	Rat.	Tol.	Racal Part			
Ref.	vuice	Description	Nar.	%	Number			
Resist	ors							
R1	47k	Metal Oxide		2	913496			
R2	10	Metal Oxide		2 2 2 2 20	920736			
R3	10k	Metal Oxide		2	914042			
R4	150	Metal Oxide		2	910389			
R5	200	Variable	0.5	20	938618			
R6	100 470	Metal Oxide		2	910388 917063			
R7	68	Metal Oxide		2	916476			
R8	68	Metal Oxide		2 2 2 2	916476			
R9	22	Metal Oxide		2	920743			
R10	1.5k	Metal Oxide		2	911166			
R11	680	Metal Oxide		2	910113			
R12	10	Metal Oxide			920736			
R13	390	Metal Oxide		2 2 2 2	916331			
R14	56	Metal Oxide		2	917055			
R15	820	Metal Oxide		2	917065			
R16	500	Variable	0.5	20	938426			
R17	2.2k	Metal Oxide	•••	2	917652			
R18	47	Metal Oxide		2	917063			
R19	1.0	Composition		5	938617			
R20		Not Used		•				
R21	82	Metal Oxide		2	917057			
R22	10	Metal Oxide		2	920736			
R23	220	Metal Oxide		2	910390			
R24	100	Metal Oxide		$\overline{2}$	910388			
R25	lk	Metal Oxide		2 2	913489			
5.8.4				_				
R26	100	Metal Oxide		2	910388			
R27	100	Metal Oxide		2	910388			
R28	1k	Metal Oxide		2	913489			
R29	1k	Metal Oxide		2 2 2 2	913489			
R30	820	Metal Oxide		2	917065			

. . . . ----_ . _ . . - -

Cct. Ref.	Value	Descri ption	Rat .	Tol. %	Racal Part Number
R31	220	Metal Oxide		2	910390
R32	220	Metal Oxide		2	910390
R33	820	Metal Oxide		2	917065
R34	470	Metal Oxide		2	920758
R35	470	Metal Oxide		2 2 2 2 2	920758
R36	220	Metal Oxide		2	910390
R37	820	Metal Oxide		2	917065
R38	470	Metal Oxide		2 2 2 2 2 2	920758
R39	lk	Metal Oxide		2	913489
R40	470	Metal Oxide		2	920758
R41	470	Metal Oxide		2	920758
R42	470	Metal Oxide		2	920758
R43	470 820s	Metal Oxide		2 2 2	-920758 917065
R44	470 330A	Metal Oxide		2	9 20758 915690
R45	56k - 39K	Metal Oxide		2	<u>909052</u> 900993
R46	470	Metal Oxide		2	920758
R47	820	Metal Oxide		2	917065
R48	470	Metal Oxide		2 2 2 2 2 2	920758
R49	470	Metal Oxide		2	920758
R50	10k	Metal Oxide		2	914042
R51	4-7 12K	Metal Oxide		2 2 2 2 2	-213490-917952
R52	2:2k 2K7	Metal Oxide		2	917652 916 548
R53	. 3:3k 4K7	Metal Oxide		2	210111 913490
R54	3.3k 4 K7	Metal Oxide		2	2 910111 9 1349 0
R55	470	Metal Oxide		2	920758
R56	-2-2k 1KB	Metal Oxide		2	917652 9/1148
R57	3.9k 3K3	Metal Oxide		2 2 2 2 2	915074 910111
R58	470	Metal Oxide		2	920758
R59	3.3k	Metal Oxide		2	910111
R60	22	Metal Oxide		2	920743
R61	lk	Metal Oxide		2 2 2 2 2	913489
R62	10k	Metal Oxide		2	914042
R63	1k	Metal Oxide		2	913489
R64	39k	Metal Oxide		2	900993
R65	15k	Metal Oxide		2	920645

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
R66	8.2k	Metal Oxide		2	918202
R67	1 8 k	Metal Oxide		2	900994
R68	lk	Metal Oxide		2	913489
R69	3.3k	Metal Oxide		2	910111
R70	1k	Metal Oxide		2	913489
R71	82	Metal Oxide		2	917057
R72	10	Metal Oxide		2	920736
R73	10k	Metal Oxide		2	914042
R74	15k	Metal Oxide		2	920645
R75	15k	Metal Oxide		2	920645
R76	1 <i>5</i> k	Metal Oxide		2	920645
R77	100k	Metal Oxide		2	915190
R78	2.7k	Metal Oxide		2	916548
R79	12k	Metal Oxide		2	917952
R80	150k	Metal Oxide		2	917954
R81	10k	Metal Oxide		2	914042
R82	10k	Metal Oxide		2	914042
R83	10k	Metal Oxide		2	914042
R84	3.3k	Metal Oxide		2	910111
R85	100	Metal Oxide		2	910388
R86	470	Metal Oxide		2	920758
R87	47k	Metal Oxide		2	913496
R88	120k	Metal Oxide		2	915373
R89	47k	Metal Oxide		2	913496
R90	1k	Metal Oxide		2	913489
R91	150	Metal Oxide		2	910389
R92	10	Metal Oxide		2	920736
R93	680	Metal Oxide		2	910113
R94	10	Metal Oxide		2 2	920736
R95	1k	Metal Oxide		2	913489
R96		Not used			
R97		Not used		_	
R98	lk	Metal Oxide		2	913489
R99	680	Metal Oxide		2 2	916476
R100	100	Metal Oxide			910388
R101	10	Metal Oxide		2	920736

Cct. Ref.	Value	Desc ription	Rat.	Tol . %	Racal Part Number
Capac	<u>itors</u>		Ϋ́		
C1	6.8	Tantalum	35	20	938030
C2	6.8	Tantalum	35	20	938030
C3	6.8	Tantalum	35	20	938030
C4	6.8	Tantalum	35	20	938030
C5	.01	Ceramic	50	20	938053
C6	6.8	Tantalum	35	20	938030
C7	.01	Ceramic	50	20	938053
C8	6.8	Tantalum	35	20	938030
C9	.01	Ceramic	50	20	938053
C10		Not used			
C11	.01	Ceramic	50	20	938053
C12	6.8	Tantalum	35	20	938030
C13	.01	Ceramic	50	20	938053
C14	.01	Ceramic	50	20	938053
C15	.01	Ceramic	50	20	938053
C16	.01	Ceramic	50	20	938053
C17	.01	Ceramic	50	20	938053
C18	.01	Ceramic	50	20	938053
C10	.01	Ceramic	50	20	938053
C20	.01	Ceramic	50	20	938053
C20	.01	Cerdinic	50	20	
C21	.01	Ceramic	50	20	938053
C22	.01	Ceramic	50	20	938053
C23	.01	Ceramic	50	20	938053
C24	.01	Ceramic	50	20	9 3 8053
C25	.01	Ceramic	50	20	938053
C26	.01	Ceramic	50	20	938053
C27	.01	Ceramic	50	20	938053
C28	.01	Ceramic	50	20	938053
C29	.01	Ceramic	50	20	938053
C30	.01	Ceramic	50	20	938053
C31	.01	Ceramic	50	20	93 8053
C32	.01	Ceramic	50	20	938053
C33	.01	Ceramic	50	20	938053
C34	.01	Ceramic	50	20	938053
C35	.01	Ceramic	50	20	938406
	. • 1	e organi o			

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
C36	6.8	Tantalum	35	20	938030
C37	15	Tantalum	20	20	922516
C38	6.8	Tantalum	35	20	938030
C39	.01	Ceramic	50	20	938053
C40	.001	Ceramic	50	20	938408
C41	33	Tantalum	25	10	938606
C42	0.1	Ceramic	50	20	938406
C43	.001	Ceramic	50	20	938408
C44	.01	Ceramic	50	20	938053
C45	6.8	Tantalum	35	20	928030
C46	6.8	Tantalum	35	20	938030
C47	.01	Ceramic	50	20	938053
C48	.01	Ceramic	50	20	938053
C49	6.8	Tantalum	35	20	938030
C50	6.8	Tantalum	35	20	938030
C51	0.1	Ceramic	50	20	938406
C52	.001	Ceramic	50	20	938408
C53	150	Tantalum	6	20	938607
C54	.001	Ceramic	50	20	938408
C55	.001	Ceramic	50	20	938408
C56	.01	Ceramic	50	20	938053
C57	10p	Ceramic	500	5	917746
C58	.01	Ceramic	50	20	938053
C59	0.1	Ceramic	50	20	938406
C60	6.8	Tantalum	35	20	938030
C61	6.8	Tantalum	35	20	938030
C62	0.1	Ceramic	50	20	938406
C63	0.1	Ceramic	50	20	938406
C64	0.1	Ceramic	50	20	938406
C65	0.1	Ceramic	50	20	938406
C66	0.1	Ceramic	50	20	938406
C67	0.1	Ceramic	50	20	938406
C68	0.1	Ceramic	50	20	938406
C 69	0.1	Ceramic	50	20	938406
C70	0.1	Ceramic	50	20	938406

Cct. Ref.	Value	Description	Rat.	T ol . %	Racal Part Number
C71	0.1	Ceramic	50	20	938406
C72	0.1	Ceramic	50	20	938406
C73	0.1	Ceramic	50	20	938406
C74	0.1	Ceramic	50	20	938406
C74 C75	0.1	Ceramic	50	20	938406
C/5	0.1	Cerdinic	50	20	/30400
C76	0.1	Ceramic	50	20	938406
C77	0.1	Ceramic	50	20	938406
C78	100p	Mica	350	5	938510
C79	6.8	Tantalum	35	20	938030
C80	27p	Mica	350	lp	902220
	F				
C81	.001	Polyester	400	10	938671
C82	.047	Polycarbonate	100	10	931129
C83	6.8	Tantalum	35	20	938030
C84	6.8	Tantalum	35	20	938030
C85	.001	Ceramic	50	20	938408
000					
C86	1.0	Tantalum	35	10	938032
C87	1.0	Tantalum	35	10	938032
C88	15	Tantalum	20	20	910060
C89	.047	Ceramic	50	20	938511
C90	2200p	Ceramic	100	20	937903
0,0	 +-P				
C91	4700p	Mica	350	5	939350
C92	2200p	Mica	350	2	902197
C93	0.1	Ceramic	50	20	938406
C94	6.8	Tantalum	35	20	938030
C95	.001	Ceramic	50	20	9384 08
C96	0.1	Ceramic	50	20	938406
C97	1.0	Polycarbonate	100	20	938098
C98	3.3	Polycarbonate	63	10	938673
C99	.068	Polycarbonate	100	10	938672
C100	4.7p	Ceramic	100	0.5p	938794
	··· F			-	
C101	10p	Mica	500	5	921270
C102	•	Not used			
C103	.01	Ceramic	50	20	938053
C104	0.1	Ceramic	50	20	938406
C105	.001	Ceramic	50	20	938408
-100					

Cct. Ref.	Value	Description	Rat .	T o! . %	Racal Part Number
Diodes					
CR1 CR2 CR3 CR4 CR5		IN 916 IN 916 Varactor KV 2201 Varactor KV 2201 IN 916			913480 913480 938614 938614 913480
CR6 CR7 CR8 CR9 CR10		IN 916 IN 916 IN 916 IN 916 IN 916			913480 913480 913480 913480 913480 913480
CR11 CR12 CR13 CR14 CR15		IN 916 IN 916 IN 916 IN 916 IN 916 IN 916			913480 913480 913480 913480 913480 913480
CR16 CR17 CR18 CR19 CR20		IN 916 Not used Zener 9.1V, 400mW, IN IN 916 IN 916	757A		913480 938674 913480 913480
CR21 CR22 CR25		IN 916 IN 916 HP 5082 - 2811 SCHOT	TKY DIODE		913480 913480 919460
Transist	ors				
Q1 Q2 Q3 Q4 Q5		FET BFW11 NPN RF 2N3866 NPN RF 2N3866 NPN Silicon 2N4921 NPN Silicon 2N2369			921213 917219 917219 938616 906842
Q6 Q7 Q8 Q9 Q10		PNP Plastic 2N4126 PNP Plastic 2N4126 PNP Plastic 2N4126 NPN Plastic 2N4124 NPN Plastic 2N4124			912678 912678 912678 912678 915617 915617

Q11 PNP Plastic 2N4126 912678 Q12 NPN Silicon 2N2369 906842 Q13 NPN Silicon 2N2369 906842 Q14 NPN Silicon 2N2369 906842 Integrated Circuits 4001 938561 U2 4503 935215 U3 74 L5174 939351 U4 74 L502 938831 U5 74L5174 939351 U6 74L5174 939351 U6 74L5174 939351 U7 4070 938837 U8 4094 934550 U10 4094 934550 U11 4094 934550 U12 4094 934550 U13 4094 934550 U14 4094 938525 U15 82583 938622 U16 10k resistor network 938532 U17 4008 938532 U20 4006 938628 U21 4006	Cct. Ref.	Value	Description	Rat.	Tol . %	Racal Part Number
Q12 NPN Silicon 2N2369 906842 Q13 NPN Silicon 2N2369 906842 Integrated Circuits V U1 4001 938561 U2 4503 935215 U3 74 LS174 939351 U4 74 LS174 939351 U5 74LS174 939351 U6 74LS174 939351 U7 * 4070 938837 U8 4094 934550 U9 4094 934550 U11 4094 934550 U12 4094 934550 U13 4094 934550 U14 4094 934550 U15 82583 938622 U16 10k resistor network 93823 U17 4008 938625 U18 * 40174 93823 U20 4006 938628 U21 4006 938628 U22 A0108 938631 U2	Q11		PNP Plastic 2N4126			912678
Q14 NPN Silicon 2N2369 906842 Integrated Circuits 4001 938561 U2 4503 935215 U3 74 LS174 939351 U4 74 LS02 938531 U5 74LS174 937351 U4 74 LS02 938531 U5 74LS174 937351 U7 * 4070 938837 U8 4094 934550 U9 4094 934550 U10 4094 934550 U11 4094 934550 U12 4094 934550 U13 4094 934550 U14 4094 934550 U15 82583 938622 U16 10k resistor network 938620 U17 4008 938620 U18 * 40174 938838 U19 74LS74 938628 U20 4006 938628 U21 4006 938628 <			NPN Silicon 2N2369			906842
Integrated Circuits 938561 U1 4001 938561 U2 4503 935215 U3 74 L5174 939351 U4 74 L502 938531 U5 74 L5174 939351 U6 74 L5174 939351 U6 74 L5174 939351 U7 * 4070 938337 U8 4094 934550 U7 * 4070 93837 U8 4094 934550 U10 4094 934550 U11 4094 934550 U12 4094 934550 U13 4094 934550 U14 4094 934550 U15 82583 938622 U16 10k resistor network 938625 U17 4008 938628 U19 74L574 939352 U20 4006 938628 U21 4006 938628 U22	Q13		NPN Silicon 2N2369			906842
UI 4001 938561 U2 4503 935215 U3 7415174 939351 U4 741502 938531 U5 7415174 939351 U6 7415174 939351 U7 * 4070 938837 U8 4094 934550 U9 4094 934550 U10 4094 934550 U11 4094 934550 U12 4094 934550 U11 4094 934550 U12 4094 934550 U13 4094 934550 U14 4094 934550 U15 82583 938622 U16 10k resistor network 938625 U17 4008 938628 U20 4006 938628 U21 4006 938628 U22 40108 938629 U23 DAC 20 938631 U24	Q14		NPN Silicon 2N2369			906842
U2 4503 935215 U3 7415174 939351 U4 741502 938531 U5 7415174 939351 U6 7415174 939351 U7 * 4070 938837 U8 4094 934550 U9 4094 934550 U10 4094 934550 U11 4094 934550 U12 4094 934550 U11 4094 934550 U12 4094 934550 U13 4094 934550 U14 4094 934550 U15 82583 938622 U16 10k resistor network 938622 U16 10k resistor network 938620 U18 * 40174 938532 U20 4006 938628 U21 4006 938628 U22 40108 938631 U24 UA723 925040 U25 Not used 938630 U26 10231 938630 </td <td>Integra</td> <td>ated Circuits</td> <td></td> <td></td> <td></td> <td></td>	Integra	ated Circuits				
U3 74 LS174 939351 U4 74 LS02 938531 U5 74 LS174 939351 U6 74 LS174 939351 U7 * 4070 938837 U8 4094 934550 U9 4094 934550 U10 4094 934550 U11 4094 934550 U12 4094 934550 U12 4094 934550 U13 4094 934550 U14 4094 934550 U15 82583 938622 U16 10k resistor network 93852 U17 4008 93852 U18 * 40174 93838 U19 74LS74 93838 U20 4006 938628 U21 4006 938629 U22 40108 938631 U24 UA723 938631 U25 Not used 938630 U26 10231 938630 U27 11C90 938630 <td>UI</td> <td></td> <td>4001</td> <td></td> <td></td> <td>938561</td>	UI		4001			938561
U4 74 L502 938531 U5 74L5174 939351 U6 74L5174 939351 U7 * 4070 938837 U8 4094 934550 U9 4094 934550 U10 4094 934550 U11 4094 934550 U12 4094 934550 U13 4094 934550 U14 4094 934550 U15 82583 938622 U16 10k resistor network 938625 U17 4008 938625 U17 4008 938628 U20 4006 938628 U21 4006 938628 U21 4006 938628 U22 40108 938629 U23 DAC 20 938631 U24 UA723 925040 U25 Not used 938630 U26 10231 938630 U27 11C90 938630 U29 74L5169 938627	U2		4503			
U5 74LS174 939351 U6 74LS174 939351 U7 * 4070 938837 U8 4094 934550 U9 4094 934550 U10 4094 934550 U11 4094 934550 U12 4094 934550 U12 4094 934550 U13 4094 934550 U14 4094 934550 U15 82583 938622 U16 10k resistor network 938625 U17 4008 938532 U18 * 40174 93838 U19 74LS74 939352 U20 4006 938628 U21 4006 938628 U22 40108 938531 U24 UA723 925040 U25 Not used 938630 U27 11C90 938630 U29 74LS169 938627	U3		74 LS174			939351
U6 74LS174 939351 U7 * 4070 938837 U8 4094 934550 U9 4094 934550 U10 4094 934550 U11 4094 934550 U12 4094 934550 U12 4094 934550 U12 4094 934550 U13 4094 934550 U14 4094 934550 U15 82583 938622 U16 10k resistor network 938622 U16 10k resistor network 938625 U17 4008 938620 U18 * 40174 93838 U19 74LS74 939352 U20 4006 938628 U21 4006 938628 U22 40108 938631 U24 UA723 925040 U25 Not used 938630 U26 10231 938630 U27 11C90 938630 U29 74LS169 938627<	U4		74 LS02			
U7 + 4070 938837 U8 4094 934550 U9 4094 934550 U10 4094 934550 U11 4094 934550 U12 4094 934550 U13 4094 934550 U14 4094 934550 U15 82583 938622 U16 10k resistor network 938625 U17 4008 938620 U18 * 40174 938383 U19 74LS74 939352 U20 4006 938628 U21 4006 938628 U22 40108 938628 U23 DAC 20 938631 U24 UA723 925040 U25 Not used 938630 U27 11C90 938630 U28 10231 938630 U29 74LS169 938627	U5		74LS174			939351
U8 4094 934550 U9 4094 934550 U10 4094 934550 U11 4094 934550 U12 4094 934550 U13 4094 934550 U14 4094 934550 U15 82583 938622 U16 10k resistor network 938625 U17 4008 938625 U18 * 40174 93838 U19 74L574 939352 U20 4006 938628 U21 4006 938628 U22 40108 938628 U23 DAC 20 938631 U24 UA723 925040 U25 Not used 938630 U27 11C90 938630 U29 74L5169 938630	U6		74LS174			
U9 4094 934550 U10 4094 934550 U11 4094 934550 U12 4094 934550 U13 4094 934550 U14 4094 934550 U15 82583 938622 U16 10k resistor network 938625 U17 4008 938620 U18 * 40174 93838 U19 74L574 939352 U20 4006 938628 U21 4006 938628 U22 40108 938629 U23 DAC 20 938631 U24 UA723 925040 U25 Not used 938630 U27 11C90 938630 U28 10231 938630 U29 74L5169 938627	U7		* 4070			938837
U10 4094 934550 U11 4094 934550 U12 4094 934550 U13 4094 934550 U14 4094 934550 U15 82583 938622 U16 10k resistor network 938625 U17 4008 938620 U18 * 40174 93838 U19 74LS74 939352 U20 4006 938628 U21 4006 938628 U22 40108 938631 U24 UA723 925040 U25 Not used 938630 U27 11C90 938630 U28 10231 938630 U29 74LS169 938630	U8		4094			934550
U11 4094 934550 U12 4094 934550 U13 4094 934550 U14 4094 934550 U15 82583 938622 U16 10k resistor network 938625 U17 4008 938620 U18 * 40174 93838 U19 74LS74 939352 U20 4006 938628 U21 4006 938628 U22 40108 938631 U23 DAC 20 938631 U24 UA723 925040 U25 Not used 938630 U27 11C90 938630 U28 10231 938630 U29 74LS169 938627	U9		4094			934550
U12 4094 934550 U13 4094 934550 U14 4094 934550 U15 82583 938622 U16 10k resistor network 938625 U17 4008 938620 U18 * 40174 93838 U19 74LS74 939352 U20 4006 938628 U21 4006 938628 U22 40108 938629 U23 DAC 20 938631 U24 UA723 925040 U25 Not used 938630 U27 11C90 938630 U28 10231 938630 U29 74LS169 938627	U10		4094			934550
U13 4094 934550 U14 4094 934550 U15 82583 938622 U16 10k resistor network 938625 U17 4008 938620 U18 * 40174 93838 U19 74LS74 939352 U20 4006 938628 U21 4006 938628 U22 40108 938629 U23 DAC 20 938631 U24 UA723 925040 U25 Not used 938600 U28 10231 938630 U29 74LS169 938627	บเา		4094			934550
U14 4094 934550 U15 82583 938622 U16 10k resistor network 938625 U17 4008 938620 U18 * 40174 93838 U19 74LS74 939352 U20 4006 938628 U21 4006 938628 U22 40108 938631 U23 DAC 20 938631 U24 UA723 925040 U25 Not used 938630 U27 11C90 938630 U28 10231 938630 U29 74LS169 938627	U12		4094			934550
U15 82583 938622 U16 10k resistor network 938625 U17 4008 938620 U18 * 40174 93838 U19 74L574 939352 U20 4006 938628 U21 4006 938628 U22 40108 938629 U23 DAC 20 938631 U24 UA723 925040 U25 Not used 938630 U27 11C90 938630 U28 10231 938630 U29 74L51 <i>6</i> 9 938627	U13		4094			934550
U16 10k resistor network 938625 U17 4008 938620 U18 * 40174 93838 U19 74LS74 939352 U20 4006 938628 U21 4006 938628 U22 40108 938629 U23 DAC 20 938631 U24 UA723 925040 U25 Not used 938630 U27 11C90 938630 U28 10231 938630 U29 74LS169 938630	U14		4094			934550
U17 4008 938620 U18 * 40174 93838 U19 74LS74 939352 U20 4006 938628 U21 4006 938628 U22 40108 938629 U23 DAC 20 938631 U24 UA723 925040 U25 Not used 938600 U27 11C90 938600 U28 10231 938630 U29 74LS169 938627	U15		82583			938622
U18 * 40174 938838 U19 74L\$74 939352 U20 4006 938628 U21 4006 938628 U22 40108 938629 U23 DAC 20 938631 U24 UA723 925040 U25 Not used 938630 U27 11C90 938630 U28 10231 938630 U29 74L\$169 938627	U16		10k resistor network			938625
U19 74LS74 939352 U20 4006 938628 U21 4006 938628 U22 40108 938629 U23 DAC 20 938631 U24 UA723 925040 U25 Not used 938630 U27 11C90 938630 U28 10231 938630 U29 74LS169 938627	U17		4008			-
U20 4006 938628 U21 4006 938628 U22 40108 938629 U23 DAC 20 938631 U24 UA723 925040 U25 Not used 938630 U27 11C90 938630 U28 10231 938630 U29 74LS169 938627	U18		* 40174			
U21 4006 938628 U22 40108 938629 U23 DAC 20 938631 U24 UA723 925040 U25 Not used 938630 U27 11C90 938630 U28 10231 938630 U29 74LS169 938627	U19		74LS74			
U22 40108 938629 U23 DAC 20 938631 U24 UA723 925040 U25 Not used 938630 U27 11C90 938630 U28 10231 938630 U29 74LS169 938627	U20		4006			938628
U23 DAC 20 938631 U24 UA723 925040 U25 Not used 938630 U27 11C90 938630 U28 10231 938630 U29 74LS169 938627	U21		4006			938628
U24 UA723 925040 U25 Not used 938630 U27 11C90 938600 U28 10231 938630 U29 74LS169 938627	U22		40108			938629
U25 Not used U26 10231 938630 U27 11C90 938600 U28 10231 938630 U29 74LS169 938627	U23		DAC 20			938631
U2610231938630U2711C90938600U2810231938630U2974LS169938627	U24		UA723			925040
U2711C90938600U2810231938630U2974L\$169938627	U25		Not used			
U2810231938630U2974LS169938627	U26		10231			938630
U29 74LS169 938627	U27					
	U28		10231			
U30 74L\$168 938626	U29		74LS169			
	U30		74LS168			938626

* Use RCA, Motorola or National only.

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
U31		74LS168			938626
U32		10211			938633
U33		1458			938632
U34		LM339			929149
U35		AD518			938634
U36		DG201			934880
U37		1458			938632
U38		Not used			
U39		7812			938445
U40		3140E			932204
<u>Transfor</u> T1	mers				
11		RF wideband			AT81411
Inductor	<u>rs</u>				
LI	6.8µ H	Choke			919469
L2	6.8µH	Choke			919469
L3	6.8µH	Choke			919469
L4	6.8µH	Choke			919469
L5		Coil assembly			AT81189
L6	15µH	Choke		10	915850
Connect	ors				
٦l		Plug 20-way			938675
J2	Plug	, Coaxial 50 ohms			938429
J3		, Coaxial 50 ohms			938429 938429
J4		, Coaxial 50 ohms			938429
	•				700427

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Resisto	rs		w		
RI	20k	Variable		10	938593
R2	33	Metal Oxide	$\frac{1}{4}$	2	917060
R3	1.8k	Metal Oxide	$\frac{1}{4}$	2	911148
R4	6.8k	Metal Oxide	14 14 14 14 14	2	910112
R5	2.2k	Metal Oxide	14	2	916546
R6	680	Metal Oxide	14	2	910113
R7	4.7k	Metal Oxide	$\frac{1}{4}$	2	913490
R8	47	Metal Oxide	-4 -4 -4 -4 -4 -4	2 2 2 2	917063
R9	33	Metal Oxide	$\frac{1}{4}$	2	917060
R10	lk	Metal Oxide	$\frac{1}{4}$	2	913489
R11	330	Metal Oxide	1	2	915690
R12	10	Metal Oxide		2	920736
R13	lk	Metal Oxide	<u>1</u>	2	913489
R14		Not Used			
R15		Not Used			
R16		Not Used			
R17		Not Used			
R18	3.3k	Metal Oxide	$\frac{1}{4}$	2	910111
R19	1 .8k	Metal Oxide		2 2 2	911148
R20	3.3k	Metal Oxide	$\frac{1}{4}$	2	910111
R21	1.8k	Metal Oxide	1 4 4	2	911148
R22	820	Metal Oxide	$\frac{1}{4}$	2	917065
R23	1k	Metal Oxide	4	2	913489
R24	4.7k	Metal Oxide	4 1 4 4	2	913490
25	4.7k	Metal Oxide	$\frac{1}{4}$	2	913490
226	10	Metal Oxide	$\frac{1}{4}$	2	920736
R27	330	Metal Oxide	<u>1</u>	2	915690
R28	10k	Metal Oxide		2 2	914042
29	10k	Metal Oxide	4	2	914042
230		Not Used			

2ND LO/BFO SYNTHESIZER - BOARD A8 (ST 08283/2)

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Resisto	rs		w		
R31		Not Used			
R32	47	Metal Oxide	<u> </u>	2	917063
R33	680	Metal Oxide	<u>1</u>	2	910113
R34	680	Metal Oxide		2	910113
R35	820	Metal Oxide	$\frac{1}{4}$	2	917065
R36	10k	Metal Oxide	<u></u> .	2	914042
R37	3.3k	Metal Oxide	$\frac{1}{4}$	2	910111
R38	680	Metal Oxide	$\vec{\frac{1}{4}}$	2	910113
R39	2.2k	Metal Oxide	14 14 14 14 14 14	2	916546
R40	470	Metal Oxide	14	2	920758
R41	3.3k	Metal Oxide	<u>1</u>	2	910111
R42	-	Not used	·		
R43	1k	Metal Oxide	1	2	913489
R44	1k	Metal Oxide		2	913489
R45	lk	Metal Oxide	$\frac{1}{4}$	2 2	913489
R46	56	Metal Oxide	14	2	91 <i>7</i> 055
R47	10k	Metal Oxide		2	914042
R48	1 k	Metal Oxide	1	2	913489
R49	1k	Metal Oxide	14	2	913489
R50	470	Metal Oxide	$\frac{1}{4}$	2	920758
R51	470	Metal Oxide	<u>1</u>	2	920758
R52	220	Metal Oxide		2	910390
R53	100	Metal Oxide	$\frac{1}{4}$	2	910388
R54	1k	Metal Oxide		2	913489
R55	470	Metal Oxide		2	920758
R56	47	Metal Oxide	14	2	917063
R57	1k	Metal Oxide	1	2	913489
R58	lk	Metal Oxide			913489
R59	680	Metal Oxide	1	2 2 2	910113
R60	2.2k	Metal Oxide	1414	2	916546
R61	10k	Metal Oxide	7	2	914042
R62	3.3k	Metal Oxide		2	910111
R63	680	Metal Oxide		2 2 2 2 2	910113
R64	2.2k	Metal Oxide	Ţ	2	916546
R65	18k	Metal Oxíde	- 1	2	900994

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Resisto	rs		w		
R66	560k	Metal Oxide	14	2	920831
R67	680	Metal Oxide		2 2 2	910113
R 6 8	560k	Metal Oxide	$\frac{1}{4}$	2	920831
R69	330	Metal Oxide	$\frac{1}{4}$	2	91 5690
R70	330	Metal Oxide	$\frac{1}{4}$	2	91 5690
R71		Not Used			
R72	4.7k	Metal Oxide	1	2	913490
R73	10k	Metal Oxide	1 A	2	914042
R74	1k	Metal Oxide	1	2 2 2 2	913489
R75	1.8k	Metal Oxide		2	911148
R76	820	Metal Oxide	7	2	917065
R77	820	Metal Oxide		2	917065
R78	10k	Metal Oxide	1	2	914042
279	3.3k	Metal Oxide	4 1 1	2	910111
80	2.2k	Metal Oxide		2 2	916546
R81	4.7k	Metal Oxide	$\frac{1}{4}$	2	913490
R82	3.3k	Metal Oxide	1	2 2	910111
R83	47	Metal Oxide		2	917063
84	lk	Metal Oxide	1 1 4 1 4 1 4 1 4	2	913489
Capaci	tors		⊻		
C1	6.8	Tantalum	35	+20	938030
2	100p	Silver Mica	500	- +5	938510
C3	0.1	Ceramic	50	+20	938406
24	0.1	Ceramic	50	+20	938406
55	0.01	Ceramic	50	+20	938053
C6	0.047	Ceramic	50	+20	938511
27	0.047	Ceramic	50	 +20	938511
28	0.01	Ceramic	50	+20	938053
29	0.1	Ceramic	50	+20	938406
210	0.001	Ceramic	50	+20	938408
C11	0.1	Ceramic	50	+20	938406
C12	0.1	Ceramic	50	+20	938406
C13	0.1	Ceramic	50	+ 20	938406
214	0.01	Ceramic	50	+20	938053
C15	0.1	Ceromic	50	+20	938406

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Capac	itors		Ϋ́		
C16	0.1	Ceramic	50	+20	938406
C17	0.1	Ceramic	50	- 20	938406
C18	0.1	Ceramic	50	- +20	938406
C19	0.1	Ceramic	50	+ 20	938406
C20	12p	Silver Mica	350	-lb	[•] 902139
C21	0.1	Ceramic	50	+20	938406
C22	0.1	Ceramic	50	. - 20	938406
C23	6.8	Tantalum	35	+ 20	938030
C24	0.1	Ceramic	50	- 720	938406
C25	3.3	Tantalum	15	10	938692
C26	0.1	Polycarbonate -	100	+20	938585
C27	0.1	Ceramic	50	÷2 0	938406
C28		Not used		-	938053
C29	3 9 p	Silver Mica	350	+lp	902224
C30	0.1	Ceramic	50	+ 20	938406
C31	39p	Silver Mica	350	+lp	902224
C32	0.01	Ceramic	50	+20	933053
C33	68p	Silver Mica	350	- +lp	902230
C34	100p	Silver Mica	500	 + 5	938510
C35	100p	Silver Mica	500	<u>+</u> 5	938510
C36	0.001	Ceramic	50	+20	938408
C37	100p	Silver Mica	500	4 5	938510
C38	5p	Silver Mica	500	$\frac{1}{4}$	938586
C39	0.1	Ceramic	50	+20	938406
C40	0.001	Ceramic	50	+20	938408
C41	68 p	Silver Mica Not used	3 <i>5</i> 0	<u>+</u> lp	902230
C42	0.1		50	120	938406
C43	0.1	Ceramic	50 50	+20 +20	
C44	0.1	Ceramic	50	_	938406
C45	0.1	Ceramic	50	+20	938406
C46	100p	Silver Mica	500	+5	938510
C47	0.1	Ceramic	50	<u>+</u> 20	938406
C48	0.1	Ceramic	50	<u>+</u> 20	938406
C49	6.8	Tantalum	35	- 20	938030
C50	0.47	Polycarbonate	100	+20	938587

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Capaci	tors		Ϋ́		
C51	0.1	Polycarbonate	100	+20	938585
C52	0.01	Ceramic	50	+ 20	938053
C53	0.01	Ceramic	50	+ 20	938053
C54	6.8	Tantalum	35	+20	938030
C55	56p	Silver Mico	500	<u>+</u> 5	938588
C56	100p	Silver Mica	500	+5	938510
C57	100p	Silver Mica	500	+ 5	938510
C58	0.01	Ceramic	50	- 20	938053
C59	0.01	Ceramic	50	+ 20	938053
C60	0.01	Ceramic	50	<u>+</u> 20	938053
C61	0.01	Ceramic	50	+20	938053
C62	0.1	Ceramic	50	+20	938406
C63	820p	Silver Mica	500	5	938589
C64	150p	Silver Mica	350		902238
C65	820p	Silver Mica	500	+1p 5	938589
C66	0.1	Ceramic	50	+20	938406
C67	0.1	Ceramic	50	+20	938406
C68	0.1	Ceramic	50	+20	938406
C69	0.1	Ceramic	50	+20	938406
C70	0.1	Ceromic	50	<u>+</u> 20	938406
C71	0.1	Ceramic	50	+20	938406
C72	0.01	Ceramic	50	+20	938053
C73	0.1	Ceramic	50	+20	938406
C74	0.1	Ceramic	50	+20	938406
C75	0.1	Ceramic	50	+20	938406
C76	82p	Silver Mica	350	lp	902232
C77	330p	Silver Mica	350	2	902246
C78	0.01	Ceramic	50	- +20	938053
C79	6.8	Tantalum	35	+20	93 8030
C80	0.01	Ceramic	50	<u>+</u> 20	938053
C81	6.8	Tantalum	35	+20	938030
C82	0.01	Ceramic	50	+20	938053
C83	39p	Silver Mica	350	-1p	902224
C84	0.01	Ceramic	50	+20	938053
C85	0.01	Ceramic	50 50	+20	938053

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Capaci	tors	:	Y		
C86	39p	Silver Mica	350	+lp	902224
C87	0.001	Ceramic	50	<u>+</u> 20	938408
Diodes					
CRI		IN4001			91 5266
CR2		IN916			913480
CR3		IN916			913480
CR4		ZC707			937650
CR5		IN916			913480
CR6		K∨650 (M∨1650)			938591
CR7		KV650 (MV1650)			938591
ransist	tors				
וג		Silicon (2N2369)			906842
22		Silicon (2N2369)			906842
3		Silicon (2N2369)			906842
24		Silicon (2N2369)			906842
25		Silicon (2N2369)			906842
26		Silicon (2N2369)			906842
27		Silicon (2N3904)			914046
8		Silicon (2N4126)			912679
9		Silicon (2N3904)			914046
210		Silicon (2N2369)			906842
ווג		Silicon (2N2369)			906842
ג212		Not Used			
213		Not Used			
214		Not Used			
215		Silicon (2N3904)			914046
16		Silicon (2N4126)			912679
217		Silicon (2N3904)			914046
18		Silicon (2N3823)			938592
219		Silicon (2N3823)			938592
220		Silicon (2N2369)			406842
21		Silicon (2N2369)			906842

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
ntegra	ted Circuits				
ור		UA723PC Voltage Regu	ulator		925040
J2		74LS00			938594
J3		74LS74			939352
4ر		74LS151			939355
J5		74LS151			939355
J6		74LS90			939358
J7		74LS74			9 39352
J8		74LS39C			938598
J9		74LS390			939353
J10		74LS74			939352
וונ		74LS00			939356
J12		74LS02			938531
J13		74LS08			939357
Ji4		74LS160			939354
J15		74L\$160			939354
J16		74L\$160			939354
J17		74LS160			939354
J18		74L\$160			939354
J19		11C90			938600
J20		74L\$39C			938597
J21		4N28			938601
U22		10115 ECL			938602
Induct	ors				
L]	100µ	Choke		10	919471
L2	lμ'	Choke		10	91 5849
L3	33µ	Choke		10	919465
_4	1	Coil Assembly			AT81409
.5	33µ	Choke		10	919465
L6	220µ	Choke		10	918986
L7	5.6µ	Choke		10	922275
L8	5.6µ	Choke		10	922275
L9	F	Coil Assembly			AT81397
L10		Coil Assembly			AT81397

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Crysta	ls				
Y1 Y2		Oscillator TCXO (c 20000.00 KHz	optional)		C07978 AD80547
Conne	ctors				
J1 J2 J3 J4 J5	PI PI PI	ug, Coaxial RF ug, Coaxial RF ug, Coaxial RF ug, Coaxial RF ug, Coaxial RF ug, 26-way			938429 938429 938429 938429 938569
J6 J7 J8	PL	ug, Int/Ext Select ug, Coaxial RF ug, Coaxial RF			B 06846-2 938429 938429

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
lesisto	rs		<u>w</u>		
1	1 0 k	Metal Oxide	1	2	91 40 42
2	1 <i>5</i> k	Metal Oxide		2 2 2	920645
3	15k	Metal Oxide	1 1 1 4 1 4	2	920645
Capaci	itors		Ϋ́		
<u>.</u>	6.8	Tantalum	35	+20	938030
2	0.1	Ceramic	50	+20	938406
23	6.8	Tantalum	35	+20	938030
:4	6.8	Tantalum	35	1 20	938030
ntegra	ited Circuits				
л		LCD Mode			C08180
J2		LCD Frequency			C08181
3		40.54B			938464
4		4054B			938464
15		4056B			938465
16		4056B			938465
J7		4054B			938464
18		4054B			938464
19		4054B			938464
110		40 <i>5</i> 6B			938465
11		40 <i>5</i> 6B			938465
J12		4056B			938465
113		4056B			938465
Л4 Л5		4056B			938465
15		40 <i>5</i> 6B			938465
116		4056B			938465
JI 7		4056B			938465
18		4056B			938465
1 1 9		4056B			938465
120		4056B			938465

FRONT PANEL SWITCH AND DISPLAY BOARD A9A1 (ST08198)

.

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
ntegro	ited Circuits				
J21		4054B			938464
J22		4054B			938464
J23		4054B			938464
124		4056B			938465
25		40.56 B			938465
26		4054B			938464
27		451 4B			938466
28		4054B			938464
29		4047			938463
witch	es				
wi		RSM83-1A			938467
W2		RSM83-1A			938467
V3		RSM83-1A			938467
V4		RSM83-1A			938467
V5		RSM83-1A			938467
N6		RSM83-1A			938467
W7		RSM83-1A			938467
V8		RSM83-1A			938467
V9		R\$M83-1A			938467
V10		RSM83-1A			938467
<i>א</i> ווא		RSM83-1A			938467
W12		RSM83-1A			938467
V13		RSM83-1A			938467
/14		RSM83-1A			938467
/15		RSM83-1A			938467
V16		RSM83-1A			938467
W17		RSM83-1A			938467
<i>N</i> 18		RSM83-1A			938467
N19		RSM83~1A			938467
V20		RSM83-1A			938467

Cct. Value Ref.	Description	Rat.	Tol. %	Racal Part Number
Switches				
W21	RSM83-1A			938467
SW22	RSM83-1A			938467
5W23	RSM83-1A			938467
5W24	RSM83-1A			938467
SW25	RSM83-1A			938467

Switch Keytops (serial numbers 7400 onwards)

Switchtop	Part No.	Switchtop	Part No.	Switchtop	Part No.
ENTER	BD81103/36	STORE	BD81103/58	6/MAN	BD81103/67
АМ	BD81103/45	ISB	BD81103/59	7/SHORT	BD81103/68
FM	BD81103/46	LSB	BD81103/60	8/MED	BD81103/69
CW	BD81103/47	USB	BD81103/61	9/LONG	BD81103/70
CHAN	BD81103/53	1/BW1	BD81103/62	ο/Αυχ	BD81103/71
RCL	BD81103/54	2⁄BW2	BD81103/63	FREO.	BD81103/79
TUNE	BD81103/55	3́/BW3	BD81103/64	CHAN.SCAN	
BFO	BD81103/56	4/BW4	BD81103/65		/
REM	BD81103/57	5⁄BW5	BD81103/66		

Connectors

Ρl

Cable Assembly Comprising:	BE08290
PCB Connector, 50-way	92727 0
Ribbon cable, 50-way	927301
Socket, 50-way	934413
Clamp, strain relief	934414

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Resisto	<u>irs</u>		w		
Rl	4.7k	Metal Oxide	14	+2	913490
R2	10k	Metal Oxide	$\frac{1}{4}$	+ 2	91 4042
R3	270	Metal Oxide	14 14 14 14 14 14	- 2	910391
R4	47k	Metal Oxide	1 <u>4</u>	- +2	913496
R5	47k	Metal Oxide	1 <u>4</u>	+2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2	913496
R6	68k	Metal Oxide	-4 -4 -4 -4 -4	+2	916478
R7	68k	Metal Oxide	$\frac{1}{4}$	- 2	916478
R8	10k	Metal Oxide	$\frac{1}{4}$	+2	91 40 42
R9	10k	Metal Oxide	$\frac{1}{4}$	+ 2	914042
R10	lk	Metal Oxide	14	+2 +2 +2 +2 +2 +2 +2 +2	913489
RII	Ιk	Metal Oxide	14 14 14 14 14 14	+2 5 5	913489
R12	IM	Metal Oxide	$\frac{1}{4}$	5	929119
R13	1M	Metal Oxide	$\frac{1}{4}$	5	929119
R14	33k	Metal Oxide	$\frac{1}{4}$	<u>+</u> 2	913495
R15	33k	Metal Oxide	$\frac{1}{4}$	+2 +2	913495
R16	100k	Metal Oxide	1 4 1 4 1 4 1 4 1 4	<u>+</u> 2	915190
R17	12k	Metal Oxide	4	+2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2	91 79 52
R18	12k	Metal Oxide	4	<u>+</u> 2	917952
R19	100k	Metal Oxide	$\frac{1}{4}$	<u>+</u> 2	915190
R20	22k	Metal Oxide	$\frac{1}{4}$	<u>+</u> 2	913493
R21	22k	Metal Oxide	1 4 1 4	+2 +2	913493
R22	180	Metal Oxide		<u>+</u> 2	91 5465
R23	180	Metal Oxide	4	<u>+</u> 2	915465
R24	10k	Metal Oxide		<u>+</u> 2	914042
R25	10k	Metal Oxide	$\frac{1}{4}$	+2 +2 +2 +2	91 40 42
R26	۱k	Metal Oxide		+2 +2	913489
R27	47	Metal Oxide	$\frac{1}{4}$	- 2	917063

FRONT PANEL MEMORY BOARD A9A2 (ST08234)

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Capaci	itors		¥		
C1	0.1	Ceramic	50	+20	938406
C 2	0.1	Ceramic	50	+20	938406
C3	0.1	Ceramic	50	+20	938406
C4		Not Used			
C5	0.1	Ceramic	50	<u>+</u> 20	938406
C6	330	Electrolytic	10	+20	938 555
C7	100	Electrolytic	40	_	938554
C8	100	Electrolytic	40		938554
C9	0.1	Ceramic	50	+20	938406
C10	15p	Ceramic		+20 5	938522
C11	1 <i>5</i> p	Ceramic		5	938522
C12	15	Tantalum	20	20	938034
C13	1	Tantalum	35	20	938405
C14	100p	Ceramic	•••	10	938556
C15	100p	Ceramic		10	938556
Diodes					
CR1		IN916			913480
CR2		IN4001			91 5266
CR3		IN916			913480
CR4		IN916			913480
CR5		IN725A Zener,	30∨	5%	937983
CR6		IN916			913480
CR7		IN916			913480
Transis	tors				
Q1		Silicon (2N2906A)			920963
Q2		Silicon (2N2906A)			920963
Q3		Silicon (2N3906)			914047
Q4		Silicon (2N2369)			906842



.

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Integra	ated Circuits				
ບາ	10k	Resistor Network 10 Pin			938558
U2	1 0k	Resistor Network 10 Pin			938558
U3		4066			9301 48
U4		4013			933644
J5		4081 B			938559
U6		4011			938560
U7		4001			938561
U8		4514B			938466
Ŭ9		MC14528BCL			938562
010		4051			929383
ווכ		µA79M i 2			938563
U12		4516			938564
U13		ER3400			934622
U14		ER3400			934622
15		4503			935215
J16		4503			935215
דוט		4503			935215
8ונ		4503			935215
J19		4042			938443
J20		4042			938443
J 2 1		40107			928188
U22	10k	Resistor Network			938 565
J23	10k	Resistor Network			938565
J24		4076B			938566
J25		4076B			938566
J26		4076B			938566
J27		4076B			938566
J28		LM339			929149
129		O PB706A			938567
J30		O PB706A			938567
Connec	ctors				
IJ		Plug 26-way			938569
J2		Plug 50-way			938570

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Switch	ies				
S1		DIP, SPST.			938557
Cable o	and Connecto	or Assemblies			
WI		34-way comprising:			B08227
		PCB Connector, 34-way Ribbon Cable, 34-way Socket, 34-way Clamp, Strain Relief			938571 927430 934213 934124
W2		26-way			B08368
		comprising: PCB Connector, 26–way Ribbon Cable, 26–way Socket, 26–way Clamp, Strain Relief			938572 927429 935019 935020
W3 W4		Not used Not used			
W5		20-way comprising:			B08714
		PCB connector, 20-way Ribbon cable, 20-way Socket, 20-way Clamp, Strain Relief			938062 927303 935017 935018
W6		40-way comprising:			B08363
		PCB connector, 40-way Ribbon Cable, 40-way Socket, 40-way Clamp, Strain Relief			938574 927302 935021 935022

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Resisto	rs		w		
RÌ	33	Metal Oxide	$\frac{1}{4}$	2	917060
Capaci	itors		Ň		
CI	12,500	Electrolytic	25	-10+75	938486
C2	1	Tantalum	35	+20	938487
C3	1	Tantalum	35	+20	938487
Č4	5200	Electrolytic	40	-10+75	938488
C5	1	Tantalum	35	+20	938487
C6	1	Tantalum	35	+20	938487
C7	5200	Electrolytic	40	-10+75	938488
C8	1	Tantalum	35	+20	938487
C9	6.8	Tantalum	35	+20	938490
010	1200	Electrolytic	50	-10+75	938489
211		Not used			
C12		Not used			
213	1	Tantalum	35	+20	938487
214	1	Tantalum	35	+20	938487
:15	10n	Disc Ceramic	250	+40-20	916187
Diodes					
CR1		∨H148			938491
CR2		VS148			938492
CR3		V\$148			938492
√R1		Zener 6.8V			918491
Integra	ted Circuits				
บา		µA78HQ S KC +5V Regulate	» r		938498
U2		µA7815KC +15V Regulator			932797
U3		µA7915KC -15V Regulator			938499
U4		Not used			

7812K2 +12V Regulator

AC POWER SUPPLY MODULE A10 (ST80784)

Ų5

938501

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Transfo	rmers				
TI					CT81412
Connec	tors				
J1 J2		Plug, 3-way, filtered in Socket, 9-way	nlet		938496 918090
Miscell	aneous				
F1,F2	¹ ∕2 A	Fuse 250V Slo Blo			938494
XF2	-	Fuse Holder - Clip Type	:		938495
		20V Regulator Board			ST08717
		Comprising:			
R1	4.7k	Metal Oxide		2	913490
C1	.01	Ceramic	50	20	938053
C2	6.8	Tantalum	35	20	938030
23	1	Tantalum	35	20	938405
C4	6.8	Tantalum	35	20	938030
CR1		Zener 27V, 400mW			919300
QI		MIE 800			938641
U1		78M20			938642
		A10A1 Connector assem comprising:	Ыу		B08160
		Socket, 25-way			930819
		Connection Board			BA 80777
		Mating socket for J1 (P	OWER IN)		930766

FREQUENCY STANDARD MODULE A11 (\$T08140)

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Capac	itors				
C1 C2	0.01 0.01	Ceramic Ceramic		+20 +20	938053 938053
Induct	ors				
L1	1 <i>5</i> μΗ	Choke Fixed RF			91 58 50
Frequ	ency Standard				
YI		94 42/1 2			933706
Conne	ctors				
ונ		Plug, 3-way			938471
J2 XY1	Plug,	Coaxial RF Socket 7-way			938472 938473

CHAPTER 8

_

DIAGRAMS

CONTENTS

ILLUSTRATIONS

Fig. No.

8.1	Circuit: RF Amplifier/LPF Module A1
8.2	Circuit : First Mixer Module A2
8.3	Circuit : Second Mixer Module A3
8.4	Circuit: Main IF/AF Module A4
8.5	Circuit : Microcomputer Module A6A2
8.6	Interconnection Diagram: A6A1 and A6A2
8 [.] .7	Circuit : First LO Synthesizer A7 (Sheet 1)
8.8	Circuit : First LO Synthesizer A7 (Sheet 2)
8.9	Circuit : Second LO/BFO Synthesizer A8
8.10	Circuit : Front Panel Switch/Display Board A9A1
8.11	Circuit : Front Panel Memory Board A9A2
8.12	Circuit : AC Power Supply Module A10
8,13	Circuit and Layout : Frequency Standard Module A11
8.14	Interconnection Diagram







UNLESS OTHERWISE NOTED

- 1. RESISTOR VALUES ARE IN OHMS 1/4 WAT K=1,000 M=1,000,000
- 2. CAPACITOR VALUES ONE OR GREATER ARE IN PICOFARADS, LESS THAN ONE ARE IN MICROFARADS.
- 3. INDUCTANCE VALUES ONE OR GREATER ARE IN MICROHENRIES, LESS THAN ONE ARE IN MILLIHENRIES.

Circuit: RF Amplifier / LPF Module A1 Fig. 8.







Circuit: First Mixer Module A2

ł

Fig.8.2






UNLESS OTHERWISE NOTED:

- I RESISTOR VALUES ARE IN OHMS 1/4 WATT K=1000 M=1,000,000
- 2 CAPACITOR VALUES ONE OR GREATER ARE IN PICOFARADS, LESS THAN ONE ARE IN MICROFARADS.
- 3 INDUCTANCE VALUES ONE OR GREATER ARE IN MICROHENRIES, LESS THAN ONE ARE IN MILLIHENRIES.
- 4. C5, C6, C23, L2, R18 NOT USED

Circuit: Second Mixer Module A3

Fig.8.3









 \cdot ,

•





. S.# ·

والصادي ال

NE OR SPIEAT

- DUCTABLES OF THAN ONE ARE
- LEDG THEM OF ANY IN BELLERING 4. + WILLIE OFFENDENT ON FILTER CO 5. # TI HAS NO CEMBE LAP LK2 IS FITED IF TI HAS CEMBE LAP LK2 IS OMITED

I.C. NO.	DEVICE	GND	+15 V(8)	+ 15 ¥ (C)	-15 V
U7	324			•	
U14	324	0		•	
UI 7	324		1	•	
	4013	. 7		14	
Uli	4068	7	1	14	
U12	4066	7	1	14	
UID	4083	6,7,8		16	
U22	1458				4
U24	339	12		3	
U28	1458				4
U29	1458	4	8		

Circuit: Main IF/AF Module A4 Fig.8.4



	RACAL					
TI	11496	ΕO	8202			
1						



Circuit : Microcomputer Module A6 A2

S . 840

Fig.8.5

JI	
	1000
2	1004
3	1001
4	1005
5	1002
6	1006
7	1003
8	1007
9	GND
10	GND
11	N/C
12	N/C
[13]	RESET
14	N/C
15	+5V (UNREG)
16	+5V (UNREG)
17	+12V
18	+12 V
19	+15V
20	+15 V
21	- 15 V
22	-15 V
23	+5V
24 25	+5V WSTB
25	
27	10CO 10 READ
28	IOCI
29	1004
30	1002
31	1005
32	10.03
33	1006
34	1007
L	

A6A2 MICROCOMPUTER MODULE E08202

.



جر



Interconnection Diagram : A6 A1 and A6 A2

Fig.8.6



RACAL TH 1496 DC80788





RACAL TH 1496 |HC80788

.

_____ SEE S

KHZ KHZ





Circuit: First LO Synthesizer A7 Fig.8.8









Circuit: Second LO/BFO Synthesizer Module A8

Mar es a Pa

Fig.8.9



RACAL TH1495 HO 8197 Circuit: Front F

SWITCH FUNCTIONS

ROW	Α	В	С	D
7	ENTER	AUX	TUNE	
6	SCAN	9 LONG	BFO	-
5	RECALL	8 MED	FM	
4	CHAN	7 SHORT	cw	
3	FREQ	6 MÁN	AM	
2	3 8₩ 3	5 BW 5	USB	
	8 W	4 BW 4	LSB	
0	REMOTE	2 BW 2	I SB	STORE

	+5V	GND
4047	14	7
4054	16	7, 8
4056	16	7,8
4514	24	12



nt Panel Switch/Display Board A9A1



REF. DESIG.	IC	GND	+5-V	+15 V
U7	4001	7	14	
us	401	7	14	
U4	4018	7	н	
050,610	4042		16	
шо	4061	7.0	16	
93	4066	7	н	
10100305050	4076	•	16	
¥6	4081	7	н	
U21	40107	4		
	4808	8	18	
	-	12	24	_
642	4046		18	
eu	4620		16	
UZB	330	12		3





Circuit : Front Panel Memory Board A9 A2



1 A9 A2















Circuit & Layout: Frequency Standard Module A11

Fig. 8.13







Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Resisto	rs		w		
R 1	22k	Metal Oxide	$\frac{1}{4}$	2	913493
۶2	1.5k	Metal Oxide	$\frac{1}{4}$	2 2	911166
२३	56k	Metal Oxide	-4 -4 -4 -4	2	909052
R4	12k	Metal Oxide	$\frac{1}{4}$	2	91 7952
۶5	22k	Metal Oxide	$\frac{1}{4}$	2	913493
R6	33k	Metal Oxide	$\frac{1}{4}$	2	910111
R7	2.7k	Metal Oxide	$\frac{1}{4}$	2	916548
88	560	Metal Oxide		2	917061
R9	47k	Metal Oxide	$\frac{1}{4}$	2	913496
R10	10k	Metal Oxide	$\frac{1}{4}$	2	914042
R11	10k	Metal Oxide	14	2	91 40 42
R12	lk	Metal Oxide	<u>1</u>	2	913489
813	47k	Metal Oxide		2	913496
814	10k	Metal Oxide	$\frac{1}{4}$	2	91 40 42
815	47k	Metal Oxide	$\frac{1}{4}$	2	913496
816	47	Metal Oxide	$\frac{1}{4}$	2	917063
R17	680	Metal Oxide		2	910113
R18	1.5k	Metal Oxide	$\frac{1}{4}$	2	911166
R19	2k	Variable			938440
R20	220k	Metal Oxide	$\frac{1}{4}$	2	921771
R21	100	Metal Oxide	$\frac{1}{4}$	2 2	910388
R22	47	Metal Oxide	· ¹ / ₄	2	917063
23	50k	Variable			938441
R24	680	Metal Oxide		2	910113
R25	2.2k	Metal Oxide	$\frac{1}{4}$	2	916546
R26	22k	Metal Oxide	$\frac{1}{4}$	2	91 3493
R27	4.7k	Metal Oxide	<u>1</u>	2	913490
R28	47k	Metal Oxide	<u>1</u>	2	913496
R29	10k	Metal Oxide		2	91 40 42
230	lk	Metal Oxide	$\frac{1}{4}$	2	913489

ISB IF/AF BOARD A5 (ST08109)

.

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Resisto	ors		W		
R31		Not Used			
R32		Not Used			
R33	47	Metal Oxide	$\frac{1}{4}$	2	917063
R34	10k	Metal Oxide	$\frac{1}{4}$	2	91 40 42
R35	10k	Metal Oxide		2 2	914042
R36	lk	Metal Oxide	$\frac{1}{4}$	2	913489
237	22k	Metal Oxide	$\frac{1}{4}$	2	913493
38	1.5k	Metal Oxide	$\frac{1}{4}$	2	911166
२३१	lk	Metal Oxide	$\frac{1}{4}$	2	913489
R40	1.5k	Metal Oxide	14 14 14 14 14 14	2	920645
R41	22k	Metal Oxide	1	2	913493
R42	1.2k	Metal Oxide	$\frac{1}{4}$	2	911179
R43	10k	Metal Oxide	1	2	914042
۲44	lk	Metal Oxide	1 A	2 2	91 3489
R45	1 <i>5</i> k	Metal Oxide	-4 -4 -4 -4 -4	2	920645
R46	10k	Metal Oxide	$\frac{1}{4}$	2	914042
R47	390	Metal Oxide	$\frac{1}{4}$	2	916331
R48	1k	Metal Oxide	$\frac{1}{4}$	2	913489
۲49	18k	Metal Oxide	$\frac{1}{4}$	2	900994
R 50	39	Metal Oxide	-14 -14 -14 -14 -14 -14 -14	2	917062
۲5۱	lk	Metal Oxide	$\frac{1}{4}$	2	913489
252	3.3k	Metal Oxide	$\frac{1}{4}$ $\frac{1}{4}$	2	910111
₹53	1k	Metal Oxide		2	913489
۶54	22k	Metal Oxide	$\frac{1}{4}$	2	913493
255	33k	Metal Oxide		2	913495
۶56	10k	Metal Oxide	$\frac{1}{4}$	2	914042
R57	22k	Metal Oxide	$\frac{1}{\Delta}$	2	913493
258	22k	Metal Oxide	$\frac{1}{4}$	2	913493
259	lk	Metal Oxide		2 2	913489
R60	33	Metal Oxide		2	917060
R61	390	Metal Oxide	<u>1</u>	2	916331
R62		Not Used	•		
R63	10k	Metal Oxide	$\frac{1}{4}$	2	914042
R64	470	Metal Oxide		2	920758
R65	3.3k	Metal Oxide	<u>1</u>	2	910111

Cct. Ref.	Value	Description	Rat.	•Tol. %	Racal Part Number
Resisto	rs		W		
R66	3.3k	Metal Oxide	$\frac{1}{4}$	2	910111
R67	3.3k	Metal Oxide	$\frac{1}{4}$	2 2	910111
868	1.2k	Metal Oxide		2	911179
269	3.3k	Metal Oxide	$\frac{1}{4}$	2	910111
R70	27k	Metal Oxide	$\frac{1}{4}$	2	913494
871	27k	Metal Oxide	$\frac{1}{4}$	2	913494
272	4.7k	Metal Oxide	$\frac{1}{4}$	2	913490
273	4.7k	Metal Oxide	<u>1</u>	2	913490
274	39k	Metal Oxide		2	900993
R75	68k	Metal Oxide	$\frac{1}{4}$	2	916478
876	100k	Metal Oxide	$\frac{1}{4}$	2	91 51 90
877	100k	Metal Oxide	$\frac{1}{4}$	2	915190
878	4.7k	Metal Oxide		2	913490
	8.2k	Metal Oxide	$\frac{1}{4}$	2	918202
80		Not Used			
R81	2.2k	Metal Oxide	$\frac{1}{4}$	2	916546
R82	33	Metal Oxide	$\frac{1}{4}$	2	917060
83	22	Metal Oxide	14	2 2	920743
R84	33	Metal Oxide		2	917060
285	10	Metal Oxide	$\frac{1}{4}$	2	909145
R86	270k	Metal Oxide		2	923598
87	lk	Metal Oxide		2	913489
888	100	Metal Oxide		2	910388
Capac	itors		Ā		
C1	0.1	Ceramic	50	+20	938406
22	1000p	Ceramic		<u>7</u> 0	938408
23	0.1	Ceramic	50	+20	938406
C4	100	Electrolytic	25	_	935140
25	0.1	Ceramic	50	<u>+</u> 20	938406
26	0.022	Ceramic		20	930219
27	0.1	Ceramic	50	+20	938406
28	0.1	Ceramic	50	- 20	938406
C9	15	Tantalum	20	20	938034
	0.1	Ceramic	50	+20	938406

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Capaci	itors		<u>v</u>		
C11	6.8	Tantalum	35	20	938030
C12	0.1	Ceramic	50	+20	938406
C13	0.1	Ceramic	50	+ 20	938406
C14	0.1	Ceramic	50	+ 20	938406
C15	0.1	Ceramic	50	<u>+</u> 20	938406
C16	1 <i>5</i> 00p	Silver Mica		2	938435
C17	0.01	Ceramic		20	938053
C18	82p	Silver Mica		2	902232
C19	1500p	Silver Mica		2	938435
C20	15 '	Tantalum	20	20	938034
C21	0.1	Ceramic	50	+20	938406
C22	0.1	Ceramic	50	+20	938406
C23	0.1	Ceramic	50	+20	938406
C24	0.01	Ceramic	-	20	938053
C25	0.01	Ceramic		20	938053
C26	15	Tantalum	20	20	938034
C27	0.1	Ceramic	50	+20	938406
C28	0.1	Ceramic	50	+20	938406
C29		Not Used		_	
C30	0.1	Ceramic	50	<u>+</u> 20	938406
C31	0.1	Ceramic	50	+20	938406
C32	6.8	Tantalum	35	20	938030
C33	0.1	Ceramic	50	+20	938406
C34	0.1	Ceramic	50	+20	938406
C35	0.1	Ceramic	50	<u>+</u> 20	938406
C36	0.1	Ceramic	50	+20	938406
C37	0.1	Ceramic	50	+ 20	938406
C38	6.8	Tantalum	35	20	938030
C39	6.8	Tantalum	35	20	938030
C40	220	Electrolytic	16		938436
C41	6.8	Tantalum	35	20	938030
C42	6.8	Tantalum	35	20	938030
C43	6.8	Tantalum	35	20	938030
C44	4700p	Ceramic	5		938437
C45	0.1	Ceramic	50	+20	938406

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Capacitors		V			
C46	2200p	Ceramic	5		938438
C47	200	Electrolytic	16		938436
C48	68	Tantalum	15		938036
C49	68	Tantalum	15		938036
C50	100	Electrolytic	25		935140
C51	6.8	Tantalum	35	20	938030
C52	470	Electrolytic	25		938439
C53	15	Tantalum	20	20	938034
C54	0.1	Ceramic	50	<u>+</u> 20	938406
Diodes	i.				
CR1		IN916			913480
CR2		IN916			913480
CR3		IN916			913480
CR4		IN916			913480
CR5		IN916			913480
CR6		IN916			913480
Transis	tors				
QI		Silicon (2N5089)			938417
Q2		Silicon (2N5089)			938417
23		Silicon (2N5089)			938417
24		Silicon (2N5089)			938417
ຊຸ5		Silicon (2N5089)			938417
Q6		Silicon (2N2369)			906842
Q7		Silicon (2N5089)			938417
Q8		Silicon (2N5089)			938417
29		Not Fitted			700417
ntegra	ated Circuits				
		70110			000455
U1		78L12			938455
J2		CA3046			922907
U3 U4		324 4013			925944
U4 U5		4013			933644 9301 4 8
					700140

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Integro	ated Circuits				
U6 U7 U8 U9 U10		μΑ757 4042 4042 4066 324			938442 938443 938443 930148 925944
U11 U12 U13 Transfe	ormers	MC1496P LM377 7812UC			938427 928 <i>5</i> 36 938455
T1 T2		Assembly (AUDIO) Assembly (AUDIO)			AT81401 AT81401
Induct	ors				
L1 L2		Coil RF Variable Coil RF Variable			AT81400 AT81400
Conne	ctors				
J1 J2 J3		Coaxial RF Coaxial RF Coaxial RF			938429 9 38 429 938429



RACAL TH 1496 DO8108



Circuit: ISB IF/AF Module A5

Fig App.1.1

APPENDIX 2

SCORE INTERFACE MODULE

CONTENTS

INTRODUCTION	Para 1
SCORE FORMAT	2
ROUTINE AND NEW DATA	5
FRAME COMPARISON	6
PREAMBLE	7
Sync. Code	8
Transmit/Receive	9
Control Inhibit Bit	10
Return Monitor Bit	11
Address Security Code	12
Data Word Ident	13
DATA WORDS	14
WORD 0 - MONITOR	15
User Functions	16
Revertive Indications	17
RF Metering	18
WORD 1 - FREQUENCY	19
WORD 2 - ANALOGUE	20
WORD 5 - HF MODE	22
Mode	23
AGC	24
Bandwidth	25
User Functions	26
REVERTIVE DATA	27
Frame Comparison Error	30
Control Inhibit	32
Return Monitor	33

RA1792

App.2 Contents 1

CLOCK CIRCUITS	34	
SIGNAL-TO-LINE REQUIREMENTS	35	
INSTALLATION	39	
SCORE INTERFACE BOARD		
FUNCTIONAL DESCRIPTION	40	
SCORE Receiver	41	
SCORE Transmitter	45	
SCORE Data Input and Output Timing	48	
User Functions	53	
CIRCUIT DESCRIPTION		
SCORE RECEIVER		
Sync. Code Detector	54	
Strobe Pulse Generator	56	
Input Shift Register	57	
Address Decoder	58	
SCORE TRANSMITTER		
Start-in-Sync. Latch	59	
Load Pulse Generator	60	
Interrupt Control	64	
External Strobe	65	
Internal/External Data Control	66	
PHERIPHERAL INPUT/OUTPUT (PIO) DEVICE	69	
Device Connections	71	
Control Bus	72	
Instruction Execution	73	
Control Bus Decoder	75	
USER FUNCTIONS	78	
INTERNAL CLOCK GENERATOR	79	
-5V SUPPLY	80	
COMPONENTS LIST		
	Tables	Page
----------	------------------------------	------
Table 1:	SCORE Format	3
Table 2:	Comparison of Specifications	10
Table 3:	Noise Immunity	11
Table 4:	Sync. Code Detector	16
Table 5:	PIO Port Addresses	23
Table 6:	Decoded ROMC States	25

Illustrations

Text:		Page
Fig. App.2(a)	SCORE Data Routing	14
Fig.App.2(b)	Timing Diagram : SCORE Data	15
Fig.App.2(c)	Timing Diagram : Counter Synchronisation	19
Fig.App.2(d)	Timing Diagram : Delayed SCORE Data	20
Fig.App.2(e)	Block Diagram : 3861 PIO	22

At End of Chapter:	Fig.
Interconnection Diagram : Diversity Installation	App.2.1
Interconnection Diagram : Remote Control Installation	App.2.2
Block Diagram : SCORE Interface Board	App.2.3
Circuit : SCORE Interface A6A1	App.2.4
Layout : SCORE Interface A6A1	App.2.5

APPENDIX_2

SCORE INTEREACE MODULE

INTRODUCTION

1. The SCORE interface module is an optional internally mounted board which provides for extended or remote control of the receiver using a receiver control unit such as the Racal MA1075. It also allows two receivers, each fitted with a SCORE interface, to be interconnected for space diversity operation. The SCORE (Serial Control of Racal Equipment) control system is described in the following paragraphs.

SCORE FORMAT

- 2. The SCORE format for serial control is designed to cater for numerous applications and contains ample additional capacity for expansion. It is based on a number of 48-bit synchronous frames, each of which contain a 16-bit preamble (synchronisation, word number identification, etc) followed by a 32-bit data word. The total capacity of the system is sixteen 32-bit data words which is equivalent to approximately 400 separate lines. All sixteen words may be revertively checked.
- 3. Separate lines are used for both data and clock signals travelling in each direction. These comply with RS422/3, and, over short distances, are compatible with RS232/CCITT V28.
- 4. The SCORE format for the words used by the RA1792 (word numbers 0, 1, 2 and 5) is given in table 1. Although word 0 may be sent as part of a control data sequence, it does not contain any control information and is used only for revertive data.

ROUTINE AND NEW DATA

5. Under static conditions, i.e. when the control data being transferred from control unit to receiver does not contain change-of-function information, 'routine data' frames are sent in numerical sequence, and at a rate determined by the clock frequency. When a change of function is made however, instead of allowing the transfer of the full sequence of frames to occur before the change of function is executed at the receiver, the next frame to be sent will contain the data word carrying the change of function information. Thus the frames are sent out of sequence and priority is given to those frames containing new data. This is achieved under software control where a flag is set each time a control setting is changed to indicate that the appropriate word requires transmission. The flag is reset when the data word is transmitted.

FRAME COMPARISON

6. Error detection is accomplished by use of the frame comparison technique, which means that two identical frames must be received at the receiver before a change of function can occur. An exception to this is made for the frequency frame (containing word 1), which may be sent singly (new data frames only) by inclusion of external links.

PREAMBLE

7. A 16-bit preamble is added to each 32-bit data word to form one complete 48-bit frame. The preamble contains a 6-bit sync. code, a 2-bit transmit-receive (PTT) code, a control inhibit bit, a return monitor bit, a 2-bit address word security code and a 4-bit data word ident; these are described in the following paragraphs.

Sync. Code

8. The sync. code (bits 0 to 5) consists of a '0' followed by five consecutive '1's. The maximum number of consecutive '1's to occur in serial BCD data is four, e.g. BCD seven followed by BCD eight. This then makes five '1's a unique code. For added security, the next two bits of the preamble (used for PTT) may not consist of two consecutive '1's. This is done to 'terminate' the sync. code and to prevent the generation of a false sync. code following a line break etc.

Transmit/Receive

9. Bits 6 and 7 of the preamble are used for transmit/receive switching (PTT) where the transmit state mutes the receiver and may also set an associated transmitter to the transmit condition. As mentioned in para.8, these two bits must not consist of consecutive '1's. For the transmit state, bit 6 is set to a '1' and bit 7 is set to '0', whilst for the receive state, bit 6 is set to '0' and bit 7 is set to '1'.

Control Inhibit Bit

10. This bit of the preamble (bit 8) is used, as the name implies, to inhibit control of the receiver via the serial control data. When it is set to a '1', the control settings of the receiver remain unchanged and further control instructions conveyed by the 32-bit data words are ignored. The revertive data however, is returned in the normal way, i.e. the receiver settings are returned.

Return Monitor Bit

11. The return monitor bit is normally set to '0' and is only set to '1' to give continuous revertive monitor when single frequency frames are being sent from the control unit (para.6).

RA1792

	BIT No	BIT FUNCTION O FORCED STATE	R			
PREAMBLE	0 1 2 3 4 5	0 1 SYNC 1 CODE				
	6 7	TRANSMIT RECEIVE				
	8 9	CONTROL INHIB RETURN MONITC)R			
	10 11	ADDRESS EQUIPMENT	MONITOR (0) 0 0	FREQUENCY (1) 0 0	ANALOGUE (2) 0 0	HF MODE (5) 0 0
	12 13 14 15	1 DATA 2 WORD 3 IDENT 4	0 0 0 0	1 0 0 0	0 1 0 0	1 0 1 0
DATA WORD						
	16 17 18 19		A B C FUNCTION D	1 2 4 8	1 2 BFO 4 x 10 Hz 8	0 0 NOT 0 USED 0
	て 20 21 22 23		0 0 0 0	1 2 4 8	1 2 BFO 4 × 100 Hz 8	0 0 0 0
	3 24 25 26 2 7		0 NOT 0 USED 0	1 2 4 8 BF	1 BFO 2 xkHz 4 O SIGN ~	
	ر 28 29 30 31		0 0 0 0	1 2 4 kHz 8	0 0 0 0	2 4 0
	5 32 33 34 35		MUTE FAULT FC ERROR 0	1 2 4 10 kHz 8	0 NOT 0 USED 0 0	SYMMETRICAL 0 0 0
	36 37 38 39		RF METER 0 0 NOT 0 USED	1 2 4 8	0 0 0 1	AGC DUMP
			1 2 4 0 METER	1 2 4 8	2 4 IF 8 GAIN 0	BANDWIDTH
	1 44 45 46 47		READING 8 16 32 64	1 10 MHz 2 1 SINGLE FRAME 2 CHECK BITS	16 32 64 128	W X USER Y FUNCTION Z

Address Security Code

12. Bits 10 and 11 of the preamble are used in words 8 and 9 of the SCORE control system (equipment and operator addressing words respectively) to provide added security against incorrect addressing. These two bits are set to '0' in all words used by the RA1792 (and the MA1075).

Data Word Ident

13. The last four bits of the preamble (bits 12 to 15) are used for the data word identification code, in binary format, i.e. 0 to 15 (decimal) or 0 to F (hexadecimal).

DATA WORDS

14. As stated in para.4, words 0,1,2 and 5 are used by the RA1792. These are described in the following paragraphs which should be read in conjunction with table 1. Certain words contain a number of 'forced zeros' to prevent the possible occurrence of five consecutive '1's which would otherwise be mistaken for a sync. code.

WORD 0 - MONITOR

15. This word is used for revertive signalling only; although it may be transmitted as part of a forward control data sequence, it does not contain any control data.

User Functions

16. The first four bits of data word 0 provide for the revertive user functions where up to four earth (0V) signals applied to the receiver are reproduced at rear panel connections of the control unit. The four bits are labelled A,B,C and D, and correspond with the A,B,C and D connections at both the receiver and control unit.

Revertive Indications

17. The next operative bits of word 0 are bits 32, 33 and 34. Bit 32 is set to a '1' when a mute signal is applied to the receiver, and this is conveyed to the control unit via the revertive data to illuminate the MUTE indicator on the control unit front panel. Data bit 33 (the fault bit) is set to a '1' following a fault condition in the synthesizer section of the RA1792 receiver, and this condition is conveyed to the control unit via the revertive data to illuminate the FAULT indicator on the control unit front panel. Data bit 34 is the frame comparison error bit and is normally at '0'; it goes to a '1' when three consecutive frame comparison errors are detected at the receiver, and this also results in the illumination of the FAULT indicator.

RF Metering

18. Data bit 36 is set to a '1' to select RF metering, and the RF meter reading data is conveyed, in 7-bit digital format, via data bits 40 to 42 and 44 to 47 (bit 43 is a forced zero).

WORD 1 - FREQUENCY

19. The first 30 bits of this word (16 to 45 inclusive) contain the frequency setting information in BCD format. The remaining two bits (46 and 47) determine whether frame comparison is required (for error detection), in which case each frame is sent twice, or whether single frequency frames are to be sent.

WORD 2 - ANALOGUE

- 20. Word 2 contains the analogue functions, BFO and IF gain. For a receiver set for local control, the range of the BFO is between plus 8 kHz and minus 8 kHz (centred on 455 kHz). For remote control however, the maximum offset is restricted to the range plus and minus 7.79 kHz i.e. three data bits (24, 25 and 26) are used for the kHz digit (giving a maximum figure of 7), and to prevent the generation of a spurious sync. code, data bit 23 must not be set to a '1' (thus giving a maximum figure of 7 for the 100 Hz digit). Data bit 27 is the BFO sign bit and is set to a '1' for negative BFO offset frequencies, to a '0' for positive BFO offset frequencies.
- 21. The receiver manual IF gain control data is conveyed between control unit and receiver via data bits 39 to 42 and 44 to 47 (bit 43 in a forced zero). This gain control data is not however, transferred from master receiver to slave receiver when two receivers are interconnected for space diversity operation. In this case the receiver diversity AGC outputs are interconnected.

WORD 5 - HF MODE

22. This word is used for mode, AGC and bandwidth selection, and for the forward user functions.

Mode

23. Bits 28 to 32 inclusive are concerned with mode selection. The state of bit 32 determines whether a symmetrical mode or a sideband mode is selected, as shown in the following table.

BCD coding of Bits 28 to 31	Bit 32 State	Mode Selected	
1	1	AM	
2	1	CW	Symmetrical
5	1	FM	•
0	0	USB	
1	0	LSB	Sideband
2	0	ISB-U	
3	0	ISB-L	

AGC

24. Bit 36 is used for AGC dump; when set to a '1' it causes a rapid decay of the AGC voltage level so that the level may be re-established for the signal being received. The coding of bits 37,38 and 39 in given below.

BCD Code	Function
0	Manual and short
1	Manual and medium
2	Manual and long
3	Manual only
4	Short
5	Medium
6	Long
7	Not allowed

Bandwidth

25. The coding of bits 40 to 42 is given below. The actual filters fitted are dependent upon the particular receiver options. The filter numbers given correspond with those on the receiver main IF/AF board.

BCD Code	<u>Filter No</u> .
0	Not used
1	Not used
2	3 (Narrowest Bandwidth)
3	4
4	5*
5	6
6	7
7	Not used

* May select filter 2 if offset sideband filter.

User Functions

26. The last four bits of word 5 provide for the forward user functions where up to four earth (0V) signals applied to the receiver control unit are reproduced at rear panel connections on the RA1792 receiver. The four bits are labelled W, X, Y and Z and correspond with the similarly marked input and output connections of the control unit and receiver respectively.

REVERTIVE DATA

- 27. The format of the revertive data is the same as for the control data. Frame comparison however, does not take place, and the revertive data is generally sent in single frames.
- 28. Provided that the control inhibit and return monitor bits of the forward data preamble are not set to a '1', that single frequency frames are not being sent, and that no errors occur in the control data, then the form of the revertive data is given by the following example.

Forward	WORD 0	WORD 0	WORD 1	WORD 1	WORD 2	WORD 2	WORD 5	
Data	MON	MON	FREQ	FREQ	BFO	BFO	MODE	
Resulting Rev e rtive Data		WORD 0 MON	WORD 0 MON	WORD 0 MON	WORD 1 FREQ	WORD 0 MON	WORD 2 BFO	

In this example, the forward data consists of two word 0 frames, two word 1 29. frames, to word 2 frames and the first of two word 5 frames. Since two frames have to be sent and compared before any action can take place, the revertive data resulting from the forward data given in this example is shown lagging the forward data by two 48-bit frames (ignore for the moment the first revertive data word 0). The two forward data word 0 frames are compared; since no bit errors are present, the two frames are identical and a word 0 frame is returned. The next frame comparison however, is between a word 0 and a word 1. The comparison is therefore unsuccessful, and, although an error does not exist, it is arranged to send back a word 0 monitor frame. Two word 1 frames are now compared, and result in a revertive word 1 frame. The next comparison is between a word 1 frame and a word 2 frame, which results in a revertive word 0 frame, two word 2 frames result in a revertive word 2 frame, and so on. The control of the first (blank) revertive data frame is dependent on the previously sent data, whilst the next frame (the first word 0 frame in this example) must be a word 0 frame due to a comparison between two disimilar frames. Note that when two RA1792 receivers are interconnected for master/slave operation, word 0 control data frames are not sent by the master receiver.

Frame Comparison Error

30. A frame comparison error signal is generated only on the failure of three consecutive frame comparisons, as shown in the following example:

Forward Data	WORD 1 Freq	WORD 1 FREQ	WORD 2 BFO	WORD 2 BFO	WORD 5 MODE	WORD 5 MODE	WORD 0 MON
Dulu	ERRC	DR	•			<u> </u>	
Revertive Data	 		WORD 1 FREQ	WORD 0 MON	WORD 0 MON	WORD 0 MON	WORD 5 MODE
МС	NITOR FR.	AME RESUL			↑	€ B	IT 34 SET

31. In this example the forward data consists of two word 1 frames, two word 2 frames, two word 5 frames and the first of a pair of word 0 frames. The two frequency word frames result in a revertive frequency word frame and the next two frames (frequency and BFO) result in a monitor word 0 frame. The two BFO word frames are compared, and this time, due to an error, the frame comparison is unsuccessful, resulting in a further revertive monitor frame. The next two frames (BFO and mode) being disimilar also result in a revertive monitor frame. Thus three consecutive revertive monitor frames result following the FAILURE of three consecutive frame comparisons; a frame comparison error signal is generated and this is conveyed by bit 34 of the revertive word 0 frame.

Control Inhibit

32. If the control inhibit bit (bit 8 of the preamble) in a forward control data frame is set to a '1', and provided that the return monitor bit (bit 9 of the preamble) is not set to a '1', then the revertive data frames are sent in pairs and in numerical sequence and convey the actual receiver setting data.

Return Monitor

33. If the return monitor bit (bit 9 of the preamble) in a series of forward control data frames is set to a '1', then the revertive data consists of a series of continuous monitor frames.

CLOCK CIRCUITS

34. These provide the timing signals required by the various parts of the system. The basic data rate clock signal may be generated either by an external unit, such as the receiver control unit or a modem, or may be provided by an internal clock generator (approximately 6 kHz).

SIGNAL-TO-LINE REQUIREMENTS

- 35. The RA1792 receiver signal-to-line requirements for the serial data and clock signals comply with EIA standards RS-422 and RS-423. The SCORE clock and data output drivers are configured for RS-422, a differential balanced voltage interface which is fully compatible with CCITT recommendations V11 and X27. The maximum permissable line length is dependent on factors such as data signalling (clock) rate, tolerable signal distortion and noise interference. In general, the maximum line length at a data signalling rate of 100 k bauds is 1200 metres (4000 ft), reducing to approximately 15 metres (50 ft) at the maximum data signalling rate of 10M bauds. Note however, that the maximum data signalling rate for the RA1792/MA1075 is 9.6k bauds. If no connection is made to the RS-422 positive output, a single ended interface suitable to drive an RS-232 receiver is produced, provided the line length does not exceed 15 metres (50 ft).
- 36. The line receivers used for the SCORE clock and data input signals comply with EIA standards RS-422 (balanced voltage interface) and RS-423 (unbalanced voltage interface). When connected for an unbalanced transmission line (positive input terminal grounded), the circuit may be driven from a single-ended RS-232 driver circuit provided the line voltages do not exceed plus and minus 12 V. A comparison of the specifications for EIA standards RS-232, RS-422 and RS-423 (as far as the RA1792 is concerned) is given in table 2, and the noise immunity figures for mixed single-ended interfaces are given in table 2.

Table 2: Comparison of Specifications

CHARACTERISTIC	RS -232 C (CCITT V 28)	RS -423	RS -422
Mode	Single Ended	Single Ended	Differential
Logic '1' (OFF State)	Negative Voltage	Negative Voltage	Negative Voltage
Logic '1' (ON State)	Positive Voltage	Positive Voltage	Positive Voltage
Maximum Line Length	15 m (50 ft) at 20 k Bauds	1200 m (4000 ft) at 3k Baud s	1200 m (4000 ft) at 100 k Baud s
Maximum Data Rate	20 k Bauds	300 k Bauds	1 M Bauds
Open Circuit Driver Voltage (maximum)	±25 ∨	±6 V	6 V differential
Loaded Driver Voltage (minimum)	±5 ∨ to ±15 ∨	±3.6 V	2 ∨ differential
Driver Output Load – Power Off	300 ohms	100 µA (-6 ∨ to +6 ∨)	100 µA 6 ∨ to 0.25 ∨
Driver Short – Circuit Current	±500 mA	±150 mA	±150 mA
Driver Sle w Rate	30 V∕µ second	Capacitor controlled	No restriction
Receiver Input Resistance	3 k ohms to	Equal to or greater than 4k ohms	E q ual to or greater than 4k ohms
Receiver Threshold	-3 V to +3 V	-0.2 ∨ to +0.2 ∨	-0.2 ∨ to +0.2 ∨
Maximum Receiver Input Voltage	±25 ∨	±12 ∨	±12 ∨

Table 3: Noise Immunity

DRIVER	RECEIVER	NOISE IMMUNITY (MINIMUM)
RS-232C	RS-232C	2 ∨
RS-423	RS-423	3.4 ∨
RS-232C	RS-423	4.8 ∨
RS-423	RS-232C	0.6 ∨

37. The remaining external input and output connections to and from the SCORE interface conform to a common convention. Logic input signals are defined as follows:

Logic '1' - ON state: Steady state short-circuit current to 0V, less than 40 mA. Logic '0' - OFF state: Internally pulled up to a positive voltage, usually $+12 \vee$ (for C-MOS).

38. Logic output signals are defined as follows:

Logic '1' - ON state: represented by a short circuit to 0V via a current - saturated open-collector transistor.

Logic '0' - OFF state: represented by the open-circuit output from a transistor in the cut-off condition i.e. the externally applied open-collector pull-up voltage (up to +23 V).

INSTALLATION

39. Detailed installation information is beyond the scope of this appendix and reference should be made to the appropriate system manual. Typical interconnection diagrams are however given for a space diversity installation using a pair of RA1792 receivers (fig. App.2.1) and for a remote control installation using the MA1075 receiver control unit (fig. App.2.2).

SCORE INTERFACE BOARD

FUNCTIONAL DESCRIPTION

40. The following functional description should be read in conjunction with the block diagram of the SCORE interface board given in fig. App.2.3. When the unit is switched on, the initialisation routine resets the receive interrupt latch (/IO READ, IOC3 and IOC7 applied to the address decoder), resets the transmit interrupt latch (I/O port 1 bit 1) and enables the receive and transmit interrupt circuitry (via PIO port 84, bits 6 and 7).

SCORE Receiver

- 41. Inverted SCORE control data (from another RA1792 receiver or a receiver control unit) is clocked into a sync. code detector and, via an inverter, to an 8-bit serial in/ parallel and serial out shift register. When a correct inverted sync. code is detected, a strobe pulse is generated which is applied to:
 - (1) the reset input of an 8-bit counter.

(2) the strobe input of the shift register; the data in each shift register stage is transferred to a storage register and will appear at the parallel outputs when a 'l' is applied to the enable input.

(3) the set input of the receive interrupt latch; the output changes to a 'l' and this causes the peripheral input/output (PIO) device to generate an interrupt signal which is routed to the microcomputer (via the control bus).

- 42. The microcomputer examines the receive and transmit interrupt pending lines, decides that a receive interrupt has occurred, and then applies address 88 (IOC3 and IOC7), together with the /IO READ Signal to the address decoder. The resulting '1' output resets the receive interrupt latch and enables the 8-bit shift register to route the first 8 bits of the received frame (bits 0 to 7 of the preamble) to the microcomputer via the processor data bus.
- 43. Successive bytes of received SCORE control data are transferred in a similar manner except that the strobe pulses are produced by the 8-bit counter instead of the sync. code detector i.e. the Q4 output from the 8-bit counter is applied to the set input of the strobe pulse generator, and reset is applied after the CR time constant.

44. The serial control data output from the shift register (delayed by eight clock periods) is routed via an inverter to a rear panel socket (Data out external) for connection to an external unit using the SCORE exta word facility (see fig.App.21(a)).

SCORE Transmitter

- 45. The SCORE transmit shift register receives parallel SCORE data frames (words 0, 1, 2 and 5) from the microcomputer (1/O port 0) or serial data frames (external revertive data from an external unit using the extra word facility) and transmits this SCORE data in serial form. For a remote control installation, revertive data resulting from received control data is transmitted back to the receiver control unit, whilst for the master/slave situation using a pair of RA1792 receivers, the forward control data is transmitted from the control receiver to the slave receiver, or revertive data from the slave receiver is transmitted back to the master receiver.
- 46. At the end of the last but one byte of a SCORE data frame handled by the SCORE receiver, the microcomputer applies a start-in-sync. set pulse to the timing and control circuitry of the SCORE transmitter. This causes the generation of a load pulse which is used to produce the following:

(1) A clock signal for the transmit interrupt latch; the '0' at the D input results in a '1' at the \overline{Q} output which is routed to the interrupt control circuit and via an inverter to the microcomputer (I/O port 1).

(2) The parallel/serial control signal for the output shift register; if the next SCORE frame to be transmitted contains word 0, 1, 2 or 5, then the microcomputer sets line 6 of PIO port 85 to a '1' and the output shift register is set to receive parallel data from the microcomputer. If however, the next frame to be transmitted does not contain a word used by the receiver, then the output shift register is set to receive external serial revertive data (from an external unit using the extra word facility).

(3) A reset signal for an 8-bit counter. This reset signal is maintained until the end of the next load pulse (which is produced by the Q4 output signal from the SCORE receiver 8-bit counter). The two 8-bit counters are then synchronised and successive load pulses are then produced by the SCORE transmitter 8-bit counter. Counter synchronisation becomes relevant should gaps occur during successive received data frames (para. 62).

47. The Q4 output from the 8-bit counter is also applied to the clock input of the external strobe pulse generator. The D input of this stage is controlled by the microcomputer and is only set to a '1' following successful frame comparison of the received SCORE data. The external strobe pulse is then produced and is applied to the external extra word unit to enable the revertive data output.

SCORE Data Input and Output Timing

48. Fig. App.2(a) shows a typical situation where an RA1792 receiver is controlled by an MA 1075 control unit, and an extra-word control unit (using SCORE word 7) connected to the MA1075 controls an external unit connected to the RA1792. Pairs of SCORE control data frames containing words 0, 1, 2 and 5 are produced by the MA1075, and pairs of word 7 frames are inserted into the control data stream from the MA1075 on request by the extra word control unit. The revertive data from the SCORE word 7 controlled unit consists of 40-bit words from bit 8 to bit 47 i.e. the sync code (bits 0 to 7) is not included.



Fig. App. 2 (a) SCORE Data Routing

- 49. The timing diagram given in fig.App.2.(b) relates to fig.App.2(a) and shows the SCORE data input and output timing as far as the RA1792 SCORE interface is concerned. The DATA IN comprises a pair of word 7 frames (originating from the extra word control unit), two word 1 and two word 2 frames (from the MA1075), two further word 7 frames, and the first of a pair of word 5 frames (from the MA1075). This data is clocked into an 8-bit shift register and is then applied to the microcomputer in parallel bytes. It is also clocked out of the register in serial form for application to the SCORE word 7 controlled unit (DATA OUT EXTERNAL), delayed by eight clock periods due to the action of the shift register.
- 50. The microcomputer frame-compares the first word 7 frame with the last frame received, and since the two frames do not compare, a SCORE word 0 revertive data frame is produced (DATA OUT). The data content of the first DATA OUT frame shown in fig.App.2(b), marked X, is the result of the previous frame comparison. The next frame comparison undertaken by the microcomputer is between two word 7 frames, and in this example, successful frame comparison is assumed (if the comparison had failed, a further revertive word 0 frame (DATA OUT) would have been produced).

51. The microcomputer also examines the word identification bits of each DATA IN frame. Following the successful frame comparison between a pair of frames not used by the RA1792 i.e. the word 7 frames in this example, a sync. code is loaded into the SCORE transmit output shift register, and the register is then set to allow a serial input. The external strobe pulse is then produced and applied to the SCORE word 7 controlled unit. This responds by applying the revertive 40-bit word 7 data to the SCORE interface where it is clocked into and straight out of the SCORE transmit output shift register, preceded by the sync. code inserted by the microcomputer. This revertive word 7 frame is then routed via the MA1075 to the extra word control unit.



Fig. App. 2(b) Timing Diagram : SCORE Data

52. The next frame comparison takes place between a word 7 frame and a word 1 frame, and this results in a revertive (DATA OUT) word 0 frame. Two word 1 frames are then successfully compared, a word 1 frame is returned, and an external strobe pulse is generated. This pulse is applied to the SCORE word 7 controlled unit but because a further pair of word 7 frames have not been received, no revertive data is available and the strobe pulse has no effect.

User Functions

53. The input and output user functions are handled by a peripheral input/output (PIO) device which interfaces to the microcomputer via two high-speed I/O ports, designated 84 and 85, and a control bus. The frame comparison inhibit input is also routed to the microcomputer via I/O port 85 (bit 7).

CIRCUIT DESCRIPTION (fig. App. 2.4)

SCORE RECEIVER Sync. Code Detector

- 54. The inverted SCORE input data (RS-423 or RS-232) is applied via a line receiver, U3A, to the D input of a 4-bit shift register U13B, and via inverter U14D to the D input of an 8-bit shift register U23 (para 57). The Q3 output of U13B is applied to the reset input of a further 4-bit shift register U13A, where the D input is connected to +5V (logic '1'). Data is shifted into these registers on the positivegoing transition of the SCORE clock signal from line receiver U3B.
- 55. When an inverted sync. code is received i.e.1-0-0-0-0-X-X, it takes three clock pulses for the first '1' to reach the Q3 output of U13B; this holds U13A in the reset state for the duration of the next clock pulse, and a further four clock pulses are required before the Q4 output of U13A changes to a '1' (table 4). Thus the Q4 output of

SHIFT REGISTER									
STA	TES]	2	3	4	5	6	7	8
	Ql	1	0	0	0	0	0	Х	Х
UI3B	Q 2	Х	1	0	0	0	0	0	Х
	Q 3	х	Х	1	0	0	0	0	0
	Q 4	х	Х	0	1	0	0	Ô	0
	Ql	Х	Х	0	0	1	1	1	1
UI3A	Q 2	х	х	0	0	0	1	1	1
	Q 3	0	Х	0	0	0	0	1	1
	Q 4	0	0	0	0	0	0	0	1

X = 0 or 1

U13A can only change to a '1' following the occurrence of five consecutive zeros at the D input of U13B. This circuit does not detect the state of the last two bits of the received sync-code but this is subsequently checked by the system software. The '1' at the Q4 output of U13A is applied to the clock input of the strobe pulse generator U10A via glitch suppression components R2, C8.

Strobe Pulse Generator

56. The strobe pulse generator comprises D-type flip-flop U10A. When clocked by the output from the sync. code detector, the '1' at the D input is transferred to the Q output, and reset is applied after the time constant presented by R1 and C7. The nominal 5 microsecond positive-going output pulse is applied to:

(1) the set input of the receiver interrupt latch U10B; the resulting '1' at the Q output is applied to NAND gate U15A of the interrupt control circuit (para 64), and via inverting buffer U14A to the microcomputer as the receive interrupt pending signal.

(2) the strobe input of the 8-bit shift register U23 to load the internal storage latches with the first eight bits (the sync. code) of the received frame (para. 57).

(3) the reset input of an 8-bit counter U11A; this counter produces a positive-going pulse at the Q4 output for every eight SCORE clock cycles following reset, and these pulses are applied to the set input of U10A to produce the strobe pulses for the remaining five bytes of the received data frame. The Q4 output of ML11A is also routed to NAND gate U16A which forms part of the output counter synchronisation circuit (para.59).

Input Shift Register

57. U23 is an 8-stage serial shift register having a storage latch associated with each stage. The data in each shift register stage is transferred to the storage register when a '1' is applied to the strobe input, and the stored data appears at the Q1 to Q8 parallel outputs when a '1' is present at the enable input. When a '0' is present at the enable input, the Q1 to Q8 outputs are in the high-impedance 3-state condition. The serial output is taken from the Q's pin (where it appears eight clock periods after application to the D input) and is routed to J1 pin 2 via open-collector inverter Q5.

Address Decoder

58. The address decoder makes use of three transmission gates (analogue switches) U21D, U21B and U21C. For a SCORE read operation, the microcomputer sets the IOC3 and IOC7 control bus lines to a '1' and the I/O read line to a '0'. U21D is thus held off, U21B and U21C are turned on, and a '1' from R16 is applied to the enable input of the 8-bit shift register U23, and the parallel data at the Q1 to Q8 output pins is applied to the microcomputer via the processor data bus. The '1' from U21C is also applied to the reset input of the receive interrupt latch U10B, the Q output is reset to '0', and the receive interrupt is cancelled.

SCORE TRANSMITTER

Start-in-Sync. Latch

59. The start-in -sync. latch U22A is reset by the microcomputer during the initialisation routine (I/O port 1 bit 0) and is set by the microcomputer shortly after the start of the last byte of a SCORE data frame handled by the SCORE receiver (I/O port 1 bit 3). The Q output of U22A is thus set to a '0', this is routed to NAND gate U16B and the '1' output resets the 8-bit counter U11B. At the same time the Q output of U22A is set to the '1'; the combination of this and the next positive-going pulse from the SCORE receive 8-bit counter U11A (at the end of the last byte of a received data frame - see timing diagram fig. App.2(c)), results in a '0' at the output of NAND gate U16A. This is inverted by NAND gate U16D and a '1' is applied to the set input of the load pulse generator U17B.

Load Pulse Generator

- 60. The load pulse generator U17B is set either by the action of the start-in-sync. latch (as described in para.59) or subsequently by the Q4 output of the 8-bit counter (via U14E and U16D). In either case, U17B is effectively reset by the next negative-going transition of the SCORE clock, which is applied via inverter U14B (D input at 0V), and thus the positive and negative-going pulses at the Q and Q outputs extend for one half of a SCORE clock period.
- With reference to the timing diagram given in fig. App.2(c), the first and last load 61. pulses shown (U17B outputs) result following the Q4 output of the 8-bit counter U11B. The positive-going pulse at the Q output of U17B is applied to the clock input of the internal/external latch U17A (para.66) and also to the clock input of the startin-sync. latch U22A; this however, has no effect as the Q output of U22A is already at logic '0'. The negative-going pulse at the \overline{Q} output of U17B is inverted by U16B to reset the 8-bit counter U11B. It is also applied to NAND gate U16C, which forms part of the parallel/serial selection circuit for the output shift register (para.66), and to the clock input of the transmit interrupt latch U22B. Thus at the positive-going transition of the negative-going pulse, the '0' at the D input of U22B results in a '1' at \overline{Q} output; this is routed to the microcomputer via inverter U14F as a transmit interrupt pending signal, and is also applied to NAND gate U15D which forms part of the interrupt control circuitry (para 64). The positive-going transition of the negative-going pulse from the \overline{Q} output of U17B is also used to clock the output enable latch U12B (para.68).



Fig. App. 2(c) Timing Diagram : Counter Synchronisation

62. The second load pulse shown in fig.App.2(c) results from the combination of a '1' at the Q output of the start-in-sync latch U22A and the positive-going output pulse from the 8-bit counter U11A. This time, the positive-going pulse at the Q output of U17B clocks the internal/external latch U17A as before, but also clocks the startin-sync. latch U22A. The '0' at the D input is transferred to the Q output, is inverted by U16A, and a '1' is thus applied to U16D to allow load pulse generation by the Q4 output signals from the 8-bit counter U11B (applied to the set input of U17B via U14E and U16D). The negative-going pulse at the Q output of U17B extends the reset period of U11B for the duration of the pulse and then allows counting to commence so that the first Q4 output pulse from U11B occurs exactly eight SCORE clock periods after the previous Q4 output pulse from 8-bit counter U11A, i.e. synchronism between the two 8-bit counters is established. 63. Synchronisation between the two 8-bit counters is necessary due to the asynchronous nature of the received SCORE data, as illustrated in fig. App.2(d). This shows an example three-clock-period delay between the last byte of one frame and the first byte of the next frame. In this case, the first byte of data transferred to the microcomputer does not constitute a correct sync. code, and the data is rejected. Three clock periods later however, the sync. code detector detects the presence of a correct sync. code, a strobe pulse is produced, and the 8-bit counter U11A (which has reached a count of 3) is reset to zero and starts again. The example 3-bit delay is then automatically transferred to the output 8-bit counter U11B by the action of the synchronisation circuit.



Fig. App. 2(d) Timing Diagram : Delayed SCORE Data

Interrupt Control

64. The logic 'l' output signals from the receive and transmit interrupt latches, U10B and U22B respectively, are gated (U15A, U15D) with the respective software - controlled interrupt enable signal from U19 (I/O port 84, bits 6 and 7). The resulting '0' output from either U15A or U15D is inverted by U15C and applied to one input of

TH 2185

U15B. Provided an interrupt request from elsewhere within the receiver is not being serviced, then a '0' is present at P1 pin 28 (ICB input); this is applied to the priority in input of U19 to enable the interrupt circuitry, and is inverted by U14B to allow the output from U15C to produce a logic '0' external interrupt signal, which is applied to U19 pin 5. U19 then produces a logic '0' interrupt request signal, which is applied to the microcomputer, and also applies a mask-programmed interrupt vector address (hex 0680) to the microcomputer via the processor data bus. The microcomputer is then forced to execute the interrupt routine pointed to by vector address 0680. Whilst the interrupt routine is in progress, the priority out output from U19 is set to logic '1'; this is applied to the priority in input of the static memory interface (SMI) device in the microcomputer to prevent that device from initiating an interrupt.

External Strobe

65. The external strobe pulse generator U12A is clocked by the O4 output from the 8-bit counter U11B. When an external strobe pulse is required, the microcomputer routes a '1' to the D input of U12A (strobe enable), this is transferred to the O output on the positive-going transition of the O4 output pulse from U11B, and U12A is reset after the time constant presented by R3, C12. The resulting positive-going pulse is inverted by open-collector transistor O7 and is taken to J1 pin 21 for connection to equipment using the extra word facility.

Internal/External Data Control

- 66. The output shift register U24 is configured under software control to accept either parallel data from the microcomputer (via I/O port 0) or serial external revertive data at J1 pin 14 (applied to U24 via CR6 and inverting NAND buffer/driver U7B). For internal (parallel) input data operation, the microcomputer routes a '1' to the D input of the internal/external latch U17A; this is transferred to the O output on the positive-going transition of the positive-going load pulse from U17B, transmission gate U21A is enabled, and the path between I/O port 0 bit 0 and the P8 input of U24 is completed. At the same time the negative going load pulse from U17B is inverted by U16C to momentarily enable the parallel inputs of U24, the parallel data is loaded in, and is then serially clocked out.
- 67. For external (serial) input data operation, the microcomputer routes a '0' to the D input of U17A; this time U21A is not enabled, the path between I/O port 0 bit 0 and the P8 input of U24 is broken, and U16C applies a '1' to U24 to enable the parallel inputs. The external revertive data is applied to the P8 input of U24 and is then serially clocked out.
- 68. The SCORE data and clock output driver U9 is enabled by the application of a '0' at pin 3. When the RA1792 receiver is switched on, the initialisation routine latches a '1' at U19 I/O port 84 bit 5. This is routed to the D input of the output enable latch U12B, and after the first load pulse from U17B, a permanent '0' is established at the Q output. The '1' at the Q output is applied to open collector

transistor Q9, but in the RA1792 no connection is made to J1 pin 1.

PERIPHERAL INPUT/OUTPUT (PIO) DEVICE

69. The PIO device U19 is mainly used for interrupt control purposes but is also used for the input output user function information. The device has two input/output ports, logic to handle an external interrupt (para. 64), and a programmable interval timer (which is not used in this application). An 8-bit bi-directional data bus is used for the transfer of data between the PIO and the microcomputer, and a 5-bit bus (ROMC0 to ROMC4) is used for control purposes. A block diagram of the device is given in fig. App.2.(e).



Fig. App. 2 (e) Block Diagram : 3861 PIO

70. The PIO device has four addressable ports, each with an assigned address. Two ports are used as 8-bit input/output ports (designated A and B in fig. App.2.(e)), whilst the remaining two ports are for the programmable timer and interrupt control purposes. The designated port addresses for the version of the 3861 PIO used in this application are in the range 04 to 07, as listed in Table 5. These addresses are however, modified by the action of the control bus (ROMC) decoder (para.75) so that the PIO responds to addresses in the range 84 to 87. Note that the timer and interrupt control ports are write only ports i.e. the contents of the associated port registers cannot be read by the microcomputer.

	Address			Assigned		
	Physical Virt		Virtual	То		
Hex	Binary	Hex	Binary			
04	00000100	84	10000100	I/O Port A		
05	00000101	85	10000101	I/O Port B		
06	00000110	86	10000110	Interrupt Control Register		
07	00000111	87	10000111	Programmable Timer		

TABLE 5 : PIO PORT ADDRESSES

Device Connections

- 71. (1) Φ and WRITE: These are clock input signals derived by the microcomputer.
 - (2) ROMC0 to ROMC4: These are the control input signals from the microcomputer.
 - (3) DBO to DB7: The bi-directional data bus lines which link the PIO to the microcomputer.
 - (4) EXT INT: External interrupt input. When an external circuit applies a '0' to this input, an external interrupt request is latched into the PIO provided the interrupt control register has been set to allow external interrupts. The PIO subsequently communicates this interrupt request to the microcomputer via the INT REQ line.
 - (5) PRI IN : Priority in. A 'l' at this input denotes that a higher priority peripheral has a pending interrupt request. If the PIO receives an interrupt request, it is <u>latched</u> into the PIO but will not be serviced until a '0' is present at the PRI IN input.
 - (6) PRIOUT: Priority out. This output signal is routed to the PRI IN input of the static memory interface unit in the microcomputer module. A '1' on this line denotes that the PIO has a pending interrupt request.
 - (7) INT REO: Interrupt request. A logic '0' on this output line is routed to the microcomputer to initiate the interrupt routine.
 - (8) DBDR : Data bus drive. This output goes to a '0' whenever the PIO is driving the data bus as an output. This output is not used in this application.
 - (9) I/O A0-A7 & I/O B0-B7: Two bi-directional 8-bit input/output ports, A and
 B. In this application these ports respond to addresses 84 and 85 respectively.

Control Bus

72. The control bus, comprising the five lines labelled ROMC0 to ROMC4 conveys control signals to the PIO and also to the static memory interface (on the microcomputer board). The ROMC states decoded by the PIO are given in Table 5. Note that all ROMC states not listed in table 6 are decoded as 'no-operation'.

Instruction Execution

- 73. The microcomputer input/output instructions place the required I/O port address on the processor data bus during one instruction cycle, and then use the processor data bus in the following instruction cycle to carry out the actual I/O data transfer. The ROMC lines from the microcomputer (hex. states 1A and 1B) signal the PIO that an I/O data movement is occurring during the current instruction cycle. Thus for ROMC I/O transfer states 1A and 1B (table 5) the PIO requires to know whether the contents of the data bus during the previous instruction cycle matched any of the four assigned I/O addresses. This is accomplished by the I/O port address selection logic which constantly monitors the data bus. When an address match is detected, the information is held through the following instruction cycle.
- 74. Read instructions that select a port (addresses 84 and 85) cause the contents of the selected port to be placed on the processor data bus during the read instruction cycle. For write instructions, the PIO accepts a byte from the processor bus and loads it into one of the I/O ports or the interrupt control register (the programmable timer is not used in this application). Each I/O port output line is latched and thus holds the data transferred during the last I/O write instruction.

TABLE 6 : DECODED ROMC STATES

RI HEX	OMC STATE BINARY	PIO FUNCTION		
OF	01111	If an interrupt request is pending and PRI IN is at '0', the lower half of the interrupt vector address (80) is placed on the data bus.		
10	10000	Place interrupt circuitry in an inhibit state that prevents altering the interrupt chain.		
13	10011	If an interrupt request is pending and PRI IN is at '0', the upper half of the interrupt vector address (06) is placed on the data bus and the interrupt circuit is reset.		
1A	11010	If an I/O port address was present on the data bus during the previous instruction cycle, move current contents of data bus into the appropriate port (1/O A, 1/O B, timer or interrupt control).		
18	11011	If I/O port address 84 or 85 was present on the data bus during the previous instruction cycle, move contents of appropriate I/O port (I/O A or I/O B) onto the data bus.		

Control Bus Decoder

- 75. The control bus decoder consists of a magnitude comparator U20 and a quad transmission gate U25. It monitors the ROMC control bus lines and when the 03 state is present, it inverts the level present on the PB7 processor data bus line which is applied to the PIO (U19 pin 7). Thus when an address in the range 84 to 87 is present on the processor data bus, it appears at the PIO data bus as an address in the range 04 to 07, i.e. the physical address range of the four PIO ports. The action of the circuit is as follows.
- 76. The magnitude comparator U20 produces a '1' at the A = B output when the logic levels at the A inputs are equal to these at the B inputs, and a '1' is also present at the A = B input. Thus when ROMC lines 0 and 1 are both at '1' and lines 2 to 4 are at '0' (03 code), a '1' is produced at the A = B output. This enables U25A and U25C, the '0' from U25A disables U25B, and the level present at the PB7 data bus line is inverted by U25D before application to pin 7 of U19 via U25C. For any other

ROMC code, the A = B output of U20 is at '0', U25A and U25C are disabled, and U25B is enabled to connect the PB7 data bus line directly to pin 7 of U19.

77. The microcomputer applies 03 to the ROMC lines each time a PIO port address is applied to the data bus. As far as the PIO device is concerned, ROMC state 03 is a 'no-operation' (para. 72).

USER FUNCTIONS

78. The input user functions are applied to the PIO (I/O port 85) via inverting buffer/ drivers U5A, U5B, U6A and U6B. The output user functions from the PIO (I/O port 84) are routed to rear panel connector J1 via open-collector inverters Q1 to Q4. The new data output request signal from Q8 is not used in this application.

INTERNAL CLOCK GENERATOR

79. This uses the otherwise spare section of the quad line receiver U3C. R15 is selected on test to produce a squarewave output at approximately 6KHz.

-5V SUPPLY

80. The -5V supply required by the line driver device U9 is provided by threeterminal regulator U18 which is powered from the -15V supply at P1 pin 23.

Cct. Ref.	Value	Description	Rat	Tol %	Racal Part Number
		SCORE INTERFA	CE BOARD (STO	8459)	
Resist	ors				
11	68 k	Metal Oxide		2	916478
22	68 k	Metal Oxide		2	916478
23	68 k	Metal Oxide		2	916478
۲4	68 k	Metal Oxide		2	916478
85	68 k	Metal Oxide		2	916478
₹6		Not used			
87	22 k	Metal Oxide		2	913493
88	10 k	Metal Oxide		2	914042
8	10 k	Metal Oxide		2	914042
810	10 k	Metal Oxide		2	914042
811	10 k	Metal Oxide		2	914042
218	10 k	Metal Oxide		2	914042
813	15 k	Metal Oxide		2	920645
814	33 k	Metal Oxide		2	913495
15	15k to 56k	Selected on test			
816	1 k	Metal Oxide		2	913489
R17	10 k	Metal Oxide		2	914042
218	10 k	Metal Oxide		2	914042
219	10 k	Metal Oxide		2	914042
20	10 k	Metal Oxide		2	914042
Capa	citòrs		Vol ts_		
C1	0.1	Disc Ceramic	50	20	938406
22	0.22	Disc Ceramic	50	20	938676
23	.01	Disc Ceramic	50	20	938053
24	22	Tantalum	10	20	921090
25	6.8	Tantalum	10	20	938031
26	6.8	Tantalum	10	20	938031
C7	100p	Disc Ceramic	500	10	938556
28	47p	Disc Ceramic	500	10	917418
C9	47p	Disc Ceramic	500	10	917418
210	47p	Disc Ceramic	500	10	917418
211	47p	Disc Ceramic	500	10	917418
C12	100p	Disc Ceramic	500	10	938556
C13	.01	Disc Ceramic	50	20	938053
C14	47p	Disc Ceramic	500	10	917418

.

App2 Components 1

Cct. Ref.	Value	Description	lat	Tol %	Racal Part Number
Connec	ctors				
าเ		Socket 37-way			938678
-		Mating plug, 37-way			916507
		Shell, junction			918105
		Retainer			914245
וי		Plug, 50-way PCB			A 07881
Diodes					
CR1		Silicon IN916			913480
CR2		Silicon IN916			913480
CR3		Silicon IN916			913480
CR4		Silicon IN916			913480
CR5		Silicon IN916			913480
CR6		Silicon IN916			913480
CR7		Silicon IN916			913480
CR8		Silicon IN916			913480
Fransist	fors				
QI		NPN Silicon IN3904			914046
Q2		NPN Silicon IN3904			914046
23		NPN Silicon IN3904			914046
Q4		NPN Silicon IN3904			914046
ີ ລຸ5		NPN Silicon IN3904			914046
26		NPN Silicon IN3904			914046
ຸລ7		NPN Silicon IN3904			914046
28		NPN Silicon IN3904			914046
29		NPN Silicon IN3904			914046
ntegra	ted Circuits				
ונ	10 k	Resistor Network, SIL			933750
J2	68 k	Resistor Network, DIL			938680
J3		Quad line receiver 26L532			938683
J4		Not used			,00000
J5		Dual 2-input NAND buffer 4010	7		928188
J6		Dual 2-input NAND buffer 4010	7		928188
J7		Dual 2-input NAND buffer 4010			928188
J8		Dual 2-input NAND buffer 4010			928188
J9		Dual RS422 line driver 26 LS 30			938684
J10		Dual D-type flip-flop 4013			926860

Cct. Ref.	Value	Description	Rat	Tol %	Racal Part Number
		SCORE INTERFA	CE BOARD (STO	8459 <u>)</u>	
Resist	ors				
RI	68 k	Metal Oxide		2	916478
R2	68 k	Metal Oxide		2	916478
R3	68 k	Metal Oxide		2	916478
R4	68 k	Metal Oxide		2	916478
۶5	68 k	Metal Oxide		2	916478
R6		Not used			
R7	22 k	Metal Oxide		2	913493
R8	10 k	Metal Oxide		2	914042
R9	10 k	Metal Oxide		2	914042
R10	10 k	Metal Oxide		2	914042
R11	10 k	Metal Oxide		2	914042
R12	10 k	Metal Oxide		2	914042
R13	15 k	Metal Oxide		2	920645
R14	33 k	Metal Oxide		2	913495
815	15k to 56k	Selected on test			
R16	1 k	Metal Oxide		2	913489
R17	10 k	Metal Oxide		2	914042
818	10 k	Metal Oxide		2	914042
219	10 k	Metal Oxide		2	914042
20	10 k	Metal Oxide		2	914042
Capa	citòrs		Vol ts		
C1	0.1	Disc Ceramic	50	20	938406
C2	0.22	Disc Ceramic	50	20	938676
C3	.01	Disc Ceramic	50	20	938053
C4	22	Tantalum	10	20	921090
25	6.8	Tantalum	10	20	938031
C6	6.8	Tantalum	10	20	938031
C7	100p	Disc Ceramic	500	10	938556
C8	47p	Disc Ceramic	500	10	917418
C9	47p	Disc Ceramic	500	10	917418
210	47p	Disc Ceramic	500	10	917418
211	47p	Disc Ceramic	500	10	917418
C12	100p	Disc Ceramic	500	10	938556
C13	.01	Disc Ceramic	50	20	938053
C14	47p	Disc Ceramic	500	10	917418

.

App2 Components 1

Cct. Ref.	Value	Description	Rat	Tol %	Racal Part Number
บาา		Dual BCD Up-Counter		928002	
U12		Dual D-type flip-flop 4013			926860
U13		Dual 4-bit shift registe			930973
U14		Hex inverting buffer 4	049		930033
U15		Quad 2-input NAND			920028
U16		Quad 2-input NAND	gate 4011		920028
U17		Dual D-type flip flop	-		926860
U18		-5V 3-terminal regula			938679
U19		PIO 3861A			938687
U20		Magnitude comparator 4585			938686
U21		Quad transmission gate	e 4066		930148
U22		Dual D-type flip flop 4013			926860
U23		8–Stage Shift register 4094			929324
U24		8-Stage Shift register 4014			930972
U25		Quad Transmission gat			930148
U26	22 k	Resistor network SIL			938682







Interconnection Diagram : Typical Remote Control Installation Fig. App.2.1



.

G

J3 25-WAY PLUG

.





Interconnection Diagram : Typical Space Diversity Installation Fig. App.2-2



RACAL TH 2185


Block Diagram : SCORE Interface Board

Fig. App 2.3





Circuit: SCORE Interface Module A6 A1

Fig. App. 2





Cct. Ref.	Value	Description	Rat	Tol %	Racal Part Number
		SCORE INTERFA	CE BOARD (STO	8459)	
Resist	tors				
21	68 k	Metal Oxide		2	916478
22	68 k	Metal Oxide		2	916478
23	68 k	Metal Oxide		2	916478
R4	68 k	Metal Oxide		2 2 2 2	916478
5	68 k	Metal Oxide		2	916478
6		Not used			
7	22 k	Metal Oxide		2	913493
8	10 k	Metal Oxide		2	914042
9	10 k	Metal Oxide		2	914042
R10	10 k	Metal Oxide		2	914042
811	10 k	Metal Oxide		2	914042
R12	10 k	Metal Oxide		2	914042
813	15 k	Metal Oxide		2 2	920645
R14	33 k	Metal Oxide		2	913495
15	15k to 56k	Selected on test			
16	1 k	Metal Oxide		2	913489
217	10 k	Metal Oxide		2	914042
18	10 k	Metal Oxide	•	2	914042
19	10 k	Metal Oxide		2	914042
20	10 k	Metal Oxide		2	914042
Capa	citors		Volts		
C1	0.1	Disc Ceramic	50	20	938406
22	0.22	Disc Ceramic	50	20	938676
23	.01	Disc Ceramic	50	20	938053
C4	22	Tantalum	10	20	921090
25	6.8	Tantalum	10	20	938031
26	6.8	Tantalum	10	20	938031
27	100p	Disc Ceramic	500	10	93 8556
28	47p	Disc Ceramic	500	10	917418
. 9	47p	Disc Ceramic	500	10	917418
210	47p	Disc Ceramic	500	10	917418
:11	47p	Disc Ceramic	500	10	917418
212	100p	Disc Ceramic	500	10	938556
213	.01	Disc Ceramic	50	20	938053
C14	47p	Disc Ceramic	500	10	917418

App2 Components 1

Cct. Ref.	Value	Description	Rat	Tol %	Racal Part Number
Conne	ectors				
JI		Socket 37-way			938678
		Mating plug, 37-way			916507
		Shell, junction			918105
		Retainer			914245
P1		Plug, 50-way PCB			A 07881
Diode	<u>s</u>				
CR1		Silicon IN916			913480
CR2		Silicon IN916			913480
CR3		Silicon IN916			913480
CR4		Silicon IN916			913480
CR5		Silicon IN916	· .		913480
CR6		Silicon IN916			913480
CR7		Silicon IN916			913480
CR8		Silicon IN916			913480
Transi	stors				
QI		NPN Silicon IN3904			914046
Q2		NPN Silicon IN3904			914046
Q3		NPN Silicon IN3904			914046
Q4		NPN Silicon IN3904			914046
Q5		NPN Silicon IN3904			914046
					714040
Q6		NPN Silicon IN3904			914046
Q7		NPN Silicon IN3904			914046
Q8		NPN Silicon IN3904			914046
Q9		NPN Silicon IN3904			914046
Integro	ated Circuits				
บา	10 k	Resistor Network, SIL	2.5		933750
U2	68 k	Resistor Network, DIL			938680
U3		Quad line receiver 26L532			938683
U4		Not used			,
U5		Dual 2-input NAND buffer 401	07		928188
U6		Dual 2-input NAND buffer 401	07		928188
U7		Dual 2-input NAND buffer 401			928188
U8		Dual 2-input NAND buffer 401			928188
U9		Dual RS422 line driver 26 LS 30			938684
		Dual D-type flip-flop 4013			,,,,,,,

Cct. Ref.	Value	Description	Rat .	Tol . %	Racal Part Number
Capaci	tors		Volts		
A1C1	100	Electrolytic	25		935140
C1	0µ1	Disc Ceramic	100	20	938406
C2	0µ1	Disc Ceramic	100	20	938406
C3	0µ1	Disc Ceramic	100	20	938406
C4	0µ1	Disc Ceramic	100	20	938406
C5	6µ8	Tantalum	35	20	921179
C6	0µ1	Disc Ceramic	100	20	938406
C7	6µ8	Tantalum	35	20	921179
C8	0µ1	Disc Ceramic	100	20	938406
C9	6µ8	Tantalum	35	20	921179
C10	6µ8	Tantalum	35	20	9211 <i>7</i> 9
C11	6 μ8	Tantalum	35	20	9211 <i>7</i> 9
Resistor	rs				
A1R1	220	Metal Film		2	910390
Fuses					
FS1	5A	Fuselink, quick blow			937892
		Fuseholder			938647
Diodes					
CR1		Std mounting 100 V 20 A			937889
Connec	tors				
١٢		Terminal, Red			937895
J2		Terminal, Black			937894
J3		Socket, 9-way			918090
IL IA		Socket, 25-way			915970

DC POWER SUPPLY MODULE (ST 80762)

Cct Ref.	Value	Description	Rat .	Tol . %	Racal Part Number
Conve	rter Modules				
บา		+5V,3A			938648
U2		+15 V, 1.5 A			938649
U3		+12 V, 2 A			938650
U4		+20 V			938652
U5		-15∨, 670 mA			938651
Miscel	laneous				
Al		Connector Board			B08688











Layout : DC/DC Power Supply Module A10

Fig. App. 3.2

FIRST LO SYNTHESIZER BOARD A7 (ST08545)

Cct. Ref.	Value	Description	Rat. Tol. %	Racal Part Number
Resist	ors			
RI	47k	Metal Oxide	2	913496
R2	10	Metal Oxide	2	920736
R3	10k	Metal Oxide	2	914042
R4	330	Metal Oxide	2	915690
R5	200	Variable	0.5 20	938618
R6	47	Metal Oxide	2	917063
R7	68	Metal Oxide	2	916476
R8	68	Metal Oxide	2 2	916476
R9	22	Metal Oxide		920743
R10	1.5k	Metal Oxide	2	911166
R11	680	Metal Oxide	2	910113
R12	10	Metal Oxide	2	920736
R13	390	Metal Oxide	2 2 2 2	916331
R14	120k	Metal Oxide	2	917062
R15	820	Metal Oxide	2	917065
R16	500	Variable	20	938426
R17	2.2k	Metal Oxide	2	916546
R18	47	Metal Oxide	2	917063
R19 R20	1.0	Composition Not used	5	938617
DOI	00			• • • • • • • •
R21	82	Metal Oxide	2	917057
R22 R23	22 220	Metal Oxide	2 2 2	920743
R23 R24	470	Metal Oxide Metal Oxide		910390
R24	470 1k		2	920758
KZJ	IK	Metal Oxide	2	913489
R26	1.5k	Metal Oxide	2	911166
R27	330	Metal Oxide	2	915690
R28	10	Metal Oxide	2	920736
R29	100	Metal Oxide	2 2 2	910388
R30	820	Metal Oxide	2	917065

Cct. Ref.	Value	Description	Rat.	Tol . %	Racal Part Number
R31	220	Metal Oxide		2	910390
R32	220	Metal Oxide		2	910390
R33	820	Metal Oxide		2	917065
R34	470	Metal Oxide		2	920758
R35	470	Metal Oxide		2	920758
R36	220	Metal Oxide		2	910390
R37	820	Metal Oxide		2	917065
R38	470	Metal Oxide		2	920758
R39		Not used			
R40	470	Metal Oxide		2	920758
R41	470	Metal Oxide		2	920758
R42	470	Metal Oxide		2	920758
R43	820	Metal Oxide		2 2	917065
R44	330	Metal Oxide			915690
R45	38k	Metal Oxide		2	900993
R46	470	Metal Oxide		2	920758
R47	820	Metal Oxide		2	917065
R48	470	Metal Oxide		2	920758
R49	470	Metal Oxide		2	920758
R50	10k	Metal Oxide		2	914042
R51	12k	Metal Oxide		2	917952
R52	2.7k	Metal Oxide		2	916548
R53	4.7k	Metal Oxide		2	913490
R54	4.7k	Metal Oxide		2	913490
R55	470	Metal Oxide		2	920758
R56	1 .8 k	Metal Oxide		2	911148
R57	3 . 3k	Metal Oxide		2	910111
R58	470	Metal Oxide		2	920758
R <i>5</i> 9	3.3k	Metal Oxide		2	910111
R60	22	Metal Oxide		2	920743
R61	lk	Metal Oxide		2	913489
R62	10k	Metal Oxide		2	914042
R63	lk	Metal Oxide		2 2	913489
R64	39k	Metal Oxide		2	900993
R65	15k	Metal Oxide		2	920645

,

Cct. Ref.	Value	Description	Rat.	Tol . %	Racal Part Number
R66	8.2k	Metal Oxide		2	918202
R67	12k	Metal Oxide		2 2 2 2	917952
R68	1k	Metal Oxide		2	913489
R69	3.3k	Metal Oxide		2	910111
R70	1k	Metal Oxide		2	913489
R71	82	Metal Oxide		2	917057
R72	10	Metal Oxide		2 2	920736
R73	10k	Metal Oxide		2 2 2	914042
R74	15k	Metal Oxide		2	920645
R75	1 <i>5</i> k	Metal Oxide		2	920645
R76	1 <i>5</i> k	Metal Oxide		2	920645
R77	100k	Metal Oxide		2 2 2	915190
R78	2-7k	Metal Oxide		2	916548
R79	12k	Metal Oxide		2	917952
R80	150k	Metal Oxide		2	917594
R81	10k	Metal Oxide		2	914042
R82	10k	Metal Oxide		2 2 2 2	914042
R83	10k	Metal Oxide		2	914042
R84	3.3k	Metal Oxide		2	910111
R85	100	Metal Oxide		2	910388
R86	470	Metal Oxide		2	920758
R87	47k	Metal Oxide		2 2 2 2 2 2	913496
R88	120k	Metal Oxide		2	915373
R89	47k	Metal Oxide		2	913496
R90	1k	Metal Oxide		2	913489
R91	150	Metal Oxide		2	910389
R92	10	Metal Oxide		2 2	920736
R93	680	Metal Oxide		2	910113
R94	10	Metal Oxide		2 2	920736
R95	1k	Metal Oxide		2	913489
R96		Not us ed		_	
R97	1k	Metal Oxide		2	913489

Cct. Ref.	Value	Description	Rat.	Tol . %	Racal Part Number
Capaci	tors		V		
C1	6.8	Tantalum	35	20	938030
C2	6.8	Tantalum	35	20	938030
C3	6.8	Tantalum	35	20	938030
C4	6.8	Tantalum	35	20	938030
C5	.01	Ceramic	50	20	938053
C6	6.8	Tantalum	35	20	938030
C7	.01	Ceramic	50	20	938053
C8	6.8	Tantalum	35	20	938030
C9	.01	Ceramic	50	20	938053
C10	10p	Ceramic	500	5	917746
C11	.01	Ceramic	50	20	938053
C12	6.8	Tantalum	35	20	938030
C13	.01	Ceramic	50	20	938053
C14	.01	Ceramic	50	20	938053
C15	.01	Ceramic	50	20	938053
C16	.01	Ceramic	50	20	938053
C17	.01	Ceramic	50	20	938053
C18	.01	Ceramic	50	20	938053
C19	.01	Ceramic	50	20	938053
C20	.01	Ceramic	50	20	938053
C21	.01	Ceramic	50	20	938053
C22	.01	Ceramic	50	20	938053
C23	.01	Ceramic	50	20	938053
C24	.01	Ceramic	50	20	938053
C25	.01	Ceramic	50	20	938053
C26	.01	Ceramic	50	20	938053
C27	.01	Ceramic	50	20	938053
C28	.01	Ceramic	50	20	938053
C29	.01	Ceramic	50	20	938053
C30	.01	Ceramic	50	20	938053
C31	.01	Ceramic	50	20	938053
C32	.01	Ceramic	50	20	938053
C33	.01	Ceramic	50	20	938053
C34	.01	Ceramic	50	20	938053
C35	0.1	Ceramic	50	20	938406

1

Cct. Ref.	Value	Description	Rat.	Tol . %	Racal Part Number
C36	6.8	Tantalum	35	20	938030
C37	0.1	Ceramic	50	20	938406
C38	6.8	Tantalum	35	20	938030
C39	.01	Ceramic	50	20	938053
C40	.001	Ceramic	50	20	938408
				20	/00400
C41	33	Tantalum	25	10	938606
C42	0.1	Ceramic	50	20	938406
C43	.001	Ceramic	50	20	938408
C44	.01	Ceramic	50	20	938053
C45	6.8	Tantalum	35	20	938030
_					
C46	6.8	Tantalum	35	20	938030
C47	.01	Ceramic	50	20	938053
C48	.01	Ceramic	50	20	938053
C49	6.8	Tantalum	35	20	938030
C50	6.8	Tantalum	35	20	938030
C51	0.1	Ceramic	50	20	020407
C52	.001	Ceramic	50	20 20	938406
C53	150	Tantalum		20	938408
C54	.001	Ceramic	6 50		938607
C55	.01	Ceramic	50	20	938408
000	.01	Cerdinic	50	20	938053
C56	33	Tantalum	25	10	938606
C57	6.8	Tantalum	35	20	938030
C58	10p	Ceramic	500	5	917746
C 59	0.1	Ceramic	50	20	938406
C60	6.8	Tantalum	35	20	938030
C61	6.8	Tantalum	35	20	938030
C62	0.1	Ceramic	50	20	938406
C63	0.1	Ceramic	50	20	938406
C64	0.1	Ceramic	50	20	938406
C65	0.1	Ceramic	50	20	938406
C66	0.1	Ceramic	50	20	029407
C67	0.1	Ceramic	50	20 20	938406 938406
C68	0.1	Ceramic	50	20 20	-
C69	0.1	Ceramic	50	20 20	938406
C70	0.1	Ceramic			938406
0,0	0.1	Cerdinic	50	20	938406

Cct. Ref.	Value	Description	Rat.	T ol . %	Racal Part Number
C71 C72 C73 C74 C75	0.1 0.1 0.1 0.1 0.1	Ceramic Ceramic Ceramic Ceramic Ceramic	50 50 50 50 50	20 20 20 20 20	938406 938406 938406 938406 938406 938406
C76	0.1	Ceramic	50	20	938406
C77	0.1	Ceramic	50	20	938406
C78	100p	Mica	350	5	938510
C79	6.8	Tantalum	35	20	938030
C80	27p	Mica	350	1p	902220
C81	.001	Polyester	400	10	938671
C82	.047	Polycarbonate	100	10	931129
C83	6.8	Tantalum	35	20	938030
C84	6.8	Tantalum	35	20	938030
C85	.01	Ceramic	50	20	938053
C86	1.0	Tantalum	35	10	938032
C87	1.0	Tantalum	35	10	938032
C88	15	Tantalum	20	20	910060
C89	.047	Ceramic	50	20	938511
C90	2200p	Ceramic	100	20	937903
C91	4700p	Mica	350	5	906253
C92	2200p	Mica	350	2	902197
C93	0.1	Ceramic	50	20	938406
C94	6.8	Tantalum	35	20	938030
C95	.001	Ceramic	50	20	938408
C96	0.1	Ceramic	50	20	938406
C97	1.0	Polycarbonate	100	20	923370
C98	3.3	Polycarbonate	63	10	938673
C99	.068	Polycarbonate	100	10	938672
C100	4.7p	Ceramic	100	0.5p	938794
C101	10р	Mica	500	0.5p	921270
C102	10р	Ceramic	500	5	917746
C103	47р	Mica	350	5	908617
C104	47р	Mica	350	5	908617

.

Cct. Value Ref.	Description	Rat. %	Racal Part Number
Diodes			
CR1 CR2 CR3 CR4 CR5	IN 916 IN 916 Varactor KV 2201 Varactor KV 2201 IN 916		913480 913480 938614 938614 913480
CR6 CR7 CR8 CR9 CR10	IN 916 IN 916 IN 916 IN 916 IN 916 IN 916		913480 913480 913480 913480 913480 913480
CR11 CR12 CR13 CR14 CR15	IN 916 IN 916 IN 916 IN 916 IN 916		913480 913480 913480 913480 913480 913480
CR16 CR17 CR18 CR19 CR20	IN 916 Not used Zener 9.1V, 400mW, IN IN 916 IN 916	N 757A	913480 938674 913480 913480
CR21 CR22 Transistors	IN916 IN916		913480 913480
Q1 Q2 Q3 Q4 Q5	FET 2N3823 NPN RF 2N3866 NPN RF 2N3866 NPN Silicon 2N4921 NPN Silicon 2N2369		938592 917219 917219 938616 906842
Q6 Q7 Q8 Q9 Q10	PNP Plastic 2N4126 PNP Plastic 2N4126 PNP Plastic 2N4126 NPN Plastic 2N4124 NPN Plastic 2N4124		912678 912678 912678 912678 915617 915617
Q11 Q12 Q13	PNP Plastic 2N4126 NPN Silicon 2N918 NPN Silicon 2N2369		912678 906517 906842

Cct. Ref.	Value	Description	Rat.	Tol. %	Racal Part Number
Integ	rated Circuits				
UI		4001			938561
U2		4503			935215
U3		94LS174			938624
U4		74LS02			938531
U5		74LS174			938624
					750024
U6		74LS174			938624
U7		* 4070			938837
U8		4094			934550
U9		4094			934550
U10		4094			934550
U11		4094			934550
U12		4094			934550
U13		4094			934550
U14		4094			934550
U15		82583			938622
U16		10k resistor network			938625
U17		4008			938620
U18		* 40174			938838
U19		74LS74			930602
U20		4006			938628
		(00)			
U21		4006			938628
U22		40108			938629
U23		DAC 20			938631
U24		UA 723			925040
U25		Not used			
U26		10231			938630
U27		11C90			938600
U28		10231			938630
U29		74LS169			938627
U30		74LS168			938626
					/00020
U31		74LS168			938626
U32		10211			938633
U33		1458			938632
U34		LM339			929149
U35		AD518			938634

* Use RCA, Motorola or National only.

Cct. Ref.	Value	Description	Rat.	Tol . %	Racal Part Number
U36		DG 201			934880
U3 7		1458			938632
U38		Not used			
U39		7812			938445
U40		3140E			932204
Transformers					
וד		RF wideband			D0 6 467/1
Inductors					
L1	6.8 µH	Choke			919469
L2	6.8µH	Choke			919469
L3	6.8µH	Choke			919469
L4	6.8µH	Choke			919469
L5		Coil Assembly			D08708
L6	1 <i>5</i> µH	Choke		10	915850
Connectors					
IL		Plug, 20-way			938675
J2		, Coaxial 50 ohms			938429
J3 J4		, Coaxial 50 ohms			938429
J4.	FIUG	, Coaxial 50 ohms			938429

.



RACAL TH 1496 DO8546 SHT 1 2

TH 14









Circuit : First LO Synthesizer Module A7 (Sheet 2) Fig. App. 4.2



Component Layout: First LO Synthesizer Board A7

Fig. App. 4.3

