RDA5802/03

GPIO2 GPIO3

11 12

RCLK

<u>S</u>

GPI01

21 20 19

GND

PAD

RDA5802/03

10

9

SCLK SDIO

8

GND

24 23 22

2

3

4

5

7

SEN SEN

GND 1

LNAN[

RFGND

LNAP

GND

GND 6

y y



SINGLE-CHIP BROADCAST FM RADIO TUNER

Rev.2.0-Sep.2008

18 AVDD

17 GND

16 LOUT

ROUT

GND

13 DVDD

15

14

1 General Description

The RDA5802/03 is a single-chip broadcast FM stereo radio tuner with fully integrated synthesizer, IF selectivity and MPX decoder. The tuner uses the CMOS process, support multi-interface and require the least external component. The package size is 4X4mm and is completely adjustment-free. All these make it very suitable for portable devices.

The RDA5802/03 has a powerful low-IF digital audio processor, this make it have optimum sound quality with varying reception conditions.

The RDA5802/03 can be tuned to the worldwide frequency band.

1.1	Features 🦽	Figure 1-1. RDA5802/03 Top View
		V .
Т	CMOS single-chip fully-integrated FM tuner	📎 Ι Programmable de-emphasis (50/75 μs)
Т	Low power consumption	Receive signal strength indicator (RSSI)
	Ø Total current consumption lower than 17mA at 3.0V	I Bass boost
	power supply	I volume control
Т	Support worldwide frequency band	I I ² S digital output interface
	Ø 65-108 MHz	Line-level analog output voltage
I	Digital low-IF tuner	I 32.768 KHz 12M,24M,13M,26M,19.2M,38.4MHz
	Ø Image-reject down-converter	Reference clock
	Ø High performance A/D converter	2-wire and 3-wire serial control bus interface
	Ø IF selectivity performed internally	I RDS/RBDS processor(RDA5803 only)
Ι	Fully integrated digital frequency synthesizer	I Directly support 32Ω resistance loading
	Ø Fully integrated on-chip RF and IF VCO	I Integrated LDO regulator
	Ø Fully integrated on-chip loop filter	Ø 2.7 to 5.5 V operation voltage
Ι	Autonomous search tuning	I 4X4mm 24 pin QFN package
Т	Support 32.768KHz crystal oscillator	
Ι	Digital auto gain control (AGC)	1.2 Applications
Ι	Digital adaptive noise cancellation	Cellular handsets
	Ø Mono/stereo switch	
	Ø Soft mute	I MP3, MP4 players
	Ø High cut	Portable radios
		I PDAs, Notebook

Copyright © RDA Microelectronics Inc. 2006. All rights are reserved.

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA.

Copyright © **RDA Microelectronics Inc. 2006. All rights are reserved.** The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA.

2 Table of Contents

1	General	Description	1
	1.1	Features	1
	1.2	Applications	1
2	Table of	Contents	2
3	Function	nal Description	3
	3.1	FM Receiver	3
	3.2	Synthesizer	3
	3.3	Power Supply	3
	3.4	RESET and Control Interface select	4
	3.5	Control Interface	
	3.6	I ² S Audio Data Interface	4
	3.7	RDS/RBDS Processor(RDA5803 only)	
	3.8	GPIO Outputs	4
4	Electric	al Characteristics	5
5		r Characteristics	
6	Serial Ir	nterface	
	6.1	Three-wire Interface Timing	7
	6.2	I ² C Interface Timing	
7	Register	Definition	9
8		scription	
9	Applica	tion Diagram	
	9.1	Audio Loading Resistance Larger than 32Ω & TCXO Application:	
	9.1.1	Bill of Materials:	.16
	9.2	Audio Loading Resistance Lower than $32\Omega \& TCXO$ Application:	.17
	9.2.1	Bill of Materials:	.17
	9.3	Audio Loading Resistance Larger than 32Ω & DCXO Application:	.18
	9.3.1	Bill of Materials:	. 18
	9.4	MCU CODEC Application:	. 19
	9.4.1	Bill of Materials:	. 19
10	Package	Physical Dimension	. 20
11	PCB La	nd Pattern	21
12	Change	List	24
13	Notes:		24
14	Contact	Information	25

3 Functional Description



Figure 3-1. RDA5802/03 EM Tuner Block Diagram

3.1 FM Receiver

The receiver uses a digital low-IF architecture that avoids the difficulties associated with direct conversion while delivering lower solution cost and reduces complexity, and integrates a low noise amplifier (LNA) supporting the FM broadcast band (65 to 108MHz), a quadrature image-reject mixer, a programmable gain control (PGA), a high resolution analog-to-digital converters (ADCs), an audio DSP and a highfidelity digital-to-analog converters (DACs).

The LNA has differential input ports (LNAP and LNAN) and supports any input port by set according registers bits (LNA_PORT_SEL[1:0]). It default input common mode voltage is GND.

The limiter prevents overloading and limits the amount of intermodulation products created by strong adjacent channels.

The quadrature mixer down converts the LNA output differential RF signal to low-IF, it also has image-reject function.

The PGA amplifies the mixer output IF signal and then digitized with ADCs.

The DSP core finishes the channel selection, FM demodulation, stereo MPX decoder and output audio signal. The MPX decoder can autonomous switch from stereo to mono to limit the output noise.

The DACs convert digital audio signal to analog and change the volume at same time. The DACs has low-pass feature and -3dB frequency is about 30 KHz.

3.2 Synthesizer

The frequency synthesizer generates the local oscillator signal which divide to quadrature, then be used to downconvert the RF input to a constant low intermediate frequency (IF). The synthesizer reference clock is 32.768 KHz.

The synthesizer frequency is defined by bits CHAN[9:0] with the range from 65MHz to 108MHz.

3.3 Power Supply

The RDA5802/03 integrated one LDO which supplies power to the chip. The external supply

voltage range is 2.7-5.5 V.

3.4 RESET and Control Interface select

The RDA5802/03 is RESET itself When VIO is Power up. And also support soft reset by trigger 02H BIT1 from 0 to 1. The control interface is select by MODE Pin. The MODE Pin is low ,I2C Interface is select. The MODE Pin is set to VIO, SPI Interface is select.

3.5 Control Interface

The RDA5802/03 supports three- wire and I^2C control interface. User could select either of them to program the chip.

The three-wire interface is a standard SPI interface. It includes three pins: SEN, SCLK and SDIO. Each register write is 25-bit long, including 4-bit high register address, a r/w bit, 4-bit low register address, and 16-bit data (MSB is the first bit). RDA5802/03 samples command byte and data at posedge of SCLK. Each register read is also 25-bit long, including 4-bit high register address, a r/w bit, 4-bit low register address, a r/w bit, 4-bit low register address, a r/w bit, 4-bit low register address, and 16-bit data (MSB is the first bit) from RDA5802/03. The turn around cycle between command byte from MCU and data from RDA5802/03 is a half cycle. RDA5802/03 samples command byte at posedge of SCLK, and output data also at posedge of SCLK.

The I²C interface is compliant to 1²C Bus Specification 2.1. It includes two pins: SCLK and SDIO. A I²C interface transfer begins with START condition, a command byte and data bytes, each byte has a followed ACK (or NACK) bit, and ends with STOP condition. The command byte includes a 7-bit chip address (0010000b) and a R/W bit. The ACK (or NACK) is always sent out by receiver. When in write transfer, data bytes is written out from MCU, and when in read transfer, data bytes is read out from RDA5802/03. There is no visible register address in I²C interface transfers. The I²C interface has a fixed start register address (0x02h for write transfer and 0x0Ah for read transfer), and an internal incremental address counter. If register address meets the end of register file, 0x3Ah, register address will wrap back to 0x00h. For write transfer, MCU programs registers from register 0x02h high byte, then register 0x02h low byte, then register 0x03h high byte, till the last register. RDA5802/03 always gives out ACK after every byte, and MCU gives out STOP condition when register programming is finished. For read transfer, after command byte from MCU, RDA5802/03 sends out register 0x0Ah high byte, then register 0x0Ah low byte, then register 0x0Bh high byte, till receives NACK from MCU. MCU gives out ACK for data bytes besides last data byte. MCU gives out NACK for last data byte, and then RDA5802/03 will return the bus to MCU, and MCU will give out STOP condition.

Details refer to RDA5802/03 Programming Guide.

3.6 I²S Audio Data Interface

The RDA5802/03 supports I²S (Inter_IC Sound Bus) audio interface. The interface is fully compliant with I²S bus specification. When setting I2SEN bit high, RDA5802/03 will output SCK, WS, SD signals from GPIO3, GPIO1, GPIO2 as I²S master and transmitter, the sample rate is 48Kbps, 44.1kbps,32kbps..... RDA5802/03 also support as I²S slaver mode and transmitter, the sample rate is less than 100kbps.

Details refer to RDA5802/03 Programming Guide.

3.7 RDS/RBDS Processor(RDA5803 only)

The RDA5803 **RDS/RBDS** implements an processor block for symbol decoding, synchronization, error detection, and error correction. The RDA5803 device is user configurable and provides an optional interrupt when RDS is synchronized, loses synchronization, and/or the user configurable RDS FIFO threshold has been met.

Details refer to RDA5802/03 Programming Guide.

3.8 GPIO Outputs

The RDA5802/03 has three GPIOs. The function of GPIOs could programmed with bits GPIO1[1:0], GPIO2[1:0], GPIO3[1:0] and I2SEN.

If I2SEN is set to low, GPIO pins could be programmed to output low or high or high-Z, or be programmed to output interrupt and stereo indicator with bits GPIO1[1:0], GPIO2[1:0], GPIO3[1:0]. GPIO2 could be programmed to output a low interrupt (interrupt will be generated only with interrupt enable bit STCIEN is set to high) when seek/tune process completes. GPIO3 could be programmed to output stereo indicator bit ST.

Constant low, high or high-Z functionality is available regardless of the state of VA and VD supplies or the ENABLE bit.

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA. Page 4 of 26



Figure 3-2. I2S Digital Audio Format

4 Electrical Characteristics

Table 4-1 DC Electrical Specification (Recommended Operation Conditions):

SYMBOL	DESCRIPTION	MIN	ТҮР	MAX	UNIT
AVDD	Analog Supply Voltage	2.7	3.3	5.5	V
DVDD	Digital Supply Voltage	2.7	3.3	5.5	V
VIO	Interface Supply Voltage	1.5	-	3.6	V
T _{amb}	Ambient Temperature	-20 🚷	27	+70	°C
V _{IL}	CMOS Low Level Input Voltage	0	A. U.	0.3*DVDD	V
VIH	CMOS High Level Input Voltage	0.7*VDD		DVDD	V
V _{TH}	CMOS Threshold Voltage		0.5*VDD		V

Table 4-2 DC Electrical Specification (Absolute Maximum Ratings):

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
VIO	Interface Supply Voltage	-0.5		+4	V
T _{amb}	Ambient Temperature	-40		+90	°C
I _{IN}	Input Current	-10		+10	mA
V _{IN}	Input Voltage ⁽¹⁾	-0.3		VIO+0.3	V
V _{Ina}	LNA FM Input Level			-20	dBm

Notes:

1. For Pin: SCLK, SDIO, SEN, MODE

Table 4-3 Power Consumption Specification

(VDD = 2.7 to 5.5 V, T_A = -25 to 85 °C, unless otherwise specified)

SYMBOL	DESCRIPTION	CONDITION	TYP	UNIT
I _A	Analog Supply Current	ENABLE=1	13	mA
I _D	Digital Supply Current	ENABLE=1	3	mA
I _{VIO}	Interface Supply Current	SCLK and RCLK inactive	65	μA
I _{APD}	Analog Powerdown Current	ENABLE=0	2	μA
I _{DPD}	Digital Powerdown Current	ENABLE=0	2	μA
I _{VIO}	Interface Powerdown Current	ENABLE=0	35	μA

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA. Page 5 of 26

5 **Receiver Characteristics**

Table 5-1 **Receiver Characteristics**

(VDD = 2.7 to 5.5 V, T_A = -25 to 85 °C, unless otherwise specified)

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNIT
General spe	cifications					
		BAND=00	87		108	MHz
-		BAND=01	76		91	MHz
F _{in}	FM Input Frequency	BAND=10	76		108	MHz
		BAND=11	65		76	MHz
V _{rf}	Sensitivity ^{1,2,3}	(S+N)/N=26dB		1.6	2	μV EMF
	RDS Sensitivity	$\Delta f = 2 \text{ kHz},$ RDS BLER < 5%		15		μV EMF
R _{in}	LNA Input Resistance 7			150		Ω
C _{in}	LNA Input Capacitance 7		2	4	6	pF
IP3 _{in}	Input IP3 ⁴	AGCD=1	80)» (-	dBµV
α_{am}	AM Suppression ^{1,2}	m=0.3	40	-	-	dB
S ₂₀₀	Adjacent Channel Selectivity	±200KHz	4 5		-	dB
V _{AFL} ; V _{AFR}	Left and Right Audio Frequency Output Voltage (Pins LOUT and ROUT)	Volume [3:0] =1111		110		mV
(S+N)/N	Maximum Signal Plus Noise to Noise Ratio ^{1,2,3,5}		54	60	-	dB
α_{SCS}	Stereo Channel Separation		35	-	-	dB
THD	Audio Total Harmonic Distortion ^{1,3,6}			0.05	0.1	%
α _{AOI}	Audio Output L/R Imbalance				0.1	dB
RL	Audio Output Loading Resistance	Single-ended	32	-	-	Ω
Pins LNAN,	LNAP, LOUT, ROUT and NC(22	2,23)				
$V_{\text{com_rfin}}$	Pins LNAN and LNAP Input Common Mode Voltage			Floating		V
V _{com}	Audio Output Common Mode Voltage ⁸		1.2	1.25	1.3	V
V _{com_nc}	Pins NC (22, 23) Common Mode Voltage		0.45	0.5	0.55	V
! The NC(22,	23) pins SHOULD BE left float	ing.				

Notes:

1. F_{in} =65 to 108MHz; F_{mod} =1KHz; de-emphasis=75 μ s; MONO=1; L=R unless noted otherwise;

1. F_{In} =05 to 108MHz; F_{mod} =1KHz; de-emphasis=75µs; M 2. $\Delta f=22.5$ KHz; 3. B_{AF} = 300Hz to 15KHz, RBW <=10Hz; 4. $|f_2-f_1|>1$ MHz, $f_0=2xf_1-f_2$, AGC disable, F_{In} =76 to 108MHz; 5. P_{RF} =60dBJv(; 6. $\Delta f=75$ KHz. 7. Measured at V_{EMF} = 1 m V, f_{RF} = 65 to 108MHz 8. At LOUT and ROUT pins

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA. Page 6 of 26

6 Serial Interface

6.1 Three-wire Interface Timing

Table 6-1 Three-wire Interface Timing Characteristics

(VDD = 2.7 to 5.5 V, T_A = -25 to 85 °C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
SCLK Cycle Time	t _{CLK}		35			ns
SCLK Rise Time	t _R				50	ns
SCLK Fall Time	t _F				50	ns
SCLK High Time	t _{HI}		10			ns
SCLK Low Time	t _{LO}		10			ns
SDIO Input, SEN to SCLK↑ Setup	t _s		10	-	-	ns
SDIO Input, to SCLK↑ Hold	t _h		10	-	-	ns
SCLK↑ to SDIO Output Valid	t _{cdv}	Read	2	-	10	ns
SEN↑ to SDIO Output High Z	t _{sdz}	Read	2	⊌´-	10	ns
Digital Input Pin Capacitance		X			5	pF



Figure 6-1. Three-wire Interface Write Timing Diagram





The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA. Page 7 of 26

6.2 I²C Interface Timing

SCLK

START

Table 6-2 I²C Interface Timing Characteristics

(VDD = 2.7 to 5.5 V, T_{A} = -25 to 85 °C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
SCLK Frequency	f _{scl}		0	-	400	KHz
SCLK High Time	t _{high}		0.6	-	-	μs
SCLK Low Time	t _{low}		1.3	-	-	μs
Setup Time for START Condition	t _{su:sta}		0.6	-	-	μs
Hold Time for START Condition	t _{hd:sta}		0.6	-	-	μs
Setup Time for STOP Condition	t _{su:sto}		0.6	-	-	μs
SDIO Input to SCLK† Setup	t _{su:dat}		100	-	-	ns
SDIO Input to SCLK↓ Hold	t _{hd:dat}		0	-	900	ns
STOP to START Time	t _{buf}		1.3	-	-	μs
SDIO Output Fall Time	t _{f:out}		20+0.1Cb	-	250	ns
SDIO Input, SCLK Rise/Fall Time	t _{r:in /} t _{f:in}	*	20+0.1C _b	- 🌾	300	ns
Input Spike Suppression	t _{sp}	<u>~</u>	<u> </u>	-	50	ns
SCLK, SDIO Capacitive Loading	Cb			-	50	pF
Digital Input Pin Capacitance					5	pF





a

Figure 6-4. I²C Interface Read Timing Diagram

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA. Page 8 of 26

7 Register Definition

REG	BITS	NAME	FUNCTION	DEFAULT
00H	15:8	CHIPID[7:0]	Chip ID.	0x58
02H	15	DHIZ	Audio Output High-Z Disable.	0
			0 = High impedance; 1 = Normal operation	
	14	DMUTE	Mute Disable.	0
			0 = Mute; 1 = Normal operation	
	13	MONO	Mono Select.	0
			0 = Stereo; 1 = Force mono	
	12	BASS	Bass Boost.	0
			0 = Disabled; 1 = Bass boost enabled	
	9	SEEKUP	Seek Up.	0
			0 = Seek down; 1 = Seek up	
	8	SEEK	Seek.	0
			0 = Disable stop seek; 1 = Enable	
			Seek begins in the direction specified by	
			SEEKUP and ends when a channel is found with RSSI level above SEEKTH[5:0], or the entire	
			band has been searched	
			The SEEK bit is set fow and the STC bit is set	
			high when the seek operation completes.	
	7	SKMODE	Seek Mode	0
	•		0 = wrap at the upper or lower band limit and	•
			continue seeking	
			1 = stop seeking at the upper or lower band limit	
	6:4	CLK_MODE[2:0]	000=32.768kHz	000
		A.	001=12Mhz	
			101=24Mhz	
			010=13Mhz	
			110=26Mhz	
			011=19.2Mhz	
			111=38.4Mhz	
	•			0
	3	RDS_EN(RDA5803 only)	RDS Enable	0
			0 = Disabled	
			1 = Enable	
	1	SOFT_RESET	Soft reset.	0
			If 0, not reset;	
			If 1, reset.	
	0	ENABLE	Power Up Enable.	0
			0 = Disabled; 1 = Enabled	
03H	15:6	CHAN[9:0]	Channel Select.	0x00
			BAND = 0	
			Frequency =	
			Channel Spacing (kHz) x CHAN+ 87.0 MHz	
			BAND = 1or 2	
			Frequency =	

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA. Page 9 of 26

REG	BITS	NAME	FUNCTION	DEFAULT
			Channel Spacing (kHz) x CHAN + 76.0 MHz	
			BAND = 3	
			Frequency =	
			Channel Spacing (kHz) x CHAN + 65.0 MHz	
			CHAN is updated after a seek operation.	
	4	TUNE	Tune	0
			0 = Disable	
			1 = Enable	
			The tune operation begins when the TUNE bit is	
			set high. The STC bit is set high when the tune	
			operation completes.	
			The tune bit is reset to low automatically when	
			the tune operation completes	
	3:2	BAND[1:0]	Band Select.	00
			00 = 87–108 MHz (US/Europe)	
			01 = 76–91 MHz (Japan)	
			10 = 76–108 MHz (world wide)	
			11 = 65 - 76 MHz (East Europe)	
	1:0	SPACE[1:0]	Channel Spacing.	00
			00 = 100 kHz	
			01 = 200 kHz	
			10 = 50kHz	
04H	15	RDSIEN(RDA5803 only)	RDS Interrupt Enable	0
			0 = Disable Interrupt(Default)	
			1 = Enable Interrupt	
		. (P	Setting RDSIEN = 1 and GPIO2[1:0] = 01 will	
			generate a low pulse int on GPIO2 when the	
			RDSR 0Ah[15] bit is set.	
	14	STCIEN	Seek/Tune Complete Interrupt Enable.	0
			0 = Disable Interrupt	
			1 = Enable Interrupt	
		19600 M	Setting STCIEN = 1 will generate a low pulse on	
			GPIO2 when the interrupt occurs.	
	13	RBDS(RDA5803 only)	1=rbds	0
			0=rds	
	11	DE	De-emphasis.	0
			0 = 75 μs; 1 = 50 μs	
	10	RDSR _MODE	0 = RDSR width fixed 40 ms high	1
		(RDA5803 only)	1 = read reg0CH clr RDSR	
	9	SOFTMUTE_EN	If 1, softmute enable	1
	8	AFCD	AFC disable.	0
			If 0, afc work;	
			If 1, afc disabled.	
	6	I2S_ENABLED	I2S bus enable	0

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA. Page 10 of 26

REG	BITS	NAME	FUNCTION	DEFAULT
			If 0, disabled;	
			If 1, enabled.	
	5:4	GPIO3[1:0]	General Purpose I/O 3.	00
			00 = High impedance	
			01 = Mono/Stereo indicator (ST)	
			10 = Low	
			11 = High	
	3:2	GPIO2[1:0]	General Purpose I/O 2.	00
			00 = High impedance	
			01 = Interrupt (INT)	
			10 = Low	
			11 = High	
	1:0	GPIO1[1:0]	General Purpose I/O 1.	00
			00 = High impedance	
			01 = Reserved	
			10 = Low	
			11 = High	
05H	15	INT _MODE	If 0, generate 5ms interrupt;	1
			If 1, interrupt last until read regOCH action	
			occurs.	
	14:8	SEEKTH[6:0]	Seek Threshold. RSSI scale is logarithmic.	0001000
			0000000 = min RSSI	
	7:6	LNA_PORT_SEL[1:0]	LNA input port selection bit:	10
		• •	00: no input	
			01: LNAN	
			10: LNAP	
			11. dual port input	
	5:4	LNA_ICSEL_BIT[1:0]	Lna working current bit:	10
			00 ≑1 .8mA	
			01=2.1mA	
			10=2.5mA	
			11=3.0mA	
	3:0	VOLUME[3:0]	DAC Gain Control Bits (Volume).	1010
			0000=min; 1111=max	
			Volume scale is logarithmic	
06H	12	l2s_mode_select	If 0, master mode;	0
			If 1, slave mode.	
	7:4	l2s_ws_cnt[4:0]	4'b1000: WS_STEP_48; 4'b0111: WS_STEP=44.1kbps;	0000
		Only valid	4'b0110: WS_STEP=32kbps;	
		in master mode	4'b0101: WS_STEP=24kbps;	
			4'b0100: WS_STEP=22.05kbps; 4'b0011: WS_STEP=16kbps;	
			4'b0010: WS_STEP=12kbps;	
			4'b0001: WS_STEP=11.025kbps; 4'b0000: WS_STEP=8kbps;	
0AH	15	PUSP	,	0
VAH	15	RDSR	RDS ready	U
		(RDA5803 only)	0 = No RDS/RBDS group ready	
	44	STO.	1 = New RDS/RBDS group ready	0
	14	STC	Seek/Tune Complete.	0
			0 = Not complete	

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA. Page 11 of 26

REG	BITS	NAME	FUNCTION	DEFAULT
			1 = Complete The seek/tune complete flag is set when the seek or tune operation completes.	
	13	SF	Seek Fail.	0
			0 = Seek successful; 1 = Seek failure	
			The seek fail flag is set when the seek operation	
			fails to find a channel with an RSSI level greater than SEEKTH[5:0].	
	12	RDSS	RDS Synchronization	0
		(RDA5803 only)	0=RDS	
			decoder not synchronized(default)	
			1 = RDS decoder synchronized	
			Available only in RDS Verbose mode	
	10	ST	Stereo Indicator.	1
			0 = Mono; 1 = Stereo	
			Stereo indication is available on GPIO3 by	
			setting GPIO1[1:0] =01.	
	9:0	READCHAN[9:0]	Read Channel.	8'h00
			BAND = 0 Frequency = Channel Spacing (kHz) x	
			READCHAN[9:0]+ 87.0 MHz	
			BAND = 1 or 2	
			Frequency = Channel Spacing (kHz) x	
			READCHAN[9:0]+ 76.0 MHz	
			BAND = 3 Frequency = Channel Spacing (kHz) x	
			READCHAN[9:0]+ 65.0 MHz	
			READCHAN[9:0] is updated after a tune or seek	
		A	operation.	
0BH	15:9	RSSI[6:0]	RSSI.	0
			2000000 = min	
			111111 = max RSSI scale is logarithmic.	
	8	FM TRUE	1 = the current channel is a station	0
	0			0
			0 = the current channel is not a station	
	7	FM_READY	1=ready	0
			0=not ready	
	4	ABCD_E	1 = the block id of register 0cH,0dH,0eH,0fH is E	0
		(RDA5803 only)	0 = he block id of register 0cH,0dH,0eH,0fH is	
			A,B,C,D	
	3:2	BLERA[1:0]	BLK Errors Level of RDS_DATA_0, and is always	00
		(RDA5803 only)	read as Errors Level of RDS BLOCK A(in RDS	
			mode) or BLOCK E(in RBDS mode when	
			ABCD_E flag is 1).	
			00 = 0 errors requiring correction	
			01 = 1~2 errors requiring correction	
			10 = 3~5 errors requiring correction	
		l		

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA. Page 12 of 26

11 = 6+ errors or error in checkword, correctionnot possible Available only in RDS Verbose mode Available only in RDS Verbose mode 1:0 BLERB[1:0] BLK Errors Level of RDS_DATA_1, and is always 00 (RDA5803 only) read as Errors Level of RDS BLOCK B(in RDS mode) or E(in RBDS mode when ABCD_E flag is 1). 00 = 0 errors requiring correction 01 = 1-2 errors requiring correction 01 = 1-2 errors requiring correction 01 = 1-2 errors requiring correction 01 = 3-5 errors requiring correction 01 = 3-5 errors requiring correction 11 = 6+ errors or error in checkword, correctionn to possible Available only in RDS Verbose mode 0CH 15:0 RDSA[15:0] BLOCK A (in RDS mode) or BLOCK E(in RBDS 0 0DH 15:0 RDSB[15:0] BLOCK B (in RDS mode) or BLOCK E(in RBDS 0 0EH 15:0 RDSC[15:0] BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS 0 0FH 15:0 RDSC[15:0] BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS 0 0FH 15:0 RDSD[15:0] BLOCK D (in RDS mode) or BLOCK E(in RBDS 0	
Image: constraint of the second sec	
1:0 BLERB[1:0] BLK Errors Level of RDS_DATA_1, and is always 00 (RDA5803 only) read as Errors Level of RDS BLOCK B(in RDS mode) or E(in RBDS mode when ABCD_E flag is 1). 00 = 0 errors requiring correction 11 00 = 0 errors requiring correction 01 = 1-2 errors requiring correction 10 = 3-5 errors requiring correction 10 = 3-5 errors requiring correction 11 = 6+ errors or error in checkword, correctionnull = 6+ errors or error in checkword, correctionnot possible 0CH 15:0 RDSA[15:0] BLOCK A (in RDS mode) or BLOCK E(in RBDS 0 0DH 15:0 RDSB[15:0] BLOCK B (in RDS mode) or BLOCK E(in RBDS 0 0EH 15:0 RDSC[15:0] BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS 0 0EH 15:0 RDSC[15:0] BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS 0 0EH 15:0 RDSC[15:0] BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS 0 0EH 15:0 RDSC[15:0] BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS 0	
(RDA5803 only)read as Errors Level of RDS BLOCK B(in RDS mode) or E(in RBDS mode when ABCD_E flag is 1). 00 = 0 errors requiring correction 10 = 1-2 errors requiring correction 10 = 3-5 errors requiring correction 11 = 6+ errors or error in checkword, correctionnot possible Available only in RDS Verbose mode0CH15:0RDSA[15:0] (RDA5803 only)BLOCK A (in RDS mode) or BLOCK E(in RBDS mode when ABCD_E flag is 1)00DH15:0RDSB[15:0] (RDA5803 only)BLOCK B (in RDS mode) or BLOCK E(in RBDS mode when ABCD_E flag is 1)00EH15:0RDSC[15:0] (RDA5803 only)BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS mode when ABCD_E flag is 1)0	
NoteModel or E(in RBDS mode when ABCD_E flag is 1).00 = 0 errors requiring correction 01 = 1~2 errors requiring correction 10 = 3~5 errors requiring correction 10 = 3~5 errors requiring correction 11 = 6+ errors or error in checkword, correctionnot possible Available only in RDS Verbose mode0CH15:0RDSA[15:0] (RDA5803 only)BLOCK A (in RDS mode) or BLOCK E(in RBDS mode when ABCD_E flag is 1)00DH15:0RDSB[15:0] (RDA5803 only)BLOCK B (in RDS mode) or BLOCK E(in RBDS mode when ABCD_E flag is 1)00EH15:0RDSC[15:0] (RDA5803 only)BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS mode when ABCD_E flag is 1)0	
1). 00 = 0 errors requiring correction 01 = 1-2 errors requiring correction 01 = 1-2 errors requiring correction 10 = 3-5 errors requiring correction 11 = 6+ errors or error in checkword, correctionnot possible Available only in RDS Verbose mode Available only in RDS Verbose mode 0CH 15:0 RDSA[15:0] BLOCK A (in RDS mode) or BLOCK E(in RBDS 0 (RDA5803 only) mode when ABCD_E flag is 1) 0 0 0DH 15:0 RDSB[15:0] BLOCK B (in RDS mode) or BLOCK E(in RBDS 0 (RDA5803 only) mode when ABCD_E flag is 1) 0 0 0EH 15:0 RDSC[15:0] BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS 0 (RDA5803 only) mode when ABCD_E flag is 1) 0 0	
00 = 0 errors requiring correction 01 = 1-2 errors requiring correction 01 = 1-2 errors requiring correction 10 = 3-5 errors requiring correction 11 = 6+ errors or error in checkword, correctionnot possible Available only in RDS Verbose mode 0 0CH 15:0 RDSA[15:0] BLOCK A (in RDS mode) or BLOCK E(in RBDS 0 0DH 15:0 RDSB[15:0] BLOCK B (in RDS mode) or BLOCK E(in RBDS 0 0DH 15:0 RDSB[15:0] BLOCK B (in RDS mode) or BLOCK E(in RBDS 0 0EH 15:0 RDSC[15:0] BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS 0 0EH 15:0 RDSC[15:0] BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS 0 0EH 15:0 RDSC[15:0] BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS 0 0EH 15:0 RDSC[15:0] BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS 0 0EH 15:0 RDSC[15:0] BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS 0	
01 = 1-2 errors requiring correction 01 = 1-2 errors requiring correction 10 = 3-5 errors requiring correction 11 = 6+ errors or error in checkword, correctionnot possible 0CH 15:0 RDSA[15:0] (RDA5803 only) BLOCK A (in RDS mode) or BLOCK E(in RBDS mode when ABCD_E flag is 1) 0 0DH 15:0 RDSB[15:0] (RDA5803 only) BLOCK B (in RDS mode) or BLOCK E(in RBDS mode when ABCD_E flag is 1) 0 0EH 15:0 RDSC[15:0] (RDA5803 only) BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS mode when ABCD_E flag is 1) 0 0EH 15:0 RDSC[15:0] (RDA5803 only) BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS mode when ABCD_E flag is 1) 0	
0CH 15:0 RDSA[15:0] (RDA5803 only) BLOCK A (in RDS mode) or BLOCK E(in RBDS 0 mode when ABCD_E flag is 1) 0 0DH 15:0 RDSB[15:0] (RDA5803 only) BLOCK B (in RDS mode) or BLOCK E(in RBDS 0 mode when ABCD_E flag is 1) 0 0EH 15:0 RDSC[15:0] (RDA5803 only) BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS 0 mode when ABCD_E flag is 1) 0 0EH 15:0 RDSC[15:0] (RDA5803 only) BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS 0 mode when ABCD_E flag is 1) 0	
Image: Section of the section of th	
Image: Section of the section of th	
Image: Note of the i	
0CH 15:0 RDSA[15:0] (RDA5803 only) BLOCK A (in RDS mode) or BLOCK E(in RBDS mode when ABCD_E flag is 1) 0 0DH 15:0 RDSB[15:0] (RDA5803 only) BLOCK B (in RDS mode) or BLOCK E(in RBDS mode when ABCD_E flag is 1) 0 0EH 15:0 RDSC[15:0] (RDA5803 only) BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS mode when ABCD_E flag is 1) 0	
0DH 15:0 RDSB[15:0] BLOCK B (in RDS mode) or BLOCK E(in RBDS (RDA5803 only)) 0 0EH 15:0 RDSC[15:0] BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS (RDA5803 only)) 0 0EH 15:0 RDSC[15:0] BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS (RDA5803 only)) 0	
0DH 15:0 RDSB[15:0] (RDA5803 only) BLOCK B (in RDS mode) or BLOCK E(in RBDS mode when ABCD_E flag is 1) 0 0EH 15:0 RDSC[15:0] (RDA5803 only) BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS mode when ABCD E flag is 1) 0	
0EH 15:0 RDSC[15:0] BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS 0 0EH 15:0 RDSC[15:0] BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS 0	
0EH 15:0 RDSC[15:0] BLOCK C/c' (in RDS mode) or BLOCK E(in RBDS 0 (RDA5803 only) mode when ABCD E flag is 1) 0	
(RDA5803 only) mode when ABCD E flag is 1)	
(RDA5803 only) mode when ABCD E flag is 1)	
0FH 15:0 RDSD[15:0] BLOCK D (in RDS mode) or BLOCK E(in RBDS 0	
(RDA5803 only) mode when ABCD_E flag is 1)	
10H 15:14 BLERC[1:0] BLK Errors Level of RDS_DATA_2, and is always 00	-
(RDA5803 only) read as Errors Level of RDS BLOCK C/c'(in RDS	
mode) or BLOCK E(in RBDS mdoe when	
ABCD_E flag is 1).	
90 = 0 errors requiring correction	
01 = 1~2 errors requiring correction	
10 = 3~5 errors requiring correction	
11 = 6+ errors or error in checkword,	
correctionnot possible	
Available only in RDS Verbose mode	
13:12 BLERD[1:0] BLK Errors Level of RDS_DATA_3, and is always 00	
(RDA5803 only) read as Errors Level of RDS BLOCK D(in RDS	
mode) or BLOCK E(in RBDS mdoe when	
ABCD_E flag is 1).	
00 = 0 errors requiring correction	
01 = 1~2 errors requiring correction	
10 = 3~5 errors requiring correction	
11 = 6+ errors or error in checkword,	
correctionnot possible	
Available only in RDS Verbose mode	

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA. Page 13 of 26

8 Pins Description



Figure 8-1. RDA5802/03 Top View

Table 8-1	RDA5802 Pins Description
-----------	--------------------------

SYMBOL	PIN	DESCRIPTION
GND	1,5,6,14,17,24	Ground. Connect to ground plane on PCB
LNAN,LNAP	2,4	LNA input port. For single-ended input, LNAN should
	۲,٦	be connected to RFGND
RFGND	3	LNA ground. Connect to ground plane on PCB
		Control Interface select
MODE	7	The MODE Pin is low ,I2C Interface is select.
		The MODE Pin is set to VIO, SPI Interface is select.
SEN	8	Latch enable (active low) input for serial control bus
SCLK	9	Clock input for serial control bus
SDIO	10	Data input/output for serial control bus
RCLK	11	32.768KHz crystal oscillator and reference clock input
VIO	12	Power supply for I/O
AVDD	18	Power supply for analog section
ROUT,LOUT	15,16	Right/Left audio output
DVDD	14	Power supply for digital section
GPIO1,GPIO2,GPIO3	19,20,21	General purpose input/output
NC	22,23	No Connect

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA. Page 14 of 26

Table 8-2	Internal Pin	Configuration
-----------	--------------	---------------

SYMBOL	PIN	DESCRIPTION
LNAN/LNAP	2/4	
RCLK	11	
SCLK/SDIO	9/10	
GPIO1/GPIO2/GPIO3	19/20/21	GPIO1\23

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA. Page 15 of 26

9 Application Diagram

C4 125uF Notes: C5 125uF 1. J1: Common 32Ω Resistance Headphone; 2. U1: RDA5802/03 Chip; L3_100nH →GPI01 DGPI02 3. V1: Analog and Digital Power ➡GPIO3 6 C3 24pF Supply (2.7~5.5V); GPI03 GPI02 V1 Ŷ GPI01 GND ğ 4. FM Choke (L3 and C3) for Audio 1 GND AVDD Common and LNA Input LNAN GND 1106 Common; **U1** LOUT RFGND 24nl 5. Pins NC(22, 23), Should be LNAP ROUT RDA5802/03 Leaved Floating: GND GND GNDU GNDU Q 13 6.Set MODE to select control DVDD SCLK RCLK SEN SDIO ЧB interface(GND-I2C,VIO-SPI); 6. Place C6 Close to AVDD pin. ٢ = SEN D VIOD

9.1 Audio Loading Resistance Larger than 32Ω & TCXO Application:

Figure 9-1. RDA5802/03 FM Tuner Application Diagram (TCXO Application)

9.1.1 Bill of Materials:

COMPONENT	VALUE	DESCRIPTION	SUPPLIER
U1	RDA5802/03	Broadcast FM Radio Tuner	RDA
J1		Common 32Ω Resistance Headphone	
L3/C3	100nH/24pF	LC Chock for LNA Input	Murata
C4,C5	125µF	Audio AC Couple Capacitors	Murata
C6	24nF	Power Supply Bypass Capacitor	Murata

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA. Page 16 of 26



9.2 Audio Loading Resistance Lower than 32Ω & TCXO Application:

Figure 9-2. RDA5802/03 FM Tuner Application Diagram (Audio Amplifier Application)

9.2.1 Bill of Materials:

COMPONENT	VALUE	DESCRIPTION	SUPPLIER
U1	RDA5802/03	Broadcast FM Radio Tuner	RDA
U2		Audio Amplifier	
J1		Audio Speaker	
L1/C1; L2/C2	100nH/24pF	LC Chock for Audio Output	Murata
L3/C3	100nH/24pF	LC Chock for LNA Input	Murata
C6	24nF	Power Supply Bypass Capacitor	Murata
R4,R5	20ΚΩ	Audio Amplifier Feedback Resistors	Murata
	20KΩ/0.39µF	Audio High-passed Filter and	Murata
R2/C7; R3/C8	20π2/0.39μΓ	Amplifier Input Resistors	

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA. Page 17 of 26

9.3 Audio Loading Resistance Larger than 32Ω & DCXO Application:



Figure 9-3. RDA5802/03 FM Tuner Application Diagram (DCXO Application)

9.3.1 Bill of Materials:

COMPONENT	VALUE	DESCRIPTION	SUPPLIER
U1	RDA5802/03	Broadcast FM Radio Tuner	RDA
U2	DCXO	Crystal oscillator 32.768KHz	<=50PPM
J1		Common 32Ω Resistance Headphone	
L3/C3	100nH/24pF	LC Chock for LNA Input	Murata
C4,C5	125µF	Audio AC Couple Capacitors	Murata
C2	24nF	Power Supply Bypass Capacitor	Murata

9.4 MCU CODEC Application:



Figure 9-4. RDA5802/03 FM Tuner Application Diagram (DCXO+MCU CODEC Application)

9.4.1 Bill of Materials:

COMPONENT	VALUE	DESCRIPTION	SUPPLIER
U1	RDA5802/03	Broadcast FM Radio Tuner	RDA
U2	DCXO	Crystal oscillator 32.768KHz	<=50PPM
J1		Common 32 Ω Resistance Headphone	
L3	600R/100M	Common for LNA Input	Murata
C4,C5	125µF	Audio AC Couple Capacitors	Murata
C2	24nF	Power Supply Bypass Capacitor	Murata

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA. Page 19 of 26

10 Package Physical Dimension

Figure 10-1 illustrates the package details for the RDA5802. The package is lead-free and RoHS-compliant.



Figure 10-2. 24-Pin 4x4 Quad Flat No-Lead (QFN)

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA. Page 20 of 26

11 PCB Land Pattern



Figure 18. Classification Reflow Profile

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average Ramp-Up Rate	3 °C/second max.	3 °C/second max.
(T _{Smax} to T _p)		
Preheat	XV	
-Temperature Min (Tsmin)	100 °C	150 °C
-Temperature Max (T _{smax})	₩ 100 °C	200 °C
-Time (t _{smin} to t _{smax})	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T_L)	183 °C	217°C
-Time (t∟)	60-150seconds	60-150 seconds
Peak /Classification Temperature(T _p)	See Table-II	See Table-III
Time within 5 °C of actual Peak Temperature (t _p)	10-30 seconds	20-40 seconds
Ramp-Down Rate	6 °C/second max.	6 °C/seconds max.
Time 25 °C to Peak Temperature	6 minutes max.	8 minutes max.

Table-I Classification Reflow Profiles

The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA. Page 21 of 26

Package Thickness	Volume mm ³ <350	Volume mm³ ≥350
<2.5mm	240 + 0/-5 ° C	225 + 0/-5 ° C
≥2.5mm	225 + 0/-5 ° C	225 + 0/-5 ° C

Table – II SnPb Eutectic Process – Package Peak Reflow Temperatures

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6mm	260 + 0 ° C *	260 + 0 °C *	260 + 0 °C *
1.6mm – 2.5mm	260 + 0 ° C *	250 + 0 ° C 🏌	245 + 0 °C *
≥2.5mm	250 + 0 ° C *	245 + 0 °C *	245 + 0 °C *

*Tolerance : The device manufacturer/supplier **shall** assure process compatibility up to and including the stated classification temperature(this mean Peak reflow temperature + 0 °C. For example 260+ 0 °C) at the rated MSL Level.

Table – III Pb-free Process – Package Classification Reflow Temperatures

Note 1: All temperature refer topside of the package, Measured on the package body surface.

Note 2: The profiling tolerance is + 0 ° C, - X ° C (based on machine variation capability)whatever

is required to control the profile process but at no time will it exceed - 5 °C. The producer assures process compatibility at the peak reflow profile temperatures defined in Table –III.

- Note 3: Package volume excludes external terminals(balls, bumps, lands, leads) and/or non integral heat sinks.
- **Note 4:** The maximum component temperature reached during reflow depends on package the thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD package may sill exist.
- Note 5: Components intended for use in a "lead-free" assembly process **shall** be evaluated using the "lead free" classification temperatures and profiles defined in Table-I II III whether or not lead free.

RoHS Compliant

The product does not contain lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls (PBB) or polybrominated diphenyl ethers (PBDE), and are therefore considered RoHS compliant.

ESD Sensitivity

Integrated circuits are ESD sensitive and can be damaged by static electricity. Proper ESD techniques should be used when handling these devices.



12 Change List

REV	DATE	AUTHER	CHANGE DESCRIPTION
V1.0	2008-03-07	ChunZhao,YananLiu,XiaoqiYou	Original Draft.
V2.0	2008-06-18	XiaoqiYou	Updata some test result

13 Notes:

1: 通过硬件电路设置芯片工作总线控制模式,详细电路如下图:



The information contained herein is the exclusive property of RDA and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of RDA. Page 24 of 26

14 Contact Information

RDA Microelectronics (Shanghai), Inc.
Suite 1108 Block A, e-Wing Center, 113 Zhichun Road Haidian District, Beijing Tel: 86-10-62635360
Fax: 86-10-82612663
Postal Code: 100086

Suite 302 Building 2, 690 Bibo Road Pudong District, Shanghai

Tel:86-21-50271108Fax:86-21-50271099Postal Code:201203



Copyright © RDA Microelectronics Inc. 2006. All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.