# RC/I High-Reliability Devices

Power Transistors / RF/Microwave Devices / Integrated Circuits

High-Reliability Devices

RGA

sd-207C 1975

SSD-207C 1975 DATABOOK Series RBA Solid State

## A New Approach To Data Service . . . 1975 RCA Solid State DATABOOKS

Seven textbook-size volumes covering all current commercial RCA solid-state devices (through January 1, 1975)

Linear Integrated Circuits and DMOS Devices (Data only)SSI	D-201C
Linear Integrated Circuits and DMOS Devices	
(Application Notes only)SSI	)-202C
COS/MOS Digital Integrated CircuitsSSI	)-203C
Power TransistorsSSE	)-204C
RF/Microwave DevicesSSE	)-205C
Thyristors, Rectifiers, and DiacsSSE	)-206C
High-Reliability DevicesSSE	)-207C

Announcement Newsletter: "What's New in Solid State" Availabe FREE to all DATABOOK users.

"Bingo-type Response-Card Service" included with Newsletter Available FREE to all DATABOOK users.

Update Mailing Service available by subscription.

Indexed Binder available for Update Filing.

NOTE: See pages 3 and 4 for additional information on this total data service. To qualify for Newsletter mailing, use the form on page 4 (unless you received your DATABOOK directly from RCA). You must qualify annually since a new mailing list is started for each edition of the DATABOOKS.

## **RC/I** High-Reliability Devices

This DATABOOK contains descriptive text, data, and related application notes on high-reliability power transistors, rf power transistors, thyristors, and integrated circuits presently available from RCA Solid State Division as either standard or custom products. For ease of type selection, a complete index to these high-reliability devices is given on pages 6-10. Text material and data are then grouped according to type of devices: (a) power transistors, (b) rf power transistors, (c) thyristors, (d) linear and COS/MOS integrated circuits.

For ease of reference, data sheets in each category are arranged as nearly as possible in order of typenumber sequence. Because some data sheets include more than one type number, however, some types may be out of sequence. If you don't find the number you're looking for where you expect it to be, please refer to the Index to Devices on pages 6-10.

Trade Mark(s) Registered <sup>®</sup> Marca(s) Registrada(s)

Copyright 1974 by RCA Corporation (All rights reserved under Pan-American Copyright Convention)

Printed in USA/11-74

Information furnished by RCA is believed to be accurate and reliable. However, no responsibility is assumed by RCA for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of RCA.

RCA Solid State | Box 3200 | Somerville, N.J., U.S.A. 08876 RCA Limited | Sunbury-on-Thames | Middlesex TW16 7HW, England RCA s.a. | 4400 Herstal | Liege, Belgium

## RCA Solid State Total Data Service System

The RCA Solid State DATABOOKS are supplemented throughout the year by a comprehensive data service system that keeps you aware of all new device announcements and lets you obtain as much or as little product information as you need – when you need it.

New solid-state devices and related publications announced during the year are described in a newsletter entitled "What's New in Solid State". If you obtained your DATABOOK(s) directly from RCA, your name is already on the mailing list for this newsletter. If you obtained your book(s) from a source other than RCA and wish to receive the newsletter, please fill out the form on page 4; detach it, and mail it to RCA.

Each newsletter issue contains a "bingo"-type fast-response form for your use in requesting information on new devices of interest to you. If you wish to receive all new product information published throughout the year, without having to use the newsletter response form, you may subscribe to a mailing service which will bring you all new data sheets and application notes in a package every other month. You can also obtain a binder for easy filing of all your supplementary material. Provisions for obtaining information on the update mailing service and the binder are included in the order form on page 4.

Because we are interested in your reaction to this approach to data service, we invite you to add your comments to the form when you return it, or to send your remarks to one of the addresses listed at the top of the form. We solicit your constructive criticism to help us improve our service to you.

#### Order Form for "What's New in Solid State" and for further information on Update Mailings and Binders

Please fill out just one copy of this form, and mail it to: (a) from U.S.A. and Canada:

> RCA Solid State Division Box 3200 Somerville, N. J., U.S.A. 08876

(b) from Latin America and Far East:

RCA Solid State International Sales Somerville, N. J., U.S.A. 08876

(c) from United Kingdom, Europe, Middle East, and Africa:

\_\_\_\_\_

RCA Limited		RCA s.a.
Sunbury-on-Thames	or	4400 Herstal
Middlesex TW16 7HW, England		Liege, Belgium

\_\_\_\_\_

Please add my name to the mailing list for "What's New in Solid State"

□ Please send me details on obtaining update mailings for my DATABOOKS and a binder for filing of supplementary material.

Name																							
					(	Las	t)														(1	nitia	ls)
Company																							
																					·		
Address																							
				(Nu	mbe	er)						(Str	eet,	RF	D, F	.0.	Box	)					
Home Business				·																			
2 4 5					(City	()											(	Stat	e or	Pro	v.)		
								(Co	untr	y)									(Zip	or F	Pstl.	Zon	e)
Function: (Check One)  A  Executive/Administration B  Purchasing/Procurement C  Research/Development D  Design Engineer E  Application/Components Engineer F  Production/Manufacturing G  Documentation/Library H  Reliability/QA I  Education/Training J  Program/Project Management K  Marketing								ABCDEFGHIJKLMNO	Bro Cor Cor Cor Cor Cor Cor Cor Cor Cor C	adca nmu trum nput tomo lustri dical searc inspo nsum nsum ace dnan ionic	st entat er/D er, P otive al h ortati er, E er, A ce s	tion/l ata P eriph	Cont roce eral onic		()r m		t Inte te ord nan o near igital igital nyrist quid emicc F Poi OSFI ower	der o ne is IC's IC's, IC's, tors/I Crys ondu wer S ETS Tran	of int mar , COS , Bip Rect stals ctor Semi	ked) S/MC olar ifiers Diod cond	es ucto	rs	

## **Table of Contents**

## Pages

Index to High-Reliability Solid-State Devices
Index to Application Notes 10
Introduction to High-Reliability Solid-State Devices
High-Reliability Power Transistors       15         JAN, JANTX, and JANTXV Types       30         Custom (Non-JAN) Types       38         Radiation-Hardened Types       49         Application Notes       51
High-Reliability RF Power Devices       67         JAN, JANTX, and JANTXV Types       79         HR-Series Types       85         Premium and Ultra-High-Reliability Types       135         Application Note       179
High-Reliability Power Hybrid Circuit (Multi-Purpose 7-Ampere Operational Amplifier)
High-Reliability Thyristors       .193         Triacs       .200         Silicon Controlled Rectifiers       .212
High-Reliability Integrated Circuits       .225         Linear Types       .241         DMOS Devices       .403         Linear IC Application Notes       .415         COS/MOS Types       .427         COS/MOS Application Notes       .706         Appendix – Test Circuits (COS/MOS) and Dimensional Outlines       .726
Operating Considerations for RCA Solid-State Devices

		Product				<b>D</b> urdura			
Туре	Page	Line	Description	Туре	Page	Product Line	Description		
	-						•		
2N681*	212	SCR	25-A silicon controlled rectifier	2N5572*	202	Triac	15-A silicon triac		
2N682* 2N683*	212	SCR SCR	25-A silicon controlled rectifier	2N5573*	202	Triac	15-A silicon triac		
2N683*	212	SCR	25-A silicon controlled rectifier 25-A silicon controlled rectifier	2N5574*	202	Triac	15-A silicon triac		
2N685*	212	SCR	25-A silicon controlled rectifier 25-A silicon controlled rectifier	2N5578*	43	PWR	Hometaxial-base n-p-n power		
2N686*	212	SCR	25-A silicon controlled rectifier	01/57548	202	<b>T</b>	transistor		
2N687*	212	SCR	25-A silicon controlled rectifier	2N5754*	203 204	Triac	2.5-A silicon triac		
2N688*	212	SCR	25-A silicon controlled rectifier 25-A silicon controlled rectifier	2N5755*	204	Triac	2.5-A silicon triac		
2N689*	212 212	SCR	25-A silicon controlled rectifier	2N5756*	204	Triac	2.5-A silicon triac		
2N690*	212	SCR	25-A silicon controlled rectifier	2N5757*		Triac	2.5-A silicon triac		
2N2102*		PWR	Medium-power n-p-n transistor	2N5781*	44	PWR	General-purpose p-n-p power		
2N3054*	38	PWR	Hometaxial-base medium-			~~~~	transistor		
2110004	38		power n-p-n transistor	2N5784*	44	PWR	General-purpose p-n-p power		
2N3228*	213	SCR	5-A silicon controlled rectifier		45	PWR	transistor		
2N3263*	39	PWR	High-speed n-p-n power	2N5954*	45		Medium-power p-n-p transistor		
2113203	39		transistor	2N6033*	45	PWR	High-speed n-p-n power		
2N3265*	39	PWR	High-speed n-p-n power	01100508	40	<b>0</b> 4/0			
2103203	39	E WIN	transistor	2N6056*	46	PWR	8-A n-p-n Darlington power		
2N3525*	213	SCR	5-A silicon controlled rectifier			PWR	transistor		
2N3528*	213	SCR	2-A silicon controlled rectifier	2N6079*	46	PWR	High-voltage n-p-n power		
2N3529*	213	SCR	2-A silicon controlled rectifier		47	-	transistor		
2N3650*		SCR	35-A silicon controlled rectifier	2N6248*	47	PWR	High-power p-n-p transistor		
2N3651*	214 214	SCR	35-A silicon controlled rectifier	2N6251*	47	PWR	High-voltage n-p-n power		
2N3652*		SCR	35-A silicon controlled rectifier				transistor		
2N3653*	214 214	SCR	35-A silicon controlled rectifier	2N6385*	48	PWR	10-A n-p-n Darlington power		
2N3654*	214	SCR	35-A silicon controlled rectifier				transistor		
2N3655*	2.10	SCR	35-A silicon controlled rectifier	2N6479*	49	PWR	Radiation-hardened n-p-n		
2N3656*	215	SCR	35-A silicon controlled rectifier			8446	power transistor		
2N3657*	215 215	SCR	35-A silicon controlled rectifier	2N6480*	49	PWR	Radiation-hardened n-p-n power transistor		
2N3658*	215	SCR	35-A silicon controlled rectifier	01100043		DWD			
2N3668*	210	SCR	12.5-A silicon controlled rectifier	2N6381*	49	PWR	Radiation-hardened n-p-n		
2N3669*	216	SCR	12.5-A silicon controlled rectifier	01104003	40	NUD	power transistor		
2N3670*	216 216	SCR	12.5-A silicon controlled rectifier	2N6482*	49	PWR	Radiation-hardened n-p-n power transistor		
2N3773*		PWR	Hometaxial-base n-p-n	40070	105	RF	VHF/UHF n-p-n power		
2113773	40	FWN	power transistor	40279	135	RF	transistor		
2N3870*	047	SCR	35-A silicon controlled rectifier	40004	139	RF	UHF n-p-n power transistor		
2N3870*	217	SCR	35-A silicon controlled rectifier	40294	139	RF	UHF n-p-n power transistor		
2N3872*	217	SCR	35-A silicon controlled rectifier	40296	144	RF	VHF/UHF n-p-n power		
2N3872*	217 217	SCR	35-A silicon controlled rectifier	40305	150	nr	transistor		
2N3879*	40	PWR	High-speed n-p-n power	40000	150	RF	VHF/UHF n-p-n power		
2113675	40		transistor	40306	150	nr.	transistor		
2N3896*	017	SCR	35-A silicon controlled rectifier	40207	150	RF	VHF/UHF n-p-n power		
2N3890 2N3897*	217 217	SCR	35-A silicon controlled rectifier	40307	150	nr	transistor		
2N3898*	217	SCR	35-A silicon controlled rectifier	40414	154	RF	UHF n-p-n power transistor		
2N3899*	217	SCR	35-A silicon controlled rectifier	40414	154	RF	VHF n-p-n power transistor		
2N4036*	41	PWR	Medium-power p-n-p transistor			RF	VHF/UHF n-p-n power		
2N4030	213	SCR	5-A silicon controlled rectifier	40578	163	nr	transistor		
2N4101 2N4102*	213	SCR	2-A silicon controlled rectifier	40605	173	RF	VHF/UHF n-p-n power		
2N5240*	41	PWR	High-voltage n-p-n power	40605	175	nr	transistor		
2105240	41		transistor		173				
2N5262*	42	PWR	High-voltage, high-speed n-p-n	40606	173	RF	VHF/UHF n-p-n power		
2115202	42		transistor	CA101/	241	LIC	transistor Operational amplifier		
2N5320*	42	PWR	General-purpose n-p-n power	CA101A/	241	LIC	Operational amplifier		
2145520	42		transistor	CA107/	249	LIC	Operational amplifier		
2N5322*	43	PWR	General-purpose p-n-p power	CA108/	245	LIC	Operational amplifier		
2115522	43		transistor	CA108/	254	LIC	Operational amplifier		
2N5441*	200	Triac	40-A silicon triac	CA111/	259	LIC	Comparator		
2N5442*	200	Triac	40-A silicon triac	CA723/	264	LIC	Operational amplifier		
2N5443*	200	Triac	40-A silicon triac	CA741/	270	LIC	Operational amplifier		
2N5444*	200	Triac	40-A silicon triac	CA747/	270	LIC	Operational amplifier		
2N5445*	200	Triac	40-A silicon triac	CA748/	270	LIC	Operational amplifier		
2N5446*	200	Triac	40-A silicon triac	CA1558/	270	LIC	Operational amplifier		
2N5567*	200	Triac	10-A silicon triac	CA3000/	276	LIC	DC amplifier		
2N5568*	201	Triac	10-A silicon triac	CA3000/	276	LIC	Video amplifier		
2N5569*	201	Triac	10-A silicon triac	CA3002/	282	LIC	IF amplifier		
2N5570*	201	Triac	10-A silicon triac	CA3002/	288	LIC	RF amplifier		
2N5571*	202	Triac	15-A silicon triac	CA3006/	293	LIC	RF amplifier		
••••				CA3015A/		LIC	Operational amplifier		
"High-reliabi	ility version	s of these t	ypes are available on a custom basis.	0.00.07	302				

		Product				Product	
Туре	Page	Line	Description	Туре	Page	Line	Description
	308	LIC	Transistor array	CD4030A/	539	COS/MOS	Quad exclusive-OR gate
CA3018/ CA3019/	308	LIC	Diode array	CD4030A/	539 543	COS/MOS	64-stage static shift register
CA3019/	320	LIC	Wide-band power amplifier	CD4031A/	543 548	COS/MOS	Triple serial adder (positive
CA3020A/	325	LIC	Dual differential amplifier	CD4032A/	546	003/1003	logic)
CA3028/	325	LIC	Differential/cascode amplifier	CD4033A/	517	COS/MOS	Decade counter/divider
CA30288/ CA3039/	336	LIC	Diode array	CD4033A/	517	COS/MOS	MSI 8-stage static bus register
CA3039/ CA3045/	340	LIC	Transistor array	CD4034A/		COS/MOS	4-stage parallel in/out shift
	345	LIC	Dual differential amplifier	CD4035A/	557	003/1003	register
CA3049/		LIC	Zero-voltage switch	05400004		000/000	4-word-x-8-bit RAM (binary
CA3058/	350		Micropower operational amplifier	CD4036A/	561	COS/MOS	
CA3078A/	356	LIC LIC	Operational transconductance			COS/MOS	addressing) Triple serial adder (negative
CA3080/	363	LIC	amplifier	CD4038A/	548	C05/1005	logic)
CA3080A/	363	LIC	Operational transconductance	CD4039A/	561	COS/MOS	4-word-x-8-bit RAM (word-
0.0005/	370	LIC	amplifier Positive voltage regulator	0040404		000/1400	line addressing) 12-stage binary counter/divider
CA3085/				CD4040A/	566	COS/MOS	
CA3085A/	370	LIC	Positive voltage regulator	CD4041A/	571	COS/MOS	Quad true/complement buffer
CA3085B/	370	LIC	Positive voltage regulator	CD4042A/	576	COS/MOS	Quad clocked "D" latch
CA3094/	375	LIC	Programmable power-switch/	CD4043A/	580	COS/MOS	Quad 3-state NOR R/S latch
			amplifier	CD4044A/	580	COS/MOS	Quad 3-state NAND R/S latch
CA3094A/	375	LIC	Programmable power-switch/	CD4045A/	584	COS/MOS	21-stage counter
			amplifier	CD4046A/	589	COS/MOS	Micropower phase-locked loop
CA3094B/	375	LIC	Programmable power-switch/	CD4047A/	596	COS/MOS	Monostable/astable
			amplifier				multivibrator
CA3100/	383	LIC	Wide-band operational amplifier	CD4048A/	605	COS/MOS	Expandable 8-input gate
CA3118/	389	LIC	High-voltage n-p-n transistor array	CD4049A/	610	COS/MOS	Hex buffer/converter
CA3118A/	389	LIC	High-voltage n-p-n transistor array				(inverting)
			amplifier	CD4050A/	610	COS/MOS	Hex buffer/converter
CA3130A/	397	LIC	COS/MOS-bipolar operational				(non-inverting)
			amplifier	CD4057A/	616	COS/MOS	LSI 4-bit arithmetic logic unit
CA3130B/	397	LIC	COS/MOS-bipolar operational	CD4060A/	624	COS/MOS	Binary counter/divider and
			amplifier				oscillator
CD4000A/	427	COS/MOS	S Dual 3-input NOR gate plus	CD4061A/	630	COS/MOS	Static random-access memory
			inverter	CD4062A/	637	COS/MOS	Dynamic shift register
CD4001A/	427	COS/MOS	Quad 2-input NOR gate	CD4063B/	644	COS/MOS	Magnitude comparator
CD4002A/	427	COS/MOS		CD4066A/	649	COS/MOS	Quad bilateral switch
CD4006A/	433	COS/MOS		CD4068B/	655	COS/MOS	NAND gate
CD4007A/	438	COS/MOS	Dual complementary pair plus	CD4069B/	660	COS/MOS	Hex inverter
			inverter	CD4071B/	665	COS/MOS	OR gate
CD4008A/	444	COS/MOS		CD4072B/	665	COS/MOS	OR gate
			carry	CD4073B/	671	COS/MOS	AND gate
CD4009A/	450	COS/MOS	Hex buffer/converter	CD4075B/	665	COS/MOS	OR gate
			(inverting)	CD4078B/	677	COS/MOS	8-input NOR gate
CD4010A/	450	COS/MOS		CD4081B/	671	COS/MOS	AND gate
504010/4		000,00	(non-inverting)	CD4082B/	671	COS/MOS	AND gate
CD4011A/	456	COS/MOS		CD4085B/	682	COS/MOS	AND-OR-INVERT gate
2D4012A/	456	COS/MOS		CD4086B/	688	COS/MOS	Expandable AND-OR-INVERT
2D4012A/	463	COS/MOS		00400007	000	000/11/00	gate
JD4010/4		000,00	set/reset	CD4514B/	694	COS/MOS	Latch/line decoder
:D4014A/	468	COS/MOS		CD4515B/	694	COS/MOS	Latch/line decoder
D4014A/	473	COS/MOS	5	CD4518B/	700	COS/MOS	Dual up counter
,D4015A/	4/5	003/1003	register	CD4520B/	700	COS/MOS	Dual up counter
:D4016A/	478	COS/MOS		HC2000H/	183	НҮВ	Multipurpose 7-A operational
:D4017A/	484	COS/MOS		HC2000H/	105	птр	amplifier
:D4018A/	489	COS/MOS			05		•
,04016A/	405	CO3/1003	counter	HR2N2857	85	RF	UHF n-p-n power transistor
:D4019A/	494	COS/MOS		HR2N3375	87	RF	VHF/UHF n-p-n power
D4019A/	494	COS/MOS					transistor
D4020A/	497 502	COS/MOS		HF2N3553	89	RF	VHF/UHF n-p-n power
	502						transistor
D4022A/		COS/MOS		HR2N3632	91	RF	VHF/UHF n-p-n power
D4023A/	456	COS/MOS					transistor
D4024A/	512	COS/MOS		HR2N3866	93	RF	N-P-N rf power transistor
D4025A/	427	COS/MOS		HR2N5071	95	RF	VHF n-p-n power
D4026A/	517	COS/MOS					transistor
D4027A/	524	COS/MOS		HR2N5090	97	RF	VHF/UHF n-p-n power
D4028A/	529	COS/MOS			57		transistor
D4029A/	533	COS/MOS	Presettable up/down counter	1			

_	_	Product				Product	
Туре	Page	Line	Description	Type	Page	Line	Description
HR2N5470	99	RF	UHF/microwave n-p-n power transistor	JAN2N1486	30	PWR	Hometaxial-base n-p-n power transistor
HR2N5916	101	RF	VHF/UHF n-p-n power transistor	JAN2N1487	31	PWR	Hometaxial-base n-p-n power transistor
HR2N5918	103	RF	VHF/UHF n-p-n power transistor	JAN2N1488	31	PWR	Hometaxial-base n-p-n power transistor
HR2N5919A	105	RF	VHF/UHF n-p-n power transistor	JAN2N1490	31	PWR	Hometaxial-base n-p-n power transistor
HR2N5920	107	RF	UHF/microwave n-p-n power transistor	JAN2N1493 JAN2N2015	71 31	RF PWR	VHF n-p-n power transistor Hometaxial-base n-p-n power
HR2N5921	109	RF	UHF/microwave n-p-n power transistor	JAN2N2016	31	PWR	transistor
HR2N6105	111	RF	VHF/UHF n-p-n power transistor				Hometaxial-base n-p-n power transistor
HR2N6265	113	RF	VHF/UHF n-p-n power transistor	JAN2N2857 JAN2N3055	80 32	RF PWR	UHF n-p-n power transistor Hometaxial-base n-p-n power
HR2N6266	115	RF	Microwave n-p-n power transistor	JAN2N3375	81	RF	transistor VHF/UHF n-p-n power
HR2N6267	117	RF	Microwave n-p-n power transistor	JAN2N3439	32	PWR	transistor High-voltage n-p-n power
HR2N6268	119	RF	Microwave n-p-n power transistor	JAN2N3440	32	PWR	transistor High-voltage n-p-n power
HR2N6269	121	RF	Microwave n-p-n power transistor	JAN2N3441	33	PWR	transistor High-voltage n-p-n power
HR2N6390	123	RF	Microwave n-p-n power transistor	JAN2N3442	33	PWR	transistor High-voltage n-p-n power
HR2N6391	125	RF	Microwave n-p-n power transistor	JAN2N3553	81	RF	transistor VHF/UHF n-p-n power
HR2N6392	127	RF	Microwave n-p-n power transistor	JAN2N3584	34	PWR	transistor High-voltage n-p-n power
HR2N6393	129	RF	Microwave n-p-n power transistor	JAN2N3585	34	PWR	transistor High-voltage n-p-n power
HR3N187	403	DMOS	Dual-gate rf MOS transistor	JAN2N3771	34	PWR	transistor High-current n-p-n power
HR3N200	409	DMOS	Dual-gate rf MOS transistor				transistor
HR2001	121	RF	Microwave n-p-n power transistor	JAN2N3772	34	PWR	High-current n-p-n power transistor
HR2003	123	RF	Microwave n-p-n power transistor	JAN2N3866	82	RF	VHF/UHF n-p-n power transistor
HR2005	125	RF	Microwave n-p-n power transistor	JAN2N4440	81	RF	VHF/UHF n-p-n power transistor
HR2010	127	RF	Microwave n-p-n power transistor	JAN2N5038	35	PWR	High-speed n-p-n power transistor
HE3001	129	RF	Microwave n-p-n power transistor	JAN2N5039	35	PWR	High-speed n-p-n power transistor
HF3003	129	RF	Microwave n-p-n power	JAN2N5071	82	RF	VHF n-p-n power transistor
HR3005	129	RF	transistor Microwave n-p-n power	JAN2N5109	83	RF	VHF/UHF n-p-n power
HR40915	129	RF	transistor Microwave n-p-n power	JAN2N5415	35	PWR	transistor High-voltage n-p-n power
	131		transistor	JAN2N5416	35	PWR	transistor High-voltage n-p-n power
HR41039	133	RF	VHF n-p-n power transistor				transistor
JAN2N918	78	RF	VHF/UHF low-power n-p-n transistor	JAN2N5671	34	PWR	High-speed n-p-n power transistor
JAN2N1479	30	PWR	Hometaxial-base n-p-n power transistor	JAN2N5672	34	PWR	High-speed n-p-n power transistor
JAN2N1480	30	PWR	Hometaxial-base n-p-n power transistor	JAN2N5838	36	PWR	High-speed n-p-n power transistor
JAN2N1481	30	PWR	Hometaxial-base n-p-n power transistor	JAN2N5839	36	PWR	High-voltage n-p-n power transistor
JAN2N1482	30	PWR	Hometaxial-base n-p-n power transistor	JAN2N5840	37	PWR	High-voltage n-p-n power transistor
JAN2N1483	30	PWR	Hometaxial-base n-p-n power transistor	JAN2N5918	83	RF	VHF/UHF n-p-n power transistor
JAN2N1484	30	PWR	Hometaxial-base n-p-n power transistor	JAN2N5919A	84	RF	VHF/UHF n-p-n power transistor
JAN2N1485	30	PWR	Hometaxial-base n-p-n power transistor	JAN2N6211	37	PWR	High-voltage p-n-p power transistor

_		Product				Product	
Туре	Page	Line	Description	Туре	Page	Line	Description
JAN2N6212	37	PWR	High-voltage p-n-p power transistor	JANTXV2N3585	34	PWR	High-voltage n-p-n power transistor
JAN2N6213	37	PWR	High-voltage p-n-p power transistor	JANTXV2N4440	81	RF	VHF/UHF n-p-n power transistor
JANTX2N1479	30	PWR	Hometaxial-base n-p-n power transistor	S2400A* S2400B*	218 218	SCR SCR	4.5-A silicon controlled rectifier 4.5-A silicon controlled rectifier
JANTX2N1480	30	PWR	Hometaxial-base n-p-n	S2400D*	218	SCR	4.5-A silicon controlled rectifier
			power transistor	S2400M*	218	SCR	4.5-A silicon controlled rectifier
JANTX2N1481	30	PWR	Hometaxial-base n-p-n	S2600B*	219	SCR	7-A silicon controlled rectifier
JANTX2N1486	30	PWR	power transistor Hometaxial-base n-p-n power	S2600D* S2600M*	219 219	SCR SCR	7-A silicon controlled rectifier 7-A silicon controlled rectifier
34117211400	00		transistor	S2610B*	219	SCR	3.3-A silicon controlled rectifier
JANTX2N2857	80	RF	UHF n-p-n power transistor	S2610D*	219	SCR	3.3-A silicon controlled rectifier
JANTX2N3055	80	PWR	Hometaxial-base n-p-n power	S2610M*	219	SCR	3.3-A silicon controlled rectifier
			transistor	S2620B*	219	SCR	7-A silicon controlled rectifier
JANTX2N3375	81	RF	VHF/UHF n-p-n power	S2620D*	219	SCR	7-A silicon controlled rectifier
JANTX2N3439	32	PWR	transistor High-voltage n-p-n power	S2620M* S3700B*	219 220	SCR SCR	7-A silicon controlled rectifier 5-A silicon controlled rectifier
JAN 1 X 2103439	32	FWN	transistor	S3700D*	220	SCR	5-A silicon controlled rectifier
JANTX2N3440	32	PWR	High-voltage n-p-n power	S3700D S3700M*	220	SCR	5-A silicon controlled rectifier
37411742110110			transistor	S3701MI	221	SCR	5-A silicon controlled rectifier
JANTX2N3441	33	PWR	High-voltage n-p-n power	S3704A*	222	SCR	5-A silicon controlled rectifier
			transistor	S3704B*	222	SCR	5-A silicon controlled rectifier
JANTX2N3442	33	PWR	High-voltage n-p-n power	S3704D*	222	SCR	5-A silicon controlled rectifier
	81	RF	transistor VHF/UHF n-p-n power	\$3704M*	222	SCR	5-A silicon controlled rectifier 5-A silicon controlled rectifier
JANTX2N3553	81	кг	transistor	S3704S*	222 222	SCR SCR	5-A silicon controlled rectifier
JANTX2N3585	34	PWB	High-voltage n-p-n power	S3714A* S3714B*	222	SCR	5-A silicon controlled rectifier
SANT ALTODOOD	•••		transistor	S3714D*	222	SCR	5-A silicon controlled rectifier
JANTX2N3771	34	PWR	High-current n-p-n power	S3714M*	222	SCR	5-A silicon controlled rectifier
			transistor	S3714S*	222	SCR	5-A silicon controlled rectifier
JANTX2N3772	34	PWR	High-current n-p-n power transistor	S6400N*	217	SCR	35-A silicon controlled rectifier
JANTX2N4440	81	RF	VHF/UHF n-p-n power	S6410N*	217	SCR	35-A silicon controlled rectifier 35-A silcion controlled rectifier
JAN 1 72104440	01		transistor	S6420A* S6420B*	217 217	SCR SCR	35-A silicon controlled rectifier
JANTX2N5038	35	PWR	High-speed n-p-n power	S6420D*	217	SCR	35-A silicon controlled rectifier
			transistor	S6420M*	217	SCR	35-A silicon controlled rectifier
JANTX2N5039	35	PWR	High-speed n-p-n power	S6420N*	217	SCR	35-A silicon controlled rectifier
			transistor	S6431M*	224	SCR	35-A silicon controlled rectifier
JANTX2N5071	82	RF RF	VHF n-p-n power transistor VHF/UHF n-p-n power	\$7430M*	214	SCR	35-A silicon controlled rectifier
JANTX2N5109	83	nr	transistor	S7432M*	215	SCR Triac	35-A silicon controlled rectifier 2.5-A silicon triac
JANTX2N5415	31	PWR	High-voltage n-p-n power	T2300A* T2300B*	204 204	Triac	2.5-A silicon triac
	0.		transistor	T2300B	204	Triac	2.5-A silicon triac
JANTX2N5416	31	PWR	High-voltage p-n-p power	T2302A*	204	Triac	2.5-A silicon triac
			transistor	T2302B*	204	Triac	2.5-A silicon triac
JANTX2N5671	36	PWR	High-speed n-p-n power	T2304B*	205	Triac	0.5-A silicon triac
		PWR	transistor High-speed n-p-n power	T2304D*	205	Triac	0.5-A silicon triac
JANTX2N5672	36	FWN	transistor	T2305B*	205	Triac	0.5-A silicon triac
JANTX2N5840	36	PWR	High-voltage n-p-n power	T2305D* T2310A*	205	Triac Triac	0.5-A silicon triac 1.6-A silicon triac
			transistor	T2310A* T2310B*	204 204	Triac	1.6-A silicon triac
JANTX2N5919A	84	RF	VHF/UHF n-p-n power	T2310D*	204	Triac	1.6-A silicon triac
			transistor	T2312A*	204	Triac	1.9-A silicon triac
JANTX2N6211	37	PWR	High-voltage p-n-p power	T2312B*	204	Triac	1.9-A silicon triac
JANTX2N6212	37	PWR	transistor High-voltage p-n-p power	T2312D*	204	Triac	1.9-A silicon triac
IAN I AZINOZ I Z	37	FWN	transistor	T2313A*	204	Triac	1.9-A silicon triac
IANTX2N6213	37	PWR	High-voltage p-n-p power	T2313B* T2313D*	204 204	Triac Triac	1.9-A silicon triac 1.9-A silicon triac
		-	transistor	T2313D*	204	Triac	1.9-A silicon triac
ANTXV2N3375	81	RF 🚽	VHF/UHF n-p-n power	T2700B*	203	Triac	6-A silicon triac
			transistor	T2700D*	206	Triac	6-A silicon triac
ANTXV2N3553	81	RF	VHF/UHF n-p-n power transistor	T2710B*	206	Triac	3.3-A silicon triac
ANTXV2N3584	34	PWR	transistor High-voltage n-p-n power	T2710D*	206	Triac	3.3-A silicon triac
,	34		transistor	T4100M*	201	Triac	15-A silicon triac

High-reliability versions of these types are available on a custom basis.

,

		Product				Product	
Туре	Page	Line	Description	Type	Page	Line	Description
T4101M*	201	Triac	10-A silicon triac	T6411B*	208	Triac	30-A silicon triac
T4103B*	207	Triac	15-A silicon triac	T6411D*	208	Triac	30-A silicon triac
T4103D*	207	Triac	15-A silicon triac	T6411M*	208	Triac	30-A silicon triac
T4104B*	207	Triac	10-A silicon triac	T6414B*	209	Triac	40-A silicon triac
T4104D*	207	Triac	10-A silicon triac	T6414D*	209	Triac	40-A silicon triac
T4105B*	207	Triac	6-A silicon triac	T6415B*	209	Triac	25-A silicon triac
T4105D*	207	Triac	6-A silicon triac	T6415D*	209	Triac	25-A silicon triac
T4110M*	202	Triac	15-A silicon triac	T6421B*	208	Triac	30-A silicon triac
T4111M*	202	Triac	10-A silicon triac	T6421D*	208	Triac	30-A silicon triac
T4113B*	207	Triac	15-A silicon triac	T6421M*	208	Triac	30-A silicon triac
T4113D*	207	Triac	15-A silicon triac	T8401B*	210	Triac	60-A silicon triac
T4114B	207	Triac	10-A silicon triac	T8401D*	210	Triac	60-A silicon triac
T4114D*	207	Triac	10-A silicon triac	T8401M*	210	Triac	60-A silicon triac
T4115B*	207	Triac	6-A silicon triac	T8411B*	210	Triac	60-A silicon triac
T4115D*	207	Triac	6-A silicon triac	T8411D*	210	Triac	60-A silicon triac
T4120B*	202	Triac	15-A silicon triac	T8411M*	210	Triac	60-A silicon triac
T4120D*	202	Triac	15-A silicon triac	T8421B*	210	Triac	60-A silicon traic
T4120M*	202	Triac	15-A silicon triac	T8421D*	210	Triac	60-A silicon triac
T4121B*	201	Triac	10-A silicon triac	T8421M*	210	Triac	60-A silicon triac
T4121D*	201	Triac	10-A silicon triac	T8430B*	211	Triac	80-A silicon traic
T4121M*	201	Triac	10-A silicon triac	T8430D*	211	Triac	80-A silicon traic
T6401B*	208	Triac	30-A silicon triac	T8430M*	211	Triac	80-A silicon triac
T6401D*	208	Triac	30-A silicon triac	T8440B*	211	Triac	80-A silicon triac
T6401M*	208	Triac	30-A silicon triac	T8440D*	211	Triac	80-A silicon triac
T6404B*	209	Triac	40-A silicon triac	T8440M*	211	Triac	80-A silicon triac
T6404D*	209	Triac	40-A silicon triac	T8450B*	211	Triac	80-A silicon triac
T6405B*	209	Triac	25-A silicon traic	T8450D*	211	Triac	80-A silicon triac
T6405D*	209	Triac	25-A silicon triac	T8450M*	211	Triac	80-A silicon triac

\*High-relaibility versions of these types are available on a custom basis.

## **Index to Application Notes**

Number	Title	Page
AN-6071	. Evaluation of Hermeticity of Aluminum TO-3 Packages Under Thermal-Cycling Conditions (Reliability Report)	. 51
AN-6229	Microwave Power-Transistor Reliability as a Function of Current Density and Junction Temperature	.179
AN-6249	Real-Time Controls of Silicon Power-Transistor Reliability	. 53
AN-6320	Radiation Hardness Capability of RCA Silicon Power Transistors	. 58
ICAN-6000	Handling Considerations for MOS Integrated Circuits	706
ICAN-6224	Radiation Resistance of COS/MOS CD4000A Series	716
RIC-102C	High-Reliability COS/MOS CD4000A Slash (/) Series Types Screened to MIL-STD-883	714
RIC-104A	High-Reliability COS/MOS MIL-M-38510 CD4000A-Series Types	720
RIC-202A	High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883	415
RIC-204	High-Reliability MIL-M-38510 CA3000-Series Types	421
1CE-402	Operating Considerations for RCA Solid-State Devices	740

## Introduction to High-Reliability Solid-State Devices

The advent of the transistor in 1948 marked a dramatic step forward in the potential reliability of electronic equipment. Much of this solid-state reliability potential has been realized and, without doubt, has played a key role in the phenomenal growth and diversification of electronics over the past two decades. In spite of this achievement, however, the demand and need for greater reliability assurance in solid-state devices continues to grow.

Electronic systems continue to grow more complex as more comprehensive functions are provided. In the process, greater quantities, or more sophisticated and complex devices are used. The development cycle for systems continues to decrease so that less and less time is available for component reliability testing in operating systems. Electronics systems are becoming interlocked with huge dollar investments, with the social and political fabric of society, and with vital national security to such a degree that a system failure may have immediate and visible impact. Consumers are demanding better warranties at a time when service costs are rising rapidly. Further, a dynamic solid-state technology rapidly generates new devices that offer even greater functional and reliability potential.

Solid-state devices classified as high-reliability types have come to be primarily associated with military and aerospace applications. In many ways, this association is misleading because the commercial equipment market is probably the largest user of high-reliability products, but not necessarily by that label. Military and aerospace agencies, however, have been largely responsible for establishment of comprehensive published reliability specifications and standards which have been accepted by the solid-state industry. MIL standards dominate the procedures used to specify high-reliability solid-state devices and represent a common reference point frequently used by commercial users to define their requirements.

#### **Commercial High-Reliability Requirements**

The dominant market for solid-state devices today is commercial. The bulk of the parts produced are initially designed, developed, and manufactured to meet specific functional, quality, and reliability needs of a class of commercial electronic equipment. Commercial equipment tends to be evolutionary and to be produced continuously over longer periods and in larger quantities than is the case with equipment for military and aerospace systems. At the outset, the commercial user is more likely, than is the military and aerospace user, to be involved in influencing the solid-state device manufacturer to his particular functional and economic requirements. His opportunity to evaluate early devices and influence corrective measures for his application is greater. All these factors enhance the ability of both the solid-state manufacturer and the user to reach a

balance between reliability and economics which matches a particular need.

One of the most important factors, which brings lower cost to the commercial user without sacrifice in reliability, is his ability, together with that of the manufacturer, to identify accurately over a period of time a few relatively simple controls and/or screens which can be used to effectively eliminate potential failures in his particular application. This ability is possible because his application is specific and continuous, and device volumes are considerable. The commercial user generally achieves the reliability he requires without elaborate specifications and with a minimum of administrative procedures.

#### Military and Aerospace High-Reliability Requirements

Military and aerospace requirements for highreliability solid-state devices are extremely large and diverse, not only in terms of performance, operating conditions, and reliability, but also in terms of logistics and procurement. As a result of these requirements, the military services have jointly developed specifications and standards under which most military end-use solid-state devices are procured. To simplify procurement, logistics, and the development of reliability data, MIL specs are not issued for the full spectrum of devices manufactured; rather, they are restricted to those devices for which significant need is demonstrated and are specified so that the device can have as wide applicability as possible. Although the limits for operating conditions may exceed those required for some applications, they simplify procurement and assure a supply of devices for the majority of military equipment. These standards also cover a wide range of requirements for the manufacturer on such things as:

(a) The procedure and requirements for a manufacturer to become certified to manufacture MIL-spec parts.

(b) The requirements for qualifying parts.

(c) Product-assurance provisions in such areas as quality control, inspection procedures, personnel training, cleanliness, failure analysis, and documentation.

- (d) Test methods and procedures.
- (e) Marking and identification of product.
- (f) Preservation and packing.

A large number of transistor types are covered by published military specifications. Specifications for microcircuits (integrated circuits) are relatively new, and only a limited number of military specifications have been approved and issued. Many types of devices, both transistors and integrated circuits, are not covered by military specifications, either because they are too new or are not used in sufficient quantities. Many of these devices offer the most recent technological advances or have special performance characteristics which offer advantages to the designer of high-reliability equipment. RCA cooperates with the users of such devices in establishment of high-reliability specifications, patterned after MIL standards, which allow these devices to be approved for use in military and aerospace systems, as well as commercial equipment. If the use warrants, these specifications may be submitted by RCA, or the user, to the cognizant military specification agency as candidates for MIL approval as a standard type.

Most procurements of solid-state devices for military systems are made by the equipment contractor from the MIL-STD parts list as awards are received for electronic equipment. Some military and aerospace programs, because of their size, duration, or special requirements (Minuteman and Apollo are two examples), require that special specifications and process methods, or even special production lines, be established and tailored to the particular functional, reliability, and economic needs of the program. RCA Solid State Division has frequently used the resources of its laboratories, production facilities, and expert technical staff to contribute to the success of such programs.

#### Military Specifications

There are two major military specifications used for the procurement of standard solid-state devices by the military. These specifications are MIL-S-19500, which covers devices such as discrete transistors, thyristors, and diodes, and MIL-M-38510, which covers microcircuits, both hybrid and monolithic.

MIL-S-19500 is the specification for the familiar "JAN" transistors. Detailed electrical specifications are prepared as needed by the three military services and coordinated by the Defense Electronic Supply Center. At present, approximately five hundred detailed electrical specifications are included in the MIL-S-19500 system.

Three levels of reliability, JAN, TX, and TXV, are defined by MIL-S-19500. Devices designated as JAN types receive lot screening only and are the least expensive. Devices designated as TX receive some 100per-cent screening (primarily burn-in) and a tight lotsampling plan. Not all detailed specifications include TX requirements. Devices designated as TXV are tested the same as TX devices; however, they receive an additional visual inspection prior to sealing the package. Only a few detailed specifications include TXV testing.

The Defense Electronic Supply Center maintains a "Qualified Products List" of all vendors qualified to produce devices in accordance with MIL-S-19500. This list is published periodically and is available to manufacturers of military equipment. NASA, to date, has not numbers by n. been a heavy user of MIL-S-19500, preferring instead to procure devices to their own specifications.

MIL-M-38510 is the relatively new military specification for microcircuits. This specification is far more demanding than MIL-S-19500 and presently only a few vendors have parts on the Qualified Products List. MIL-M-38510 also defines three levels (classes A, B, and C) of reliability testing. These levels, however, are markedly different from those defined by MIL-S-19500. Class A, the highest level, is intended primarily for flight and other highly critical applications. Class A devices undergo a lengthy list of 100-per-cent screens, plus a tight lot-sampling plan. Class B devices are intended for general military usage and undergo less (but still extensive) 100-per-cent testing than Class A units. Class C devices undergo the least amount of 100-per-cent testing and are, of course, the least expensive.

Approximately 40 detailed specifications are currently included in the MIL-M-38510 system. A Qualified Products List for these devices is maintained by the Defense Electronic Supply Center. NASA is now starting to use MIL-M-38510 specifications.

Both MIL-M-38510 and MIL-S-19500 attempt to make available to the designer of military equipment a list of standard, qualified, general-purpose parts which are acceptable to the military. Although MIL-S-19500 and MIL-M-38510 do not cover every solid-state device available on the market, and do not attempt to do so, enough devices are available to build the majority of military equipment. Use of these devices makes the job of spare-parts inventory far simpler for the military and the job of specification negotiations far easier for the equipment manufacturer.

#### Special Terms and Definitions

Acceptable Quality Level (AQL) is the maximum percent defective (or the maximum number of defects per hundred units) that for purposes of sampling inspection, can be considered satisfactory as a process average.

Acceptable Reliability Level (ARL) is a nominal value expressed in terms of percent failures per 1000 operating hours specified for acceptance of parts or equipment. It is the level of reliability that will be accepted at some confidence level by a reliability sampling plan.

Acceptance/Rejection Criteria is the extent of defectiveness allowed in a sample of tested product which will assure the quality level specified.

Assignable Causes of Variation are other-thanchance causes, such as unexpected and abnormal variations in material and machines, lack of skill or carelessness in manual operations, abnormal changes in power supply, rough handling, etc. These causes normally can be identified and eliminated economically.

Average is the arithmetic mean of a set of **n** numbers. The average is obtained by dividing the sum of the

Average Outgoing Quality (AOQ) is the average outgoing quality of product after 100 percent inspection of rejected lots, with replacement by good units of all defective units found in inspection.

Average Outgoing Quality Limit (AOQL) (in outgoing product after inspection) is the maximum value of the AOQ that a sampling plan will assure over a long period of time, no matter how defective the product may be when submitted for inspection.

**Indifference Quality Level (IQL)** is the product quality which will be accepted as often as it is rejected. It has a 0.50 probability of acceptance.

**Burn-in** is a process of "shakedown" operation of each item of finished product that is performed prior to placing the item in use.

**Catastrophic Failure** is a sudden change in the operating characteristics of the product which would cause the item to be inoperative (e.g., circuit opens or shorts, structural failure, etc.).

**Chance or Random Failure** is a failure that occurs at random within the operational time of the product after all efforts have been made to eliminate design and before wear-out becomes the predominant cause of failure.

**Characteristic** is a trait, property, or feature of a specified item, type of item, or group of items.

**Confidence Level** is the degree of desired trust or assurance in a given result. A confidence level, which always is associated with some assertion, measures the probability that a given assertion is true.

**Confidence Interval** is a range of values that is believed to include, with a preassigned degree of confidence (confidence level), the true value of a characteristic of the lot or universe for a given percentage of the time. For example, 95% confidence limits for a sample of 10 with a ratio of successes to total number tested of 0.9 (9 successes and 1 failure) would be 0.54 and 1.0; that is, even with an observed success ratio of 0.9 (90%), the best that can be said is that the true ratio lies between 0.54 (54%) and 1.0 (100%) as estimated 95% of the time.

**Consumer's (Beta**,  $\beta$ ) **Risk** is the probability that a sampling plan will accept unsatisfactory material. Consumer's risk normally is associated with the lot tolerance percent defective (LTPD) having a probability of acceptance of 0.10.

**Control Chart (Quality)** is a chart identifying the expected level of a characteristic and statistical control limits placed above and/or below this level. Successive values of some quality measure (e.g., defects-per-unit, defectives, percent defective, averages, etc.) are plotted on this chart for judging patterns and significant variations in the characteristic.

**Control Limits (Quality)** are the statistical limits (usually designated in multiples of the standard devia-

tion) of the characteristic measured, such as defects per unit, defectives, percent defective, averages, etc., about the expected level. Values fluctuating within the control limits are considered comparable to the expected quality level. Value falling outside these limits indicate a significant change in the measured characteristic.

**Defect** is the occurrence, in an individual element or part, of a characteristic which fails to meet the specified standard.

**Defective** is the status of an individual article that contains one or more defects.

**Degradation Failure** is a failure that results from a gradual change in performance characteristics with time to a value outside the specified limits of the product but would not cause the item to be inoperative.

**Environment** is the aggregate of all the conditions and influences that can affect the operation of the product (e.g., temperature, humidity, acceleration, shock, vibration, radiation, etc.).

**Failure Mechanism** is the basic physical or chemical cause for failure.

Failure Mode is the characteristic which was observed to fail.

**Failure Rate** is defined as the number of failures within a time interval. In the case of exponentially distributed times-to-failure, the failure rate is defined as the reciprocal of mean-time-to-failure (i.e., failure rate equals 1/m, where m is the mean time between failures).

Heterogeneity is a state or conditions of dissimilarity of nature, kind, or degree.

**Homogeneity** is a state or condition of similarity of nature, kind, or degree.

**Inherent Reliability** is maximum reliability attainable with an item of a particular design.

Inspection (Final) is the application of an inspection act, just prior to shipment of the product. Shipment in this case may be to the customer, to a storage area, or to assembly shops within RCA, where the product in question becomes a component of a larger unit of product.

**Inspection (Process)** is the application of an inspection act at various stages in the manufacturing process prior to the final stage.

**Inspection Act** is the determination of conformance to specified requirements and general standards of acceptable workmanship.

**Inspection Item** is any specific requirement, characteristic, or feature for which inspection is made.

**Inspection Lot,** for purposes of acceptatice-sampling inspection, is defined as an aggregation of articles submitted for inspection at one time that has been produced, as far as practicable, under what are judged to be essentially the same conditions.

**Inspection Point** is a designated position within the manufacturing process at which inspection effort is applied.

**Inspection by Attributes** is the determination of conformance of a particular inspection item without reference to degree or magnitude. For example, go/no-go testing.

**Inspection by Variables** consists of a determination of the magnitude of the characteristic covered by the inspection item and use of approved statistical quality control techniques to determine conformance to specifications.

**Lambda**,  $\lambda$  (Life Test Failure Rate) is defined as the lot tolerance percent defective (LTPD) per 1000 hours.

Lot Tolerance Percent Defective (LTPD) is the percent defective of a sampling plan for which the probability of acceptance is low (commonly 10% probability of acceptance unless otherwise stated).

Mean Time Between Failures (MTBF) is the average time between failures.

**Operating Time** is the time during which power is applied to an item.

**Parameter** is a quantity or value that remains constant within a given set of conditions (i.e., is subject to change only if the conditions change).

**Population (Universe)** is the total collection of units from a common source.

**Precision** is the degree to which repeated observations of a class of measurements conform to themselves.

Process Average is the average percent defective or average number of defects per hundred units of product found during initial inspection. Initial inspection is the first inspection of product (as distinguished from inspection of product resubmitted after prior rejections) and includes only first sample results where multiple sampling plans are used.

**Producer's** (Alpha,  $\alpha$ ) **Risk** is the probability that a sampling plan will reject satisfactory material. Producers risk normally is associated with a percent defective which has a probability of rejection of 0.05.

**Random Selection** is the selection of items from a population in a manner such that each item has an equal and independent chance of being elected.

**Range** is the difference between the greatest and the least of a set of variate values.

**Real Time Control** is a continuous acceptance and interpolation of data against established criteria.

**Redundancy** is the existence of more than one means for accomplishing a given task in which more than one means must fail before there is an overall failure of the system.

**Reliability (Mathematical)** is the probability of an item performing its intended purpose for a specified period of time under given conditions.

Sample is a group of items chosen by random selection.

Sampling Inspection is a random and representative selection of a portion of the units from a lot in accordance with the specified sampling plan. Each unit in the selected sample is inspected to determine whether or not each unit conforms to specification requirements.

**Sampling Plan** is an inspection plan that specifies sample sizes and criteria for accepting or rejecting an inspection lot based on the results of inspecting the sample.

**Shelf Life** is the length of time an item can be stored under specified conditions and still meet specified requirements with a specified level of assurance.

**Specification** is a detailed description of the characteristics of a product and of the criteria that must be used for determining whether the product conforms to the description.

**State of the Art** is the level at which technology has been developed at any period of time.

Stratified Sample is a group of items selected from sublots so that the number of items included in the sample from each sublot is proportional to the size of the sublot. Random selection of items from within each sublot is required.

**Tolerance** is the allowable variation in measurements within which an item is judged acceptable.

Useful Life is the total operating time between burn-in and wear-out.

**Variables Testing** is a test procedure in which the items under test are classified according to quantitative, rather than qualitative, measure of characteristics.

## High-Reliability Power Transistors

## **High-Reliability Power Transistors**

A number of factors such as second breakdown, power dissipation, current and voltage ratings, maximum operating areas, temperature, and thermal-fatigue considerations affect the performance and reliability of power transistors in various circuit applications. These factors define the maximum limits of reliable transistor operation for both steady-state and pulsed conditions. Each of these factors must be given careful consideration in the development and production of power transistors for military, aerospace, and critical industrial applications for which high reliability is a prime objective. In such applications, replacement of defective parts is often difficult or impossible or may result in considerable expense. Care must be taken to assure that field failure rates are held to an absolute minimum. The following guidelines should be followed in an effort to achieve this objective.

#### **Electrical Considerations:**

Voltage Breakdowns	Device voltages should be limited to 70 per-cent of the maximum rates values.
Current Gain	A margin of 15 to 20 per cent above the required values should be provided to allow for degradation.
Second- Breakdown Energy Tests	Sufficient Is/b protection must be provid- ed for forward-bias conditions and suffi- cient Es/b protection must be provided for inductive circuits.

#### **Reliability Considerations:**

High- Temperature Tests	Such tests are required to guarantee high-temperature performance.
Low-Level Leakage Tests	Test for stability.
Delta Temperature Tests	Adequate heat sinks must be provided so that case temperature is held to a minimum.
Operating Temperature	Device operating temperatures should be limited to 50 to 75 per cent of maximum rated values.
Transistor Protection	Circuits should include provisions to pro- tect power transistors against electrical transients.

#### Second Breakdown

Second breakdown is a potentially destructive phenomenon that can occur in all power transistors within the maximum current and voltage ratings of the device. A simplified explanation is that localized thermal regeneration occurs, and the transistor exhibits a lower value of breakdown voltage, referred to as the "second breakdown". The lower value of voltage results from thermal generation of charge-carrier pairs (holes and electrons) at high localized temperatures which alter the conductivity of the semiconductor in that vicinity. This localized effect reduces the ability of the transistor to support the applied voltage. Fig. 2-1 shows qualitatively what happens under primary or second breakdown.



Fig. 2-1- Primary and secondary breakdown voltages.

Reverse-Bias Second Breakdown-Reversebias second breakdown is a phenomenon that may occur when the collector current continues to flow under reverse-bias conditions and causes the injected current to be concentrated in the central portions of the emitter, in contrast to the normal edge injection of the current. If the injected current is severely restricted to a very small central area by a large reverse emitter-base bias. the current density can rise to very large levels-in the order of thousands of amperes per square centimeter. If the collector of the transistor is of high-resistivity sincon, the high current density may inject a density of charge carriers that is equal to or greater than the collector impurity density. In this local region, the base widens and the collector depletion layer expands until the injected current density is smaller than the collector impurity density. If the current density is sufficiently high, the collector depletion layer expands to a more heavily doped collector region, such as an epitaxial substate. When the collector depletion layer expands, the collector breakdown voltage is governed by the impurity gradient related to the base doping and the heavily doped collector. The collector breakdown voltage normally supports only a fraction of the original voltage, and the second-breakdown voltage results. The thermal effects from the large current densities also contribute to the regeneration process. Fig. 2-2 shows the process of reverse-bias second breakdown.



Fig. 2-2- Reverse-bias second breakdown.

In an inductive circuit, a situation exists such that collector current flows in the forward direction while the transistor is being turned off, and a high voltage is induced across the device. As a result, the transistor enters the sustaining region. The hot spot that forms during reverse-bias second breakdown may then be generated by current crowding in the depletion region, as shown in Fig. 2-3.



Fig. 2-3- Cross section showing current crowding that occurs during reverse-bias second breakdown.

The reverse base current that flows laterally through the base region creates an electric field. For an n-p-n transistor, electrons flow from the emitter to the collector across the base region. The field causes these carriers to flow mainly from the center of the emitter, because the emitter-base forward bias is greatest at this point. Because the device is in the sustaining region as a result of circuit conditions, a depletion region is present. Carriers (electrons) that flow across this region, which resembles two plates of a capacitor, decrease in potential. Therefore, energy is transformed to heat and causes a hot spot and possibly reverse-bias second breakdown (Es/b). Typical examples of this situation are circuits, such as those shown in Fig. 2-4, in which an unclamped inductive load or a non-commutated leakage inductance is present.

Anything that increases the transverse base field aggravates hot-spot formation. Therefore, higher reverse base currents that result from decreased base-drive resistance or higher reverse voltages diminish Es/b capabil-





ity, as shown in Fig. 2-5. This figure shows the effect of variations in the external base-to-emitter resistance RBE, the reverse base-to-emitter voltage VBE, and the load inductance L.



Fig. 2-5– (a) Typical inductive-load circuit and (b) variation of second-breakdown capability as a function of circuit parameters.

A test set which makes the measurement of reversebias second breakdown possible and also protects the transistor being tested is shown in Fig. 2-6. A test cycle includes the following steps:

- 1. The transistor is driven to the desired collectorcurrent level in saturation.
- 2. The transistor is reverse-biased.
- 3. The transistor enters the sustaining region, VCEX(sus).
- 4. Energy is absorbed by the transistor.

If failure occurs, high-frequency noise is sensed at the base of the transistor. A "crowbar" (transistor) in parallel with the transistor being tested is then turned on, and energy is shunted through this "crowbar" to protect the transistor undergoing the test. Fig. 2-7 shows the voltage-current relationship during the reverse-bias second-breakdown (Es<sub>b</sub>) test.

Forward-Bias Second Breakdown—Forwardbias second breakdown is somewhat different from reverse-bias second breakdown. As shown in Fig. 2-8, the localized heating results because the current density J crosses the depletion region (collector field)  $V_c$  to yield a power density P. As P increases, more current



Fig. 2-6- Reverse-bias second-breakdown (Esib) test set.



WAVEFORMS DURING SECOND-BREAKDOWN (ES/b) TEST





Fig. 2-8- Forward-bias second breakdown.

is injected into the localized area. The increase in current is caused by a decrease in the localized VBE, at an approximate rate of 2 millivolts per °C. The local system becomes regenerative as more heat from the increased power density reduces VBE and thereby increases the current injection.

The forward-bias second-breakdown current, Is/6, is defined as the current at the onset of second breakdown, and is closely related to the collector field Vc, the current density J, and other properties of the transistor. Forward-bias second breakdown is also related to charge-carrier transit time across the base region, and is controlled by base width and any accelerating fields that exist in the base. The longer the transit time required for the charge carrier to cross the base, the more lateral diffusion of the charge and thus the greater the reduction in the current density at the edge of the collector depletion layer. This diffusion effect, referred to as "fanout," is enhanced by wide base widths and homogeneously doped bases. Because the forward-bias second breakdown is related to the base width, it is also related to frequency response. For a given structure, this frequency relationship is expressed by the following empirical equation:

$$I_{S/b} \approx \left(\frac{1}{\sqrt{f_T}}\right)^K$$

Operation in the forward-bias region subjects the transistor to simultaneous current and voltage. This condition causes current concentrations as previously discussed. This type of rating must be considered for all linear applications of transistors.

The block diagram of a nondestructive secondbreakdown test set is shown in Fig. 2-9. The transistor under test is in series with a pass transistor and is driven by a differential amplifier at a current level selected by the operator. The level selected is independent of transistor current-transfer ratio. The pass transistor is operated out of saturation, so that fast turn-off is possible. A second differential amplifier senses the voltage across the pass transistor and the 1-ohm resistor in series with it. This voltage is held constant throughout the test to improve the accuracy of the secondbreakdown voltage reading. The circuit is arranged so that only the collector current of the transistor under test passes through the 1-ohm resistor. The voltage across this resistor, therefore, provides an accurate indication of collector current.



Fig. 2-9– Block diagram of test set for forward-bias secondbreakdown current (Is<sub>ib</sub>).

The onset of second breakdown is detected by use of the primary of a pulse transformer connected in series with the collector of the transistor under test. Under second-breakdown conditions, the rapid rate of rise of collector current induces a voltage L(di/dt) in the transformer secondary which is coupled to the input circuit of the series pass transistor. This voltage turns off the series pass transistor in one microsecond. Simultaneously, a voltage is developed across the transformer primary of a polarity that immediately reduces the voltage across the transistor under test. The inductance of the transformer also aids in limiting immediate current rise in the transistor being tested.

The test-set characteristics, together with the protective cutout circuit, prevent damage to the transistor during the second-breakdown test. The complete cutout time of the actual test set is approximately one microsecond; this value is sufficient to prevent destruction of any transistor currently available.

The pulse width of the voltage and current applied to the transistor under test can be varied from 0.5 millisecond to several seconds. For dc second-breakdown tests, a pulse width of 0.5 to 2 seconds is required because the thermal time constant of the power-transistor pellet and mounting block may be several tenths of a second.

A comparison of energy-handling capability for several transistor structures is shown in Table 2-1.

Table 2-1-Comparison of Energy-Handling Capability

	•		•	• •		
		Forward				
le x	VCEO	Energy Ha	ndling Re	verse-Bias		
	nd pulse)	at V <sub>CEO</sub>	Limit End	ergy E <sub>S/b</sub>		
(1-5000)	na puise)	J		mJ		
		Doped - $\pi \nu$				
2N5240	0.08 x 3	00 2	24	1.6		
2N5840	0.02 x 3	50 7	.0	0.45		
	Double-di	ffused, dout	ole-epitaxia	l		
2N5038	0.25 x 9	0 22	5	13		
2N5672	0.12 x 1	20 14	.4	20		
2N6032	0.05 x l	20	6	40		
2N3879	0.09 x 7	5 6.3	85	1.0		
Hometaxial- Base						
2N5578	1.5 x 70	10	)5	800		
2N3055	1.9 x 60	1	15	170		
2N3773	0.6 x 14	0 8	34	310		

#### Inductive Voltage-Breakdown Testing

In most practical applications of transistors, the highest voltage that appears across the transistor results from the turn-off of the transistor, because the transistor switches from a high-current "on" state to a "cut-off" state. Inductive testing simulates this condition very closely, as shown in Fig. 2-10. Curve-tracer testing, on the other hand, subjects the transistor to an increasing voltage until the required current is achieved; i.e., the





high-current, high-voltage measuring point is approached from the other direction with the collector current Ic lagging the collector-to-emitter voltage VCE, as shown in Fig. 2-11. Unless sufficient current is supplied to the place the transistor in the sustaining region, the breakdown voltage measured is artificially high. If this high current is passed through a transistor with a high breakdown voltage, a high dissipation results. This dissipation is not uniformly distributed over the whole junction, but tends to concentrate in the spots with the lowest breakdown. This concentration is further aggravated when the base-to-emitter junction is reversebiased. The small areas that break down first form hot spots. These hot spots result in further current concentration with time, and possible device destruction. Fig. 2-12 shows the test circuit used in the curve-tracer test.



Fig. 2-11– Load line for curve-tracer voltage-breakdown testing.



Fig. 2-12– Test setup for curve-tracer voltage-breakdown testing.

The 8-millisecond sweep of a curve tracer is relatively slow compared to inductive sweeping. This sweep allows time for the current to concentrate and to deliver an,appreciable and variable amount of energy. Inductive testing, on the other hand, delivers a relatively fixed amount of energy in a short time (0.6 millisecond maximum for the 2N4348 transistor). Less concentration of current is allowed, and the test is potentially less destructive and provides a more realistic rating. Curvetracer testing may reject transistors that will operate satisfactorily in any practical application because the opportunity for the occurrence of hot spots is increased, and lower values of VCEO are measured.

#### Effect of Temperature on Silicon Transistors

The characteristics of transistors vary with changes in temperature. In view of the fact that most circuits operate over a wide range of environments, a good circuit design should compensate for such changes so that operation is not adversely affected by the temperature dependence of the transistors.

**Current Gain**—The effect of temperature on the gain of a silicon transistor is dependent upon the level of the collector current, as shown in Fig. 2-13. At the lower current levels, the current-gain parameter hFE increases with temperature. At higher currents, however, hFE may increase or decrease with a rise in temperature because it is a complex function of many components.



Fig. 2-13– Current gain as a function of collector current at different temperatures.

**Base-to-Emitter Voltage**—Fig. 2-14 shows the effect of changes in temperature on the base-to-emitter voltage (VBE) of silicon transistors. Two factors, the base resistance (nbb') and the height of the potential barrier at the base-to-emitter junction (VBE'), influence and behavior of the base-to-emitter voltage. As the temperature rises, material resistivity increases; as a result, the value of the base resistance nbb' becomes greater. The barrier potential VBE' of the base-emitter junction, however, decreases with temperature. The following equation shows the relationship between the base-to-emitter voltage and the two temperature-dependent factors:

$$V_{BE} = I_B r_{bb}' + V_{BE}'$$
$$= \frac{I_C}{h_{EE}} r_{bb}' + V_{BE}'$$

As indicated by this equation, the base-to-emitter voltage diminishes with a rise in temperature for low values of collector current, but tends to increase with a rise in temperature for higher values of collector current.

**Collector-to-Emitter Saturation Voltage**—The collector-to-emitter saturation voltage VcE(sat) is affected primarily by collector resistivity ( $\rho_c$ ) and the



Fig. 2-14- Collector current as a function of base-to-emitter voltage at different temperatures.

amount by which the natural gain of the device (hFE) exceeds the gain with which the circuit drives the device into saturation. This latter gain is known as the forced gain (hFE).

At lower collector currents, the natural hre of a transistor increases with temperature, and the IR drop in the transistor is small. The collector-to-emitter saturation voltage, therefore, diminishes with increasing temperature if the circuit continues to maintain the same forced gain. At higher collector currents, however, the IR drop increases, and gain may decrease. This decrease in gain causes the collector-to-emitter saturation voltage to increase and possibly to exceed the room-temperature ( $25^{\circ}$ C) value. Fig. 2-15 shows the effect of temperature on the collector-to-emitter saturation voltage.



Fig. 2-15– Collector current as a function of collector-toemitter saturation voltage at different temperatures.

**Collector Leakage Currents**—Reverse collector current is a resultant of three components, as shown by the following equation:

$$I_R = I_D + I_G + I_S$$

Fig. 2-16 shows the variations of these components with temperature.



Fig. 2-16– Reverse collector current as a function of temperature.

The diffusion or saturation current Ib is a result of carriers that diffuse to the collector-base junction and are accelerated across the depletion region. This component is small until temperatures near 175°C are reached. The component Ic results from charge-generated carriers that are created by the flow of diffusion carriers across the depletion region. This component increases rapidly with temperature. Ib and Ic are referred to as bulk leakages. The term Is represents surface leakage which is caused by local inversion, channeling, ions, and moisture. This leakage component is dependent on many factors, and its variations with changes in temperature are difficult to predict.

At low temperatures, either surface or bulk leakage can be the dominant leakage factor, particularly in transistors that employ a mesa structure. At high temperatures, charge-generated carriers and diffusion current are the major causes of leakage in both mesa and planar transistor structures; the current IG, therefore, is the dominant leakage component. Because of the dominance of surface leakage Is at low temperatures and the fact that this leakage may vary either directly or inversely with temperature, it is not possible to define a constant ratio of the leakage current at low temperatures to that at high temperatures. In view of the fact that power transistors are normally operated at high junction temperatures, it is more meaningful to compare the leakage characteristics of both mesa and planar transistors at high temperatures. The relative reliability of different types of power transistors, which is in no way related to the magnitude of low-temperature leakage current, is also best compared at high temperatures.

#### **Pulsed Safe-Area Systems**

On the basis of the heat storage in the thermal mass of the silicon chip and its mounting system, the peak power-handling capability of transistors increases with decreases in pulse duration. Fig. 2-17 shows normalized thermal resistance NR as a function of time for a specific transistor and indicates that power substantially higher than rated steady-state values may be applied for short periods of time without exceeding the maximum rated junction temperature. These values of increased power correspond to  $(1/N_R) P(d_c)$ , where  $1/N_R$  is the normalized power multiplier and  $P(d_c)$  is the steady-state power rating at the case temperature of interest.



Fig. 2-17-Normalized thermal resistance.

The dissipation-limited region of the pulsed safe-area rating chart shown in Fig. 2-18 is prepared by use of the normalized thermal resistance from the following equation:

$$P_{diss} = [T_J(max) - T_C] / \theta_{J-C}(N_R)$$

This equation indicates a constant-power curve which can be represented on a log-log volt-ampere graph by a straight line that has a slope of -1 (from  $I = PV^{-1}$ ).

The pulsed power curves are usually calculated and then verified by nondestructive tests along the constantpower curves from low to higher voltages. When dissipation is the only limiting factor, the -1 slope is continued to the transistor forward-biased avalanche breakdown voltage rating, at which point  $V_{\rm dM} = 1$  and may be approximated by  $V_{\rm CEO}(sus)$ . When second breakdown ( $I_{\rm S/b}$ ) is the limiting factor, the slope changes from -1 to a higher value, usually between -1.5 and -4, according to the following relationship:

$$I_{S/h} = PV^{-N}$$



Fig. 2-18-Safe-operating-area chart.

Fig. 2-19 shows the derating curve for operation of a power transistor at case temperatures above 25°C. The  $l_{3/b}$  limit is derated less with increasing temperature than the dissipation limit because the concentration of current that results in circuit breakdown is less severe than dissipation factors as temperature increases.



Fig. 2-19- Derating curve for case temperatures above 25°C.

For pulsed operation, the derating factor shown in Fig. 2-19 must be applied to the appropriate curve on the safe-area rating chart. For the derating, the effective case temperature Tc(eff) may be approximated by the average junction temperature  $T_i(av)$ . The average junction temperature is determined as follows:

#### $T_{i}(av) = T_{C} + P_{AV}(\theta_{J-C})$

This approach results in a conservative rating for the pulsed capability of the transistor. A more accurate determination can be made by computation of actual instantaneous junction temperatures.

Depending upon whether time markers can be placed along the load line, two methods are available to determine whether a transistor will be operated within its safe-area limits in a given circuit.

1. Without Time Markers: The energy of the load line is concentrated at a single point (lw, Vw) at which the greatest load-line penetration outside the safe area occurs. Multiplication of the waveforms of collector current lc and the collector-to-emitter voltage Vccyields a waveform of instantaneous power as a function of time. Integration of one cycle of this instantaneous power waveform results in an energy E. The width ( $p_i$ ) of an equivalent pulse may be determined as follows:

$$t_p = E/V_W I_W$$

The voltage Vw, the current Iw, and the pulse width  $t_{\rm p}$  are compared to the corresponding values of the pulsed safe area on the derated curves.

2. With Time Markers: If time-marked load lines are available, either through the use of dual-trace waveforms of collector-to-emitter voltage and collector current as a function of time or Z-axis modulation of oscilloscope traces, an alternative approach may be used. The marked load line is sketched on the derated curves. If the transistor is being operated in the safe area, the trace time of the portion of the load line that extends outside a given pulsed safe area should not be greater than the specified pulsed width for that safe area. For example, the load line should not spend more than 1 millisecond outside the 1-millisecond safe area.

#### Thermal Fatigue

Significant temperature variations occur in power transistors because of changes in ambient temperature and in the power dissipation during operation. These variations in temperature result in cyclic mechanical stresses at the interface of the semiconductor pellet and the metal header to which the pellet is bonded because of the difference in the thermal expansions of these parts. These stresses are a function of the difference in the coefficients of thermal expansion of the semiconductor and metallic materials, of the change in temperature at the interface, and of the dimensions of the interface.

Power transistors are subjected to thermal-cycling stresses in all practical applications. Table 2-2 lists examples of the thermal cycling that a power transistor may be required to withstand in several typical applications. These data show that the thermal-cycling requirements may be very severe even in some of the more common types of applications. The cyclic stresses produced by the continuous thermal cycling may result in dislocation "pile-ups" at points of discontinuity such as may be produced by voids and impurities. Such dislocations cause localized hardening and cracks that may eventually lead to transistor failures. This type of failure

Table 2-2 — Thermal-Cycling Requirements, for Typical Applications of Power Transistors.

Application	Circuit	Рт (W)	∆Tc (°C)	Minimum Equipment Life Required (years)	Typical Thermal- Cycling Rating Required (cycles)
Auto radio audio output	Class A Class AB	8 2	75 45	5 5	5,000 5,000
Power supply	Series regu- lator Switching regulator	50 15	65 65	5	5,000 5,000
Hi-Fi audio amplifier	Class AB	35	50	5	5,000
Computer power supply	Series regulator	50	65	10	10,000
Computer peri- pheral equip.	Solenoid driver	5	5	10 .	1.3 x 10 <sup>8</sup>
Television	Vertical output Audio output	10 8	75 75	5 5	5,000 5,000
Sonar modulator	Linear amplifier	100	55	10	144 x 10 <sup>3</sup>

may be considered simply as fatigue wearout that results from continuous flexing of materials during thermal cycling.

Effect of Assembly Methods and Package Material on Thermal-Cycling Capability—The thermal-cycling stresses set up at the interface of two dissimilar materials because of the difference in the coefficients of thermal expansion of the materials can be reduced by insertion of a material that has an intermediate expansion coefficient between them. Fig. 2-20(a) illustrates the use of a molybdenum slab as an expansion matcher in a silicon power transistor to reduce the cyclic thermal stresses between the silicon pellet and the copper header. Use of this technique can result in significant improvement in the thermal-cycling capability of power transistors.



Fig. 2-20- Cross section of a transistor that uses a molybdenum expansion matcher between pellet and header; (b) cross section of a transistor in which pellet is soldered directly to copper.

Use of silicon-gold eutectic bonding to attach the semiconductor pellet to the header results in a pelletto-header joint that can withstand a very large number of number of thermal cycles. When this type of hardsolder bonding is used, however, the stress generated because of a thermal mismatch is transmitted to the pellet, which in most power transistors is made of silicon. Because silicon is relatively weak in tensile strength and is highly "notched sensitive," the cyclic thermal stresses may result in the propagation of cracks in the silicon pellet unless either the pellet is very small or an expansion matcher is used.

In most silicon power transistors, lead solder is used to bond the pellet to the header. The cyclic thermal stresses produced at the mounting interface are then absorbed by non-elastic deformation of the soft solder material, and very little stress is transmitted to the pellet. The continuous flexing of the solder, however, may eventually lead to fatigue failure in this material. Any impurities in the solder results in dislocation pile-ups that accelerate the failure. RCA has developed a process that significantly reduces the impurities introduced into the lead solder. Use of this proprietary "controlled solder process" (CSP) makes it possible to avoid microcracks that propagate to cause fatigue failures in power transistors and, therefore, greatly increases the thermalcycling capability of these devices.

Thermal-Cycling Rating Chart—An equipment manufacturer should make certain that power-transistor circuits are designed so that cyclic thermal stresses are mild enough to assure that no transistor fatigue failures occur during the required operating life of this equipment. Experimental results indicate that the thermalcycling capability of a power transistor can be predicted by use of the following mechanical-activation energy equation:

$$N = Ae Y_0 / \Delta T$$

where N is the number of cycles to failure, A is a system constant,  $\gamma \phi$  is a constant proportional to the mechanical-activation energy required to produce a failure, and  $\Delta T$  is proportional to the energy supplied as a result of the change in temperature at the mounting interface.

The above equation, together with empirical data, forms the basis for a new thermal-cycling rating system developed by RCA. This rating system, which is the first of this type in the industry, shows the relationship between total transistor power dissipation, the change in case temperature, and the number of thermal cycles that the transistor is rated to withstand.

Fig. 2-21 shows a typical thermal-cycling rating chart. This chart is provided in the form of a log-log presentation in which total transistor power dissipation is denoted by the ordinate and the thermal-cycling capability (number of cycles to failure) is indicated by the abscissa. Rating curves are shown for various magnitudes of change in case temperature. Use of this chart makes it possible for a circuit designer to avoid transistor thermal-fatigue failures during the operating life of this equipment. In general, power dissipation is a fixed system requirement. The designer also knows the number of thermal cycles that a power transistor will be subjected



Fig. 2-21—Thermal-cycling rating chart for an RCA hermetic power transistor.

to during the minimum required life of the equipment. For these conditions, the chart indicates the maximum allowable change in case temperature. (If the rating point does not lie exactly on one of the rating curves, the allowable change in case temperature can be approximated by linear interpolation.) The designer can then determine the minimum size of heat sink required to restrict the change in case temperature within this maximum value.

Thermal-cycling ratings are included in the technical data for all RCA silicon power transistor announced since January 1, 1971. Similar ratings are being added for earlier power transistors as sufficient date are accumulated.

RCA experience in determining thermal-cycling rating has shown that package material is also a very important consideration in relation to thermal fatigue. Comparison data on the RCA steel packages and aluminum packages are given in the RCA Reliability Report, "Evaluation of Aluminum TO-3 Packages Under Thermal-Cycling Conditions" (AN-6071), shown later in the section *Application Notes on Power Transistors*.

These data show that the thermal-cycling capability of RCA's steel package with its glass-to-stem seal, welded cap, and controlled solder process is far superior (more than an order of magnitude better) to that of a similar type aluminum package and hard-solder mounting system.

**Thermal-Fatigue Testing**—The RCA thermalcycling ratings allow a circuit designer to use power transistors with assurance that fatigue failures of these devices will not occur during the minimum required life of his equipment. These ratings provide valid indications of the thermal-cycling capability of power transistors for all types of operating conditions. On the basis of these ratings, limiting conditions can be established during circuit design so that the possibility of transistor thermal-fatigue failures are avoided.

Obviously, all individual power transistors cannot be tested to determine their thermal-cycling capability because such tests are expensive, time consuming, and destructive. The validity of the RCA thermal-cycling ratings results from the application of stringent process controls at each step in the manufacture of power transistors and from the testing of a statistically significant number of samples. Thermal-cycling ratings for power transistors provide the same type of assurance that a device will not fail when operated within ratings as that provided by the more familiar voltage, current, and second-breakdown ratings.

During thermal-fatigue testing of power transistors, the operating power for the device is usually equivalent to that expected to be applied during normal operation. The transistor is operated until the rise in case temperature is equal to the maximum value anticipated in the intended application. The case temperature is then reduced to the initial value by use of forced-air or water cooling. The cycle is repeated until failure occurs, as indicated by a significant increase in the transistor thermal resistance. The transistor heat sink and the timing of the temperature-cycling are selected to simulate as closely as possible the actual conditions that the transistor will be subjected to in the actual application. Table 2-3 shows the results of thermal-fatigue tests on several RCA transistors.

#### Effect of Radiation on RCA Power Transistors

There has been an increasing requirement for modern military systems to be "radiation hard", i.e., resistant to the effects of nuclear radiation. The electronic equipment in these systems must be carefully designed to achieve the required hardness. Solid-state devices have been the subject of particularly close attention.

Nuclear radiation has two major effects on power transistors. First, photocurrents generated by highintensity irradiation can cause transistor saturation and possible circuit malfunction during the exposure. Second, prolonged exposure to bombardment by heavy particles such as neutrons can cause permanent changes in the transistor characteristics. These changes, which are caused by displacement damage to the semiconductor crystal, are primarily manifested as a decrease in transistor gain and an increase in saturation voltages. Table 2-4 summarizes the basic considerations relative to both displacement damage and photocurrents.

Power transistors must be optimally designed to minimize these radiation effects and maintain the required power-handling capability. The key design parameters are a thin low resistivity, low volume base, and a collector as thin and as low in resistivity as possible consistent with voltage breakdown requirements. Trans-

Туре	Pelle Mils x	t Size Mils	Mounting Material	Material to which Die is Attached	CSP	Change in Case Temp. <sup>O</sup> C	Power Dissipation Watts	No. of Cycles to 10% Failure
2N3773*	250	250	Lead	Copper	No	42	85	1,000
2N3773	250	250	Lead	Molybdeum	No	42	85	9,600
2N3772	250	250	Lead	Copper	Yes	90	16	34,500**
2N3055	180	180	Lead	Copper	No	65	50	3,500
2N3055	180	180	Lead	Copper	Yes	90	6.7	40,000***
2N6032	230	230	Silicon Gold	Molybdeum	No	53	105	12,793***
2N5298	130	130	Lead	Copper	No	50	18	10,000
2N5240	130	130	Lead	Copper	Yes	42	51	8,500***
2N5039	145	183	Lead	Copper	Yes	73	59	10,000***

Table 2-3 — Thermal-Fatigue Performance of some Typical RCA Power Transistors

Early design.
 \*\* Test still operating.

\*\*\* Test terminated-less than 10% failure.

	Displacement Damage		Photocurrents
Cause	Heavy particles, such as neutrons, bombarding the transistor and creating defects in the semiconductor material. Decreases lifetime in the base and in-	Cause	High-intensity, high-energy radiation such as gamma, X-rays, electrons, neutrons, etc. generating electron- hole pairs.
Result	creases collector resistivity. Semipermanent gain degradation and	Result	Relatively large currents lasting as long as the transistor is exposed to radiation.
	Increase in $V_{CE(sat)}$ , leakage, and VCE. These changes are referred to as semipermanent because annealing at several hundred degrees centigrade for a few hours recovers most of the degradation.	Radiation Parameter	Radiation: Radiation is usually defined in terms of rad(Si), where one rad(Si), iden- tified by the symbol $\gamma$ (gamma) is the amount of radiation required to deposit 100 ergs in one gram of silicon. $\gamma$ (gamma dot) is defined as the dose rate
Radiation Parameter	Particles per square centimeter, called fluence, designated by the symbol $\Phi$ . The commonly used unit for this parameter is neutrons per square centimeter (n/cm <sup>2</sup> ).	General	in rad(Si) per second. Collector-base photocurrents ( $I_{pp}$ ) and emitter-base photocurrents ( $I_{ec}$ ) are variously plotted as amperes versus $\hat{\gamma}$ , or coulombs versus $\gamma$ (coul/rad).
Relationship at Different Radiation Levels	Formula commonly used to extrapo- late gain degradation results from one fluence level to another.		At low dose rates, photocurrents are generally quite well-behaved and reasonably predictable from the for- mula $I=G\gamma$ where G is a function of
	$\frac{1}{h_{FE2}} = (1/h_{FE1}) + K^{1}\Phi$ where $h_{FE2} = \text{post-radiation gain}$ $h_{FE1} = \text{pre-radiation gain}$ $K^{1} = \text{damage constant in cm}^{2}/\text{n}$ $\Phi = \text{fluence in n/cm}^{2}$		the effective volume of the junction. (At relatively high dose rates, some transistors exhibit a departure from the assumed linear dose-rate depen- dence.)

Table 2.4 Effect		Dediction on	Dowor	Transisters
Table 2-4 — Effect	or Nuclear	Hadiation on	Power	Transistors

istors that meet these design criteria are typified by high fr, fast switching speeds, and moderate breakdown voltages.

RCA has developed power transistors which offer an optimized performance trade-off of radiation hardness, voltage, safe area, and power capability. For example, both photocurrent and voltage breakdown increase with increased collector resistivity because carrier lifetime is a function of resistivity. Collector resistivity, therefore, is fine-tuned to provide the maximum voltage breakdown possible with acceptable photocurrent performance. Post-radiation beta degradation is a function of base width, as is the frequency cutoff. Both of these characteristics are enhanced with decreasing base width. However, the safe-area capability is also a function of base width. Consequently, this parameter is fine-tuned to achieve optimum electrical performance and radiation hardness. Other techniques can be employed to enhance safe-area capability, such as the introduction of various amounts of ballasting.

#### Manufacturing Controls

RCA high-reliability power transistors are processed in accordance with the provisions of MIL-S-19500. These provisions include the following items:

1. A clearly defined procedure for the conversion of a customer specification into an RCA internal

specification with built-in safeguards to assure the customer that the delivered parts meet or exceed his specification requirements.

- A formalized personnel training and testing program which assures that each operation is performed correctly.
- A complete inspection of incoming materials, utilities, and work in process using on-site facilities such as scanning-electron-microscope, and X-ray equipment.
- 4. Maintenance of cleanliness in work areas.
- Rigorous control over changes in design, materials, and processes with documentation kept in active files for a minimum of three years.
- Tool and test equipment maintenance and calibration in strict accordance with MIL-C-45662, "Calibration System Requirements."
- A quality-assurance program in accordance with MIL-Q-9858, "Quality Program Requirements."

Detailed processing and screening requirements for RCA high-reliability power transistors are defined in the following paragraphs.

#### **Processing and Screening**

RCA offers a number of power transistors that have been qualified as JAN, JANTX, and/or JANTXV devices in accordance with MIL-S-19500. These devices, which include hometaxial-base types, high-voltage types, and high-speed types, together with the detailed electrical (slash-sheet) specification number for them, are listed in Table 2-5.

Fig. 2-22 shows the processing requirements specified by MIL-S-19500 for JAN, JANTX, and JANTXV power transistors.

In addition to JAN, JANTX, and JANTXV types, many other RCA power transistors that are subjected to high-reliability preconditioning and screening in accordance with the Group A, B, and C Sampling Tests as specified in MIL-STD-750 or special customer requirements can be obtained on a custom basis. These power transistors can be supplied to four basic reliability levels. The preconditioning and screening for Level 1 is the same as that for JANTXV devices and, in addition, includes X-ray inspection. Level 2 corresponds directly to the JANTXV level. Level 3 devices are equivalent to JANTX devices. For RCA Level 4 devices, the preconditioning consists of burn-in only.

Fig. 2-23 shows the basic processing steps required for RCA high-reliability power transistors for each reliability level, and Table 2-6 lists the screening tests to which these devices are subjected. Tables 2-7, 2-8, and 2-9 list the Groups A, B, and C Sampling Tests and the Table 2-5 — JAN and JANTX RCA Power Transistors

#### Detailed Electrical Specification

#### Basic Device Type Nos. Sp Hometaxial-Base Types

2N1479, 2N1480, 2N1481, 2N1482	MIL-S-19500/207
2N1483, 2N1484, 2N1485, 2N1486	MIL-S-19500/180
2N1487, 2N1488, 2N1489, 2N1490	MIL-S-19500/208
2N2015, 2N2016	MIL-S-19500/248
2N3055	MIL-S-19500/407
2N3441	MIL-S-19500/369
2N3442	MIL-S-19500/370
2N3771, 2N3772	MIL-S-19500/413

#### **High-Voltage Types**

2N3584, 2N3585	MIL-S-19500/384
2N6211, 2N6212, 2N6213	MIL-S-19500/461*
2N3439, 2N3440	MIL-S-19500/368
2N5415, 2N5416	MIL-S-19500/485
2N5838, 2N5839, 2N5840	MIL-S-19500/487

#### High-Speed Types

2N5038, 2N5039	MIL-S-19500/439
2N5671, 2N5672	MIL-S-19500/488

\* In process of Qualification by RCA



Fig. 2-22—Order of procedure diagram for JAN, JANTX, and JANTXV power transistors.

test methods specified by MIL-STD-750. The lotsampling plans used for RCA high-reliability power transistors, as defined by MIL-S-19500 and MIL-STD-105D, are shown in Tables 2-10, 2-11, and 2-12. The electrical ratings and characteristics and special features of JAN, JANTX, and JANTXV types and of other RCA power transistors for which high-reliability versions can be obtained are shown in the data charts at the end of this section.



Fig. 2-23- Process-flow chart for four reliability levels of RCA high-reliability power transistors.

#### Table 2-6— Screening Tests for RCA High-Reliability Power Transistors

			MIL-STD-	750	Scre	ening L	evels	
Те	st	Conditions	Method	Conditions	1	2	3	4
1.	Precap Visual		2072		х	х		
2.	Seal and Lot Identification				х	х	х	х
З.	High Temp Storage	24 hrs at 200°C			х	х	Х	
4.	Temperature Cycling	10 cycles	1051	С	х	х	Х	
5.	Acceleration	Y <sub>1</sub> direction	2006		х	Х	Х	
6.	Fine Leak		1071	G or H	х	х	Х	
7.	Gross Leak		1071	A,C,D or F	х	х	х	
8.	Reverse Bias	24 hrs at 150°C	1039	А	х	х	X	
9.	Serialize				х	х	х	
10.	Pre Burn-in Electrical				х	х	х	
11.	Burn-in	168 hrs at 25°C	1039	В	х	х	х	х
12.	Post Burn-in Electrical				х	х	х	
13.	Final Electrical				х	х	х	х
14.	Radiographic Inspection		2076		х			
15.	External Visual		2071		х	х	х	

Specific test conditions and limits determined by each type of transistor.

#### Table 2-7 — Group A Inspections

#### Table 2-8 - Group B Inspections

Subgroup	Test	MIL-STD-750 Method
1	Visual & Mech Examination	2071
2	BVCEO, BVCER, or BVCEX	3011
	ICEO, ICER, OF ICEX	3041
	Ево	3061
3	hre	3076
	VCE(sat)	3071
	VBE	3066
4	hfe	3306
	Сово	3236
	ton	3251
	toff	3251
5	150°C Icex	3041
	65°C h⊧⊧	3076

Subgroup	Test	Method
1	Physical dimensions	2066
2	Solderability	2026
	Temperature Cycling	1051
	Moisture Resistance	1021
3	Shock	2016
	Vibration, Variable Frequency	2056
	Constant Accleration	2066
4	Safe Operating Area	3051
5	High Temperature Life	1031
6	Steady-State Operation Life	1026

MIL-STD-750

#### Table 2-9 — Group C Inspections

Test	MIL-STD-750 Method
Barometric Pressure	1001
Salt Atmosphere	1041
	Barometric Pressure

#### TABLE 2-10 - LTPD sampling plans 1/ 2/ 3/

Minimum size of sample to be tested to assure, with a 90 percent confidence, that a lot having percent-defective equal to the specified LTPD will not be accepted (single sample).

Max.Percent Defective (LTPD) or λ	20	15	10	7	5	3	2	1.5	1	0.7	0.5	0.3
Acceptance Number (C) (r = C + 1)						equired			multiply	-		
0	11	15	22	32	45	76	116	153	231	328	461	767
	(0.46)	(0.34)	(0.23)	(0.16)	(0.11)	(0.0?)	(0.04)	(0.03)	(0.02)	(0,02)	(0.01)	(0.007)
1	18	25	38	55	77	129	195	258	390	555	778	1296
	(2.0)	(1.4)	(0.94)	(0.65)	(0.46)	(0.28)	(0.18)	(0.14)	(0.09)	(0.06)	(0.045)	(0.027)
2	25	34	52	75	105	176	266	354	533	759	1065	1773
	(3.4)	(2.24)	(1.6)	(1.1)	(0.78)	(0.47)	(0.31)	(0.23)	(0.15)	(0.11)	(0.080)	(0. 045)
3	32	43	65	94	132	221	333	444	668	953	1337	2226
	(4.4)	(3.2)	(2.1)	(1.5)	(1.0)	(0.62)	(0.41)	(0.31)	(0.20)	(0.14)	(0.10)	(0.062)
4	38	52	78	113	158	265	398	531	798	1140	1599	2663
	(5.3)	(3. 9)	(2.6)	(1.8)	(1.3)	(0.75)	(0.50)	(0.37)	(0.25)	(0.17)	(0.12)	(0.074)
5	45	60	91	131	184	308	462	617	927	1323	1855	3090
	(6.0)	(4.4)	(2.9)	(2.0)	(1.4)	(0.85)	(0.57)	(0.42)	(0.28)	(0.20)	(0.14)	(0.085)
6	51 (6.6)	68 (4.9)	$104 \\ (3.2)$	149 (2.2)	209 (1.6)	349 (0.94)	528 (0.62)	700 (0.47)	1054 (0.31)	1503 (0.22)	2107 (0.155)	3509 (0.093)
7	57	77	116	166	234	390	589	783	1178	1680	2355	3922
	(7.2)	(5.3)	(3.5)	(2.4)	(1.7)	(1.0)	(0.67)	(0.51)	(0.34)	(0.24)	(0.17)	(0.101)
8	63	85	128	184	258	431	648	864	1300	1854	2599	4329
	(7.7)	(5.6)	(3.7)	(2.6)	(1.8)	(1.1)	(0.72)	(0.54)	(0.36)	(0.25)	(0.18)	(0.108)
9	69	93	140	201	282	471	709	945	1421	2027	2842	4733
	(8.1)	(6.0)	(3.9)	(2.7)	(1.9)	(1.2)	(0.77)	(0.58)	(0.38)	(0.27)	(0.19)	(0.114)
10	75	100	152	218	306	511	770	1025	1541	2199	3082	5133
	(8.4)	(6.3)	(4.1)	(2.9)	(2.0)	(1.2)	(0.80)	(0.60)	(0.40)	(0.28)	(0.20)	(0.120)

1/ Sample sizes are based upon the Poisson exponential binomial limit.

2/ The minimum quality (approximate AQL) required to accept (on the average) 19 of 20 lots is shown in parenthesis

for information only. 3/ This sampling plan is derived from Table C-1 in Appendix C of MiL-S-19500.

	t or batch		Genr	ral inspection	levels
L0	t or batch	5126	I	11	111
2	to	8	A	A	В
9	to	15	Λ	В	С
16	to	25	В	С	D
26	to	50	с	D	E
51	to	90	С	E	F
91	to	150	D	F	G
151	to	280	E	G	н
281	to	500	F	н	I
501	to	1200	G	J	к
1201	to	3200	н	К	L
3201	to	10000	L	L	м
10001	to	35000	к	м	N
35001	to	150000	L	Ν.	Р
150001	to	500000	м	P	Q.
500001	and	over	N	Q	Ř

TABLE 2-11 — Sample Size Code Letters\*

\* Derived from Table I of MIL-STD-105D





Use first sampling plan above arrow

\* Derived from Table II-A of MIL-STD-105D

## Hometaxial-Base Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/207 Structure: Hometaxial-base Applications: Power-switching, amplifiers System Usage: Military Package: JEDEC TO-5 Maximum Ratings: P<sub>T</sub> = 1 W; V<sub>CEO</sub> = 40 V (2N1479, 2N1481) = 55 V (2N1480, 2N1482)

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS		UNITS	
CHARACTERISTIC	STINBUL	TEST CONDITIONS	MIN.	MAX.	UNITS	
Gain-Bandwidth Product	fT	IC = 5 mA, VCE = 28 V	600	-	kHz	
DC Forward-Current Transfer Ratio	hee	IC = 200 mA, VCE = 4 V	35	100	2N1489 2N1490	
DC Forward-Current Transfer Ratio	hFE	IC - 200 IIIA, VCE - 4 V	20	60	2N1479 2N1480	
Saturated Switching Time:						
Turn-on	tON	I <sub>C</sub> = 200 mA	-	25	μs	
Turn-off	tOFF	I <sub>C</sub> = 200 mA	-	25	μs	

For characteristics curves and test conditions, refer to published data for basic type in File No. 135.

### JAN2N1483-JAN2N1486 JANTX2N1483-JANTX2N1486 **Silicon N-P-N Power Transistors**

JAN Electrical Specification: MIL-S-19500/180 Structure: Hometaxial-base Applications: Power-switching, amplifiers System Usage: Military Package: JEDEC TO-8

Maximum Ratings: PT = 1.75 W; V<sub>CEO</sub> = 40 V (2N1483, 2N1485) = 55 V (2N1484, 2N1486)

#### ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
	STINBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fт	IC = 5 mA, VCE = 28 V	600	-	kHz
			35	100	2N1485
DC Forward-Current Transfer Ratio	hFE	IC = 750 mA, VCE = 4 V			2N1486
			20	60	2N1483
					2N1484
Saturated Switching Time:					
Turn-on	tON	I <sub>C</sub> = 750 mA	-	25	μs
Turn-off	tOFF	IC = 750 mA	-	25	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 137.

## Hometaxial-Base Silicon N-P-N Power Transistors

## JAN2N1487-JAN2N1490

JAN Electrical Specification: MIL-S-19500/208 Structure: Hometaxial-base Applications: Power-switching, amplifiers System Usage: Military Package: JEDEC TO-3 Maximum Ratings: P<sub>T</sub> = 75 W; V<sub>CEO</sub> = 40 V (2N1487, 2N1489) = 55 V (2N1488, 2N1490)

ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
CHARACTERISTIC	STNIBUL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product fT IC = 100 m/		IC = 100 mA, VCE = 12 V	500	-	kHz
			25	75	2N1489
DC Forward-Current Transfer Ratio	hFE	IC = 1.5 A, VCE = 4 V			2N1490
BC Torward-Current Transfer Matio		IC - 1.5 A, VCE - 4 V	15		2N1487
			10	73	2N1488
Saturated Switching Time:					
Turn-on	tON	IC = 1.5 A	_	25	μs
Turn-off	tOFF	IC = 1.5 A		25	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 139.

## JAN2N2015 JAN2N2016

## Hometaxial-Base Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/ 248 Structuer: Hometaxial-base Applications: Power-switching, amplifiers System Usage: Military Package: JEDEC TO-36 Maximum Ratings: PT = 150 W; VCEO = 50 V (2N2015) = 65 V (2N2016)

ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

	0/4/00/	TEAT CONDITIONS	LIN	AITS	
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fT	IC = 5 A, VCE = 4 V	800	-	kHz
DC Forward-Current Transfer Ratio	hFE	IC = 5 A, V <sub>CE</sub> = 4 V	15	50	
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = 5 A, IB = 0.5 A	-	1.25	v

For characteristics curves and test conditions, refer to published data for basic type in File No. 12.

## JAN2N3055 JANTX2N3055

## Hometaxial-Base Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/407 Structure: Hometaxial-base Applications: Power-switching, amplifiers System Usage: Military Package: JEDEC TO-3 Maximum Ratings: PT = 117 W; VCEO = 70 V

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIN	UNITS	
	STMBOL	TEST CONDITIONS	MIN.	MAX.	ONTS.
Gain-Bandwidth Product	fŢ	IC = 1 A, VCE = 4 V	800	_	kHz
DC Forward-Current Transfer Ratio	hFE	IC = 4 A, VCE = 4 V	20	-	
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = 4A, IB = 0.4 A	-	0.75	V
Second-Breakdown Collector Current: With base forward-biased	IS/b	V <sub>CE</sub> = 70 V, t = 1 s	1.67	_	A
Saturated Switching Time: Turn-on	tON	IC = 4 A	_	6	μs
Turn-off	tOFF	IC = 4 A	-	12	μs
Thermal-Cycling Rating		P <sub>T</sub> = 20 W, ∆T <sub>C</sub> = 50°C	3 x 10 <sup>5</sup>	-	Thermal Cycles

#### ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

For characteristics curves and test conditions, refer to published data for basic type in File No. 524.

## JAN2N3439, JAN2N3440 High-Voltage JANTX2N3439, JANTX2N3440 Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/368 Structure: Double-diffused epitaxial Applications: High-voltage amplifiers, inverters, regulators System Usage: Military Package: JEDEC TO-39 (2N3439S) or JEDEC TO-5 (2N3439L) Maximum Ratings: P<sub>T</sub> = 0.8 W; V<sub>CEO</sub> = 350 V (2N3439) = 250 V (2N3440)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LI	MITS	UNITS
	STINDUL		MIN.	MAX.	01113
Gain-Bandwidth Product	fŢ	IC = 10 mA, VCE = 10 V	15	-	MHz
DC Forward-Current Transfer Ratio	hFE	IC = 20 mA, VCE = 10 V	40	160	
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = 50 mA, IB = 4 mA		0.5	V
Second-Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	V <sub>CE</sub> = 200 V, t = 1 s	50	_	mA
Saturated Switching Time: Turn-on	tON	IC = 20 mA		1	μs
Turn-off	tOFF	I <sub>C</sub> = 20 mA	-	10	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 64.

## High-Voltage Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/369 Structure: Hometaxial-base Applications: High-voltage power switching, amplifiers System Usage: Military Package: JEDEC TO-66 Maximum Ratings: PT = 25 W; VCEO = 140 V

ELECTRICAL CHARACTERISTICS	, At Case Temperature	(T <sub>C</sub> ) = 25°C Unless Otherwise Specified
----------------------------	-----------------------	---

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LI	UNUTO		
CHARACTERISTIC	STIVIDUL		MIN.	MAX.	UNITS	
Gain-Bandwidth Product	fΤ	IC = 0.5 A, V <sub>CE</sub> = 4 V	400	-	kHz	
DC Forward-Current Transfer Ratio	hFE	IC = 0.5 A, VCE = 4 V	25	100		
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = 0.5 A, IB = 0.05A	-	1	v	
Second-Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	V <sub>CE</sub> = 30 V, t = 1 s	833	_	mA	
Saturated Switching Time: Turn-on	tON	IC = 0.5 A	_	8	μs	
Turn-off	tOFF	IC = 0.5 A	-	15	μs	
Thermal-Cycling Rating		P <sub>T</sub> = 4 W, ∆T <sub>C</sub> = 50°C	5 x 10 <sup>5</sup>	-	Therm Cycle	

For characteristics curves and test conditions, refer to published data for basic type in File No. 529.

## JAN2N3442

## High-Voltage Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/370 Structure: Hometaxial-base Applications: High-voltage power switching, amplifiers System Usage: Military Package: JEDEC TO-3 Maximum Ratings: PT = 117 W; V<sub>CEO</sub> = 140 V

ELECTRICAL CHARACTERISTICS,	6, At Case Temperature (T	C) = 25°C Unless Otherwise Specified
-----------------------------	---------------------------	--------------------------------------

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS		
			MIN.	MAX.	UNITS
Gain-Bandwidth Product	fŢ	I <sub>C</sub> = 3 A, V <sub>CE</sub> = 4 V	100	-	kHz
DC Forward-Current Transfer Ratio	hFE	IC = 3 A, VCE = 4 V	20	70	
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = 3 A, IB = 0.3 A	-	1	v
Second-Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	V <u>CE</u> ≥8 V, t = 1 s	1.5	_	A
Thermal-Cycling Rating		P <sub>T</sub> = 20 W, ∆ T <sub>C</sub> = 50°C	3 x 10 <sup>5</sup>	-	Therr

For characteristics curves and test conditions, refer to published data for basic type in File No. 528.

## JAN2N3584, JAN2N3585 JANTX2N3584, JANTX2N3585 JANTXV2N3584, JANTXV2N3585

## High-Voltage Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/384 Structure: Double-diffused epitaxial collector Applications: High-voltage amplifiers, inverters, regulators System Usage: Military Package: JEDEC TO-66 Maximum Ratings: PT = 35 W; V<sub>CEO</sub> = 250 V (2N3584)

= 300 V (2N3585)

ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS		ÚNUTO
			MIN.	MAX.	UNITS
Gain-Bandwidth Product	fT	I <sub>C</sub> = 0.2 A, V <sub>CE</sub> = 10 V	15	-	MHz
DC Forward-Current Transfer Ratio	hFE	I <sub>C</sub> = 1 A, V <sub>CE</sub> = 10 V	25	100	
Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)	I <sub>C</sub> = 1 A, I <sub>B</sub> = 0.125 A	-	0.75	V
Second-Breakdown Energy: With base reverse-biased	E <sub>S/b</sub>	I <sub>C</sub> = 2 A, L = 100 μH R <sub>BE</sub> = 20Ω	200	-	μJ
Second-Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	V <sub>CE</sub> = 100 V, t = 1 s	350	-	mA
Saturated Switching Time: Turn-on	tON	I <u>C</u> = 1 A	-	3	μs
Turn-off	tOFF	I <sub>C</sub> = 1 A	-	7	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 138.

## JAN2N3771, JAN2N3772 High-Current JANTX2N3771, JANTX2N3772 Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/413 Structure: Hometaxial-base Applications: Power-switching, amplifiers, inverters System Usage: Military Package: JEDEC TO-3 Maximum Ratings: PT = 150 W; V<sub>CEO</sub> = 40 V (2N3771) = 60 V (2N3772)

ELECTRICAL CHARACTERISTICS, At Case Temperature  $(T_C) = 25^{\circ}C$  Unless Otherwise Specified

	SYMBOL	TEST CONDITIONS			
CHARACTERISTIC			MIN.	MAX.	UNITS
Gain-Bandwidth Product	fT	I <sub>C</sub> = 1 A, V <sub>CE</sub> = 4 V	600	-	kHz
DC Forward-Current Transfer Ratio	hFE	Ic = 10 A, VcE = 4 V	15	60	2N3772
		IC = 15 A; VCE = 4V	15	60	2N3771
Second-Breakdown Energy: With base reverse-biased	E <sub>S/b</sub>	IC = 5 A, L = 40 mH, RBE = 100Ω	500	_	mJ
Second-Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	V <sub>CE</sub> = 60 V, t = 1 s	2.5	_	A
Saturated Switching Time:		2N3772 2N3771		2N3771 2N3772	
Turn-on	tON	IC = 10A IC = 15A	-	10 8	μs
Turn-off	tOFF	IC = 10 A IC = 15 A	-	12 10	μs
Thermal-Cycling Rating		P <sub>T</sub> = 20 W, △T <sub>C</sub> = 50°C	4 x 10 <sup>5</sup>	-	Thermal Cycles

For characteristics curves and test conditions, refer to published data for basic type in File No. 525.
# JAN2N5038, JAN2N5039 High-Speed JANTX2N5038, JANTX2N5039 Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/439 Structure: Multiple-emitter sites, double-diffused

epitaxial collector

System Usage: Military Package: JEDEC TO-3 Maximum Ratings: PT = 140 W; VCEO = 90 V (2N5038) = 75 V (2N5039)

Applications: Switching regulators, inverters, amplifiers

ELECTRICAL CHARACTERISTICS, At Case Temperature  $(T_C) = 25^{\circ}C$  Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIN	1ITS	UNITE
	STIVIBUL		MIN.	MAX.	UNITS
Gain-Bandwidth Product	fT	I <sub>C</sub> = 2 A, V <sub>CE</sub> = 10 V	60	-	MHz
DC Forward-Current Transfer Ratio	hFE	IC = 12 A, VCE = 5 V	20	-	2N5038
bor ofward-current fransier france		I <sub>C</sub> = 10 A, V <sub>CE</sub> = 5 V	20	-	2N5039
Second-Breakdown Energy: With base reverse-biased	E <sub>S/b</sub>	IC = 12 A, L = 180 μH, R <sub>BE</sub> = 20Ω	13	-	mJ
Second Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	V <sub>CE</sub> = 45 V, t = 1 s	0.9	-	А
Saturated Switching Time: Turn-on	tON	IC = 12 A	_	0.5	μs
Turn-off	tOFF	IC=12 A	-	2	μs
Thermal-Cycling Rating		P <sub>T</sub> = 20 W, ∆T <sub>C</sub> = 50°C	4 x 10 <sup>5</sup>	-	Thermal Cycles

For characteristics curves and test conditions, refer to published data for basic type in File No. 367.

### JAN2N5415, JAN2N5416 High-Voltage JANTX2N5415, JANTX2N5416 Silicon P-N-P Power Transistors

JAN Electrical Specification: MIL-S-19500/485 Structure: Double-diffused epitaxial Applications: High-voltage amplifiers, inverters, regulators System Usage: Military Package: JEDEC TO-5 Maximum Ratings: PT = 0.75 W; VCEO = -200 V (2N5415) = -300 V (2N5416)

ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIN	UNITS	
	STINDUL		MIN.	MAX.	
Gain-Bandwidth Product	fT	IC = -10 mA, VCE= -10 V	15	-	MHz
DC Forward-Current Transfer Ratio	hFE	IC = -50 mA, VCE = -10 V	30	120	
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = -50 mA, IB = -5 mA	-	-2	v
Second-Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	VCE =100V, t = 1 s	-100	_	mA
Saturated Switching Time: Turn-on	tON	IC = -50 mA	_	1	μs
Turn-off	tOFF	IC = -50 mA		10	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 336.

### JAN2N5671, JAN2N5672 High-Speed JANTX2N5671, JANTX2N5672 Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/488 Structure: Double-diffused epitaxial collector Applications: Switching regulators, amplifiers System Usage: Military Package: JEDEC TO-3 Maximum Ratings: PT = 140 W; VCEO = 90 V (2N5671) = 120 V (2N5672)

ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

	0)(410.01	TERT CONDITIONS	LI	UNITS	
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fŢ	I <sub>C</sub> = 2 A, V <sub>CE</sub> = 10 V	50	-	MHz
DC Forward-Current Transfer Ratio	hFE	IC = 15 A, VCE = 2 V	20	100	
Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)	I <sub>C</sub> = 15 A, I <sub>B</sub> = 1.2 A	-	0.75	V
Second-Breakdown Energy: With base reverse-biased	E <sub>S/b</sub>	IC = 15 A, L = 180 μH R <sub>BE</sub> = 20Ω	20	-	mJ
Second-Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	V <sub>CE</sub> = 45 V, t = 1 s	0.9	-	A
Saturated Switching Time: Turn-on	tON	IC = 15 A	-	0.5	μs
Turn-off	tOFF	IC = 15 A	-	2	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 383.

# JAN2N5838–JAN2N5840 High-Voltage JANTX2N5838–JANTX2N5840 Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/487 Structure: Double-diffused, epitaxial-base Applications: High-voltage switching regulators, inverters System Usage: Military Package: JEDEC TO-3 Maximum Ratings: PT = 100 W; V<sub>CEO</sub> = 250 V (2N5838) = 275 V (2N5839) = 350 V (2N5840)

ELECTRICAL CHARACTERISTICS, At Case Temperature  $(T_C) = 25^{\circ}C$  Unless Otherwise Specified

		TEAT CONDITIONS	LIM		
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Procuct	fT	IC = 0.2 A, VCE = 10 V	5	-	MHz
DC Forward-Current Transfer Ratio	hFE	I <sub>C</sub> = 2 A, V <sub>CE</sub> = 3 V	10	50	2N5840 2N5839
		IC = 3 A, VCE = 2 V	8	40	2N5838
Second-Breakdown Energy: With base reverse-biased	ES/b	Ic = 3 A, L = 100 μH R <sub>BE</sub> = 50Ω	0.45	-	mJ
Second-Breakdown Collector Current: With base forward-biased	IS/b	V <sub>CE</sub> = 40 V, t = 1 s	2.5	-	А
Saturated Switching Time: Turn-on	tON	IC = 2 A	_	1.75	μs
Turn-off	tOFF	I <sub>C</sub> = 2 A	-	4.5	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 410.

### JAN2N6211-JAN2N6213 High-Voltage JANTX2N6211-JANTX2N6213 Silicon P-N-P Power Transistors

JAN Electrical Specification: MIL-S-19500/461 Structure: Double-diffused epitaxial collector Applications: High-voltage amplifiers, inverters, regulators System Usage: Military Package: JEDEC TO-66 Maximum Ratings: P<sub>T</sub> = 35 W; V<sub>CEO</sub> = 225 V (2N6211) = 300 V (2N6212) = 350 V (2N6213)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIM	UNITS	
CHARACTERISTIC	STINBUL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fT	I <sub>C</sub> = -0.2 A, V <sub>CE</sub> = -10 V	. 20	· _	MHz
		$I_{C} = -1 A, V_{CE} = -4 V$	10	100	2N6213
DC Forward-Current Transfer Ratio	hFE	IC = -1 A, VCE = -3.2 V	10	100	2N6212
		IC = -1 A, VCE = -2.8 V	10	100	2N6211
Second-Breakdown Collector Current:					
With base forward-biased	I <sub>S/b</sub>	V <sub>CE</sub> = -40 V, t = 1 s	-0.875	-	А
Saturated Switching Time:					
Turn-on	tON	I <sub>C</sub> = -1 A	-	0.6	μs
Turn-off	tOFF	IC = -1 A	-	3.1	μs
Thermal-Cycling Rating		P <sub>T</sub> = 2 W, △T <sub>C</sub> = 50°C	7 x 105	-	Thermal
					Cycles

ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

For characteristics curves and test conditions, refer to published data for basic type in File No. 507.

2N3054

Structure: Planar, Double-diffused epitaxial collector Applications: Small-signal and medium-power general usage System Usage: NASA SATURN Package: JEDEC TO-39 (2N2102S) or JEDEC TO-5 (2N2102L) Maximum Ratings: V<sub>CEO</sub> = 65 V, P<sub>T</sub> = 1 W

### ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
			MIN.	MAX.	
Gain-Bandwidth Product	fŢ	I <sub>C</sub> = 50 mA, V <sub>CE</sub> = 10 V	120	-	MHz
DC Forward-Current Transfer Ratio	hFE	IC = 150 mA, VCE = 10 V	40	-	
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = 150 mA, IB = 15 mA	_	1.5	V

For characteristics curves and test conditions, refer to published data for basic type in File No. 106.

# Hometaxial-Base Silicon N-P-N Power Transistor

Structure: Hometaxial-base Applications: Power-switching, amplifiers System Usage: Military Package: JEDEC TO-66 Maximum Ratings: V<sub>CEO</sub> = 55 V, P<sub>T</sub> = 25 W

#### ELECTRICAL CHARACTERISTICS, At Case Temperature $(T_C) = 25^{\circ}C$ Unless Otherwise Specified

		TEAT CONDITIONS	LIMITS		UNITS
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	
Gain-Bandwidth Product	fT	I <sub>C</sub> = 0.2 A, V <sub>CE</sub> = 4 V	800	-	kHz
DC Forward-Current Transfer Ratio	hFE	IC = 0.5 A, VCE = 4 V	25	-	
Collector-to-Emitter Saturation Voltage	VCE(sat)	I <sub>C</sub> = 0.5 A, I <sub>B</sub> = 0.05 A	-	1	V
Second-Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	V <sub>CE</sub> = 55 V, t = 1 s	0.455	-	А
Thermal-Cycling Rating		P <sub>T</sub> = 4 W, ∆T <sub>C</sub> = 50°C	5 × 10 <sup>5</sup>	-	Thermal Cycles

For characteristics curves and test conditions, refer to published data for basic type in File No. 527.

Structure: Double-diffused epitaxial collector Applications: High-speed switching, amplifiers, inverters System Usage: Minuteman, SRAM Package: Radial, hermetic Maximum Ratings: VCED = 90 V, PT = 84 W

### ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

CHARACTERISTIC	0)//// 0.1	TEST CONDITIONS	LI	UNITS	
	SYMBOL		MIN.	MAX.	UNITS
Gain-Bandwidth Product	fΤ	I <sub>C</sub> = 3 A, V <sub>CE</sub> = 10 V	20	-	MHz
DC Forward-Current Transfer Ratio	hFE	I <sub>C</sub> = 15 A, V <sub>CE</sub> = 3 V	25	-	
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = 15 A, IB = 1.2 A	-	0.75	V
Second-Breakdown Energy: With base reverse-biased	E <sub>S/b</sub>	I <sub>C</sub> = 10 A, L = 40 μH R <sub>BE</sub> = 20Ω	2	-	mJ
Second-Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	VCE = 75 V, t = 250 μs	350	-	А
Saturated Switching Time: Turn-on	tON	I <sub>C</sub> = 15 A	_	0.5	μs
Turn-off	tOFF	IC = 15 A		2	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 54.

### 2N3265

# High-Power, High-Speed, High-Current Silicon N-P-N Power Transistor

Structure: Double-diffused epitaxial collector Applications: High-speed switching, amplifiers, inverters System Usage: Minuteman, SRAM Package: JEDEC TO-63 Maximum Ratings: VCEO = 90 V, PT = 125 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

	0)////	TERT CONDITIONS	LIP	UNITS	
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	
Gain-Bandwidth Product	fT	I <sub>C</sub> = 3 A, V <sub>CE</sub> = 10 V	20	-	MHz
DC Forward-Current Transfer Ratio	hFE	I <sub>C</sub> = 15 A, V <sub>CE</sub> = 3 V	25	-	
Collector-to-Emitter Saturation Voltage	VCE(sat)	I <sub>C</sub> = 15 A, I <sub>B</sub> = 1.2 A	-	0.75	V
Second-Breakdown Energy: With base reverse-biased	E <sub>S/b</sub>	IC = 10 A, L = 40 μH R <sub>BE</sub> = 20Ω	2	-	mJ
Second Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	VCE = 75 V, t =250 μs	350	-	mA
Saturated Switching Time: Turn-on	tON	I <sub>C</sub> = 15 A	_	0.5	μs
Turn-off	tOFF	I <sub>C</sub> = 15 A	-	2	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 54.

Structure: Hometaxial-base Applications: High-voltage inverters, amplifiers, hammer drivers System Usage: URING Package: JEDEC TO-3 Maximum Ratings: V<sub>CEO</sub> = 140 V, P<sub>T</sub> = 150 W

### ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

CHARACTERISTIC	0)/00001	TENT CONDITIONS	LIN	UNITS	
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	01113
Gain-Bandwidth Product	fT	IC = 1 A, VCE = 4 V	200	-	kHz
DC Forward-Current Transfer Ratio	hFE	IC = 8 A, VCE = 4 V	15	_	
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = 8 A, IB = 0.8 A	-	1.4	V
Second-Breakdown Energy: With base reverse-biased	E <sub>S/b</sub>	I <sub>C</sub> = 2.5 A, L = 40 mH R <sub>BE</sub> = 100Ω	0.125	_	J
Second-Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	V <sub>CE</sub> = 100 V, t = 1 s	1.5	_	А
Thermal-Cycling Rating		P <sub>T</sub> ≈ 20 W, ∆T <sub>C</sub> = 50°C	4 x 10 <sup>5</sup>	-	Thermal Cycles

For characteristics curves and test conditions, refer to published data for basic type in File No. 526.

# High-Current, High-Speed Silicon N-P-N Power Transistor

Structure: Double-diffused epitaxial collector Applications: High-current, high-speed switching System Usage: Military Package: JEDEC TO-66 Maximum Ratings: V<sub>CEO</sub> = 75 V, P<sub>T</sub> = 35 W

2N3879

ELECTRICAL CHARACTERISTICS, At Case Temperature  $(T_C) = 25^{\circ}C$  Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIN	LIMITS		
	STINDUL	TEST CONDITIONS	MIN.	MAX.	UNITS	
Gain-Bandwidth Product	fT	I <sub>C</sub> = 0.5 A, V <sub>CE</sub> = 10 V	60	_	MHz	
DC Forward-Current Transfer Ratio	hFE	IC = 4 A, VCE = 5 V	20	-		
Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)	IC = 4 A, IB = 0.4 A	-	1.2	v	
Second-Breakdown Energy: With base reverse-biased	E <sub>S/b</sub>	IC = 4 A, L = 125 μH RBE = 50Ω	1	-	mJ	
Second-Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	V <sub>CE</sub> = 40 V, t = 1 s	500	-	mA	
Saturated Switching Time: Turn-on	tON	IC = 4 A	_	440	ns	
Turn-off	tOFF	IC = 4 A	-	1200	ns	

For characteristics curves and test conditions, refer to published data for basic type in File No. 299.

# Medium-Power Silicon P-N-P Power Transistor

Structure: Planar, double-diffused epitaxial collector Applications: Small-signal, medium-power amplifiers System Usage: Military

Package: JEDEC TO-39 (2N4036S) or JEDEC TO-5 (2N4036L) Maximum Ratings:  $V_{CEO} = -65 V$ ,  $P_T = 1 W$ 

### ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS		UNITS	
CHARACTERISTIC	STINBUL	TEST CONDITIONS	MIN.	MAX.	UNITS	
Gain-Bandwidth Product	fT	I <sub>C</sub> = -50 mA, V <sub>CE</sub> = -10 V	60	-	MHz	
DC Forward-Current Transfer Ratio	hFE	I <sub>C</sub> = -150 mA, V <sub>CE</sub> = -10 V	40	-		
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = -150 mA, IB = -15 mA	-	-0.65	V	
Saturated Switching Time:						
Turn-on	tON	I <sub>C</sub> = -150 mA	-	110	ns	
Turn-off	tOFF	IC = -150 mA	-	700	ns	

For characteristics curves and test conditions, refer to published data for basic type in File No. 216.

### High-Voltage, High-Power Silicon N-P-N Power Transistor

### 2N5240

Structure: Double-diffused epitaxial collector Applications: Series regulators, power amplifiers System Usage: Military Package: JEDEC TO-3 Maximum Ratings: V<sub>CEO</sub> = 300 V, P<sub>T</sub> = 100 W

#### ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LI	LIMITS	
	STINDUL		MIN.	MAX.	UNITS
Gain-Bandwidth Product	fT	I <sub>C</sub> = 0.2 A, V <sub>CE</sub> = 10 V	5	-	MHz
DC Forward-Current Transfer Ratio	hFE	I <sub>C</sub> = 2 A, V <sub>CE</sub> = 10 V	20	-	
Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)	I <sub>C</sub> = 2 A, I <sub>B</sub> = 0.25 A	-	2.5	V
Second-Breakdown Energy: With base reverse-biased	E <sub>S/b</sub>	IC = 4 A, L = 0.2 mH R <sub>BE</sub> = 50Ω	1.6	-	mJ
Second-Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	V <sub>CE</sub> = 150 V, t = 1 s	0.67	-	А

For characteristics curves and test conditions, refer to published data for basic type in File No. 321.

 $\begin{array}{l} Structure: \mbox{ Double-diffused epitaxial} \\ Applications: \mbox{ Core drivers, high-speed amplifiers} \\ System \mbox{ Usage: AEGIS} \\ Package: \mbox{ Low-profile TO-39} \\ Maximum \mbox{ Ratings: } V_{CEO} = 50 \mbox{ V, P}_{T} = 1 \mbox{ W} \\ \end{array}$ 

### ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

CHARACTERISTIC		TEST CONDITIONS	LIN	NITS	UNITS
	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fT	IC = 50 mA, VCE = 10 V	250	_	MHz
DC Forward-Current Transfer Ratio	hFE	IC = 1 A, VCE = 1 V	25	-	
Collector-to-Emitter Saturation Voltage	VCE(sat)	I <sub>C</sub> = 1 A, I <sub>B</sub> = 0.1 A	-	0.8	V
Saturated Switching Time: Turn-on	tON	IC = 1 A	-	30	ns
Turn-off	tOFF	I <sub>C</sub> = 1 A	-	60	ns

For characteristics curves and test conditions, refer to published data for basic type in File No. 313.

# High-Speed Silicon N-P-N Power Transistor

### 2N5320

Structure: Double-diffused epitaxial collector Applications: Small-signal and medium-power amplifiers System Usage: Military Package: JEDEC TO-39 (2N5320S) or JEDEC TO-5 (2N5320L) Maximum Ratings: V<sub>CEO</sub> = 75 V, P<sub>T</sub> = 1 W

#### ELECTRICAL CHARACTERISTICS, At Case Temperature $(T_C) = 25^{\circ}C$ Unless Otherwise Specified

CHARACTERISTIC	0/00001	TEAT CONDITIONS	LIMITS		UNITS
	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fT	IC = 50 mA, VCE = 4 V	50	-	MHz
DC Forward-Current Transfer Ratio	hFE	IC = 500 mA, VCE = 4 V	30	-	
Collector-to-Emitter Saturation Voltage	VCE(sat)	I <sub>C</sub> = 500 mA, I <sub>B</sub> = 50 mA	-	0.5	v
Saturated Switching Time: Turn-on	tON	IC = 500 mA	-	80	ns
Turn-off	tOFF	IC = 500 mA	-	800	ns

For characteristics curves and test conditions, refer to published data for basic type in File No. 325.

Structure: Double-diffused epitaxial collector Applications: Small-signal, medium-power amplifiers System Usage: Military Package: JEDEC TO-39 (2N5322S) or JEDEC TO-5 (2N5322L) Maximum Ratings: V<sub>CEO</sub> = -75 V, P<sub>T</sub> = 1 W

### ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

CHARACTERISTIC	CVMDO1	TEST CONDITIONS	LIM	UNITS	
	SYMBOL	TEST CONDITIONS	MIN.	MAX.	01113
Gain-Bandwidth Product	fŢ	I <sub>C</sub> = -50 mA, V <sub>CE</sub> = -4 V	50	-	MHz
DC Forward-Current Transfer Ratio	hFE	IC = -500 mA, VCE = -4 V	30	-	
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = -500 mA, IB = -50 mA	-	-0.7	V
Saturated Switching Time: Turn-on	tON	I <sub>C</sub> = -500 mA	_	100	ns
Turn-off	tOFF	IC = -500 mA	-	1000	ns

For characteristics curves and test conditions, refer to published data for basic type in File No. 325.

### 2N5578

# High-Current, High-Power Silicon N-P-N Power Transistor

Structure: Multiple-emitter sites, hometaxial-base Applications: High-current, high-power amplifiers and switching System Usage: TOW, Sonobuoy Package: JEDEC TO-3 with 0.060-inch-diameter pins Maximum Ratings: V<sub>CEO</sub> = 70 V, P<sub>T</sub> = 300 W

#### ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEET CONDITIONS	LIMITS		
	STINBUL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fŢ	I <sub>C</sub> = 10 A, V <sub>CE</sub> = 4 V	400	-	kHz
DC Forward-Current Transfer Ratio	hFE	IC = 40 A, VCE = 4 V	10	-	
Collector-to-Emitter Saturation Voltage	VCE(sat)	I <sub>C</sub> = 40 A, I <sub>B</sub> = 4 A	-	1.5	V
Second-Breakdown Energy: With base reverse-biased	E <sub>S/b</sub>	I <sub>C</sub> = 7A, L = 33 mH R <sub>BE</sub> = 10Ω	0.8	-	J
Second-Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	V <sub>CE</sub> = 25 V, t = 1 s	12	-	A

For characteristics curves and test conditions, refer to published data for basic type in File No. 359.

Structure: Epitaxial-base Applications: Medium-power switching and amplifiers System Usage: Military Package: JEDEC TO-5 Maximum Ratings: V<sub>CEO</sub> = -65 V, P<sub>T</sub> = 1 W

### ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

CHARACTERISTIC	0/4/001	TEAT CONDITIONS	LIMITS		LINUTO
	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fт	I <sub>C</sub> = -0.1 A, V <sub>CE</sub> = -2 V	8	-	MHz
DC Forward-Current Transfer Ratio	hFE	I <sub>C</sub> = -1 A, V <sub>CE</sub> = -2 V	20	-	
Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)	IC = - 1 A, IB = -0.1 A	-	-0.5	V
Saturated Switching Time: Turn-on	tON	Ic = -1 A	_	0.5	μs
Turn-off	tOFF	IC = -1 A	_	2.5	μs μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 413.

# Hometaxial-Base Silicon N-P-N Power Transistor

### 2N5784

Structure: Hometaxial-base Applications: Medium-power switching, amplifiers System Usage: Military Package: JEDEC TO-5 Maximum Ratings: V<sub>CEO</sub> = 65 V, P<sub>T</sub> = 1 W

### ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

	0/4/001	TEAT CONDITIONS	LIMITS		
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fT	IC = 0.1 A, VCE = 2 V	1	-	MHz
DC Forward-Current Transfer Ratio	hFE	I <sub>C</sub> = 1 A, V <sub>CE</sub> = 2 V	20	-	
Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)	IC = 1 A, IB = 0.1 A	-	0.5	V
Saturated Switching Time: Turn-on	tON	I <sub>C</sub> = 1A	_	5	μs
Turn-off	tOFF	I <sub>C</sub> = 1A	-	15	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 413.

Structure: Epitaxial-base Applications: Power-switching, amplifiers System Usage: Military Package: JEDEC TO-66 Maximum Ratings: V<sub>CEO</sub> = -80 V, P<sub>T</sub> = 40 W

### ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

CHARACTERISTIC	CVMDOI	TEAT CONDITIONS	LIMITS		UNITS
	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fŢ	I <sub>C</sub> = -1 A, V <sub>CE</sub> = -4 V	5	-	MHz
DC Forward-Current Transfer Ratio	hFE	I <sub>C</sub> = -2 A, V <sub>CE</sub> = -4 V	20		
Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)	I <sub>C</sub> = -2 A, I <sub>B</sub> = -0.2 A	-	-1	V

For characteristics curves and test conditions refer to published data for basic type in File No. 675.

### 2N6033

# High-Current, High-Speed, High-Power Silicon N-P-N Power Transistor

Structure: Double-diffused epitaxial collector Applications: High-current, fast switching System Usage: SAFEGUARD Package: JEDEC T0-3 with 0.060-inch-diameter pins Maximum Ratings: V<sub>CEO</sub> = 120 V, P<sub>T</sub> = 140 W

#### ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIM	UNITS	
CHARACTERISTIC	STIVIDUL		MIN.	MAX.	01113
Gain-Bandwidth Product	fŢ	I <sub>C</sub> = 2 A, V <sub>CE</sub> = 10 V	50	-	MHz
DC Forward-Current Transfer Ratio	hFE	I <sub>C</sub> = 40 A, V <sub>CE</sub> = 2 V	10	-	
Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)	I <sub>C</sub> = 40 A, I <sub>B</sub> = 4 A	-	1	· V
Second-Breakdown Energy: With base reverse-biased	E <sub>S/b</sub>	I <sub>C</sub> = 20 A, L = 310 μH R <sub>BE</sub> = 5Ω	62	_	mJ
Second-Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	V <sub>CE</sub> = 40 V, t = 1 s	0.9	_	А
Saturated Switching Time: Turn-on	tON	I <sub>C</sub> = 40 A	_	1	μs
Turn-off	tOFF	I <u>C</u> = 40 A	-	2	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 462.

# Darlington Silicon N-P-N Power Transistor

Structure: Monolithic, epitaxial-base Applications: Power-switching, amplifiers, hammer drivers System Usage: Military Package: JEDEC TO-3 Maximum Ratings: V<sub>CEO</sub> = 80 V, P<sub>T</sub> = 100 W

#### ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		AITS	UNITŠ
			MIN.	MAX.	
Gain-Bandwidth Product	fт	I <sub>C</sub> = 3 A, V <sub>CE</sub> = 3 V	4	_	MHz
DC Forward-Current Transfer Ratio	hFE	I <sub>C</sub> = 4 A, V <sub>CE</sub> = 3 V	750	-	
Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)	IC = 4 A, IB = 16 mA	-	2	v
Second-Breakdown Energy: With base reverse-biased	E <sub>S/b</sub>	I <sub>C</sub> = 5 A, L = 12 mH R <sub>BE</sub> = 100Ω	150	-	mJ
Second-Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	V <sub>CE</sub> = 40 V, t = 1 s	2	_	А
Thermal-Cycling Rating		P <sub>T</sub> = 10 W, ∆T <sub>C</sub> = 50°C	8 × 10 <sup>5</sup>	_	Thermal Cycles

For characteristics curves and test conditions, refer to published data for basic type in File No. 563.

### 2N6079

### High-Voltage, High-Power Silicon N-P-N Power Transistor

Structure: Multiple-emitter sites, double-diffused epitaxial Applications: High-voltage inverters System Usage: SAFEGUARD Package: JEDEC TO-66 Maximum Ratings: V<sub>CEO</sub> = 350 V, P<sub>T</sub> = 45 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>)=25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
	STINBUL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fŢ	I <sub>C</sub> = 0.2 A, V <sub>CE</sub> = 10 V	1	-	MHz
DC Forward-Current Transfer Ratio	hFE	IC = 1.2 A, VCE = 1 V	12	-	
Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)	I <sub>C</sub> = 1.2 A, I <sub>B</sub> = 0.2 A	-	0.5	v
Second-Breakdown Energy: With base reverse-biased	E <sub>S/b</sub>	I <sub>C</sub> = 3 A, L = 100 μH R <sub>BE</sub> = 50Ω	0.45	-	mJ
Second-Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	V <sub>CE</sub> = 50 V, t = 1 s	0.9	-	А

For characteristics curves and test conditions, refer to published data for basic type in File No. 492.

Structure: Epitaxial-base Applications: Power-switching System Usage: Military Package: JEDEC TO-3 Maximum Ratings: V<sub>CEO</sub> = -100 V, P<sub>T</sub> = 125 W

### ELECTRICAL CHARACTERISTICS, At Case Temperature $(T_C) = 25^{\circ}C$ Unless Otherwise Specified

CHARACTERISTIC	0////00/	TEST CONDITIONS	LIM	UNITS	
	SYMBOL	TEST CONDITIONS	MIN.	MAX.	
Gain-Bandwidth Product	fT	IC = -1 A, VCE = -4 V	10	_	MHz
DC Forward-Current Transfer Ratio	hFE	IC = -5 A, VCE = -4 V	20	-	
Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)	IC = -5 A, IB = -0.5 A	-	-1.3	V
Second-Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	VCE = -42 V, t = 1 s	-1.25		A
Thermal-Cycling Rating		P <sub>T</sub> = 10 W, ∆T <sub>C</sub> = 50°	1.5 x 106	-	Therma Cycles

For characteristics curves and test conditions, refer to published data for basic type in File No. 541.

### 2N6251

### High-Voltage Silicon N-P-N Power Transistor

Structure: Multiple-epitaxial Applications: High-voltage inverters System Usage: MARK-48, P-3-C Package: JEDEC TO-3 Maximum Ratings: V<sub>CEO</sub> = 350 V, P<sub>T</sub> = 175 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TERT CONDITIONS	LIM	UNITS	
CHARACTERISTIC	STIVIBUL	TEST CONDITIONS	MIN.	MAX.	01113
Gain-Bandwidth Product	fT	I <sub>C</sub> = 1 A, V <sub>CE</sub> = 10 V	2.5	-	MHz
DC Forward-Current Transfer Ratio	hFE	I <sub>C</sub> = 10 A, V <sub>CE</sub> = 3 V	6	-	
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = 10 A, IB = 1.67 A	-	1.5	V
Second-Breakdown Energy: With base reverse-biased	E <sub>S/b</sub>	I <sub>C</sub> = 10 A, L = 50 μH R <sub>BE</sub> = 100Ω	2.5	-	mJ
Second-Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	V <sub>CE</sub> = 30 V, t = 1 s	5.8	_	A
Thermal-Cycling Rating		P <sub>T</sub> = 20 W, ∆T <sub>C</sub> = 50°C	2 × 105	-	Thermal Cycles

For characteristics curves and test conditions, refer to published data for basic type in File No. 523.

### **Darlington** Silicon N-P-N Power Transistor

Structure: Monolithic, epitaxial-base Applications: Power-switching, amplifiers, hammer drivers System Usage: Military Package: JEDEC TO-3 Maximum Ratings: V<sub>CEO</sub> = 80 V, P<sub>T</sub> = 100 W

### ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C Unless Otherwise Specified

CHARACTERISTIC	0/440.01	TERT CONDITIONS	LIM	I		
CHARACTERISTIC	SYMBOL TEST CONDITIONS		MIN. MAX.		UNITS	
Gain-Bandwidth Product	fŢ	IC = 1 A, VCE = 5 V	20	_	MHz	
DC Forward-Current Transfer Ratio	hFE	IC = 5 A, VCE = 3 V	1000	-		
Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)	IC = 5 A, IB = 0.01 A	-	2	V	
Second-Breakdown Energy: With base reverse-biased	E <sub>S/b</sub>	IC = 4.5 A, L = 12 mH RBE = 100Ω	120	-	mJ	
Second-Breakdown Collector Current: With base forward-biased	I <sub>S/b</sub>	V <sub>CE</sub> = 75 V, t = 1 s	0.22	_	A	
Thermal-Cycling Rating		P <sub>T</sub> = 10 W, ∆T <sub>C</sub> = 50°C	8 x 10 <sup>5</sup>	-	Therma Cycles	

For characteristics curves and test conditions, refer to published data for basic type in File No. 609.

### 2N6479 2N6481 2N6480 2N6482

### Radiation-Hardened Silicon N-P-N Power Transistor

Epitaxial-Planar Types for Aerospace and Military Applications Rated for Operation in Radiation Environments with Neutron Fluence Levels to 1 x 10<sup>14</sup> Neutrons/cm<sup>2</sup> and Gamma Exposure up to 1x10<sup>8</sup> Rad (Si)/s

### **ELECTRICAL CHARACTERISTICS**, At Case Temperature $(T_C) = 25^{\circ}C$ **PRE-RADIATION**

			TEST CON			DITIONS			LIMITS				
	CHARACTERISTIC	SYMBOL	VOLTAGE V dc			C	CURRENT A dc		2N6479 2N6481		2N6480 2N6482		UNITS
			V <sub>CB</sub>	VCE	VEB	١E	ΙB	IC_	MIN.	MAX.	MIN.	MAX.	
	Collector Cutoff Current: With emitter open	Ісво	100						1	1	1	1	mA
*	With base-emitter junction reverse-biased	ICEV		100	0				-	1	-	1	mA
*	At T <sub>C</sub> = 100 <sup>o</sup> C			60	0				-	1	-	1	
*	Emitter Cutoff Current	<sup>1</sup> EBO			6				-	2	1	2	mA
	Emitter-to-Base Voltage	V <sub>EBO</sub>				0.002			6	-	6	-	v
*	Collector-to-Emitter Sustaining Voltage: With base open	V <sub>CEO</sub> (sus)						0.2 <sup>a</sup>	60	-	80	-	v
	With external base-to- emitter resistance (R <sub>BE</sub> ) = 100 Ω	VCER(sus)						0.2 <sup>b</sup>	80		100	_	v
*	Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)					1.2	12 <sup>a</sup>	-	0.75	-	0.75	v
*	Base-to-Emitter Saturation Voltage	V <sub>BE</sub> (sat)					1.2	12 <sup>a</sup>	-	1.5		1.5	v
*	DC Forward Current Transfer Ratio	hFE		2				12 <sup>a</sup>	20	300	20	300	
	Second Breakdown Collector Current: With base forward- biased, t = 1 s	IS/b		12					7.3	-	7.3	_	А
*	Saturated Switching Time												
	Rise Storage Fall	t <sub>r</sub> t <sub>s</sub> t <sub>f</sub>		V <sub>CC</sub> = 30			1.2 <sup>c</sup> 1.2 <sup>c</sup> 1.2 <sup>c</sup>	12 12 12		400 800 200	-	400 800 200	ns
*	Magnitude of Common Emitter Small-Signal Short Circuit Forward Current Transfer Ratio (f = 10 MHz)	hfe		5				1	10		10		
									2N64 2N64		2N6 2N6		
	Thermal Resistance (Junction-to-Case)	<sup>R</sup> θJC		10				5		2		1.5	°C/W

\* In accordance with JEDEC registration data format JS-6 RDF-1.

<sup>a</sup> Pulsed; pulse duration  $\leq$  350 µs, duty factor  $\leq$  2%.

c I<sub>B1</sub> = I<sub>B2</sub>

### POST-NEUTRON-RADIATION ELECTRICAL CHARACTERISTICS AFTER EXPOSURE TO 5 x 10<sup>13</sup> NEUTRONS/cm<sup>2</sup> (1 MeV equiv.), At Case Temperature ( $T_C$ ) = 25°C

			TEST	CONDIT	IONS	-	LIN	IITS	
CHARACTERISTIC	CHARACTERISTIC SYMBOL		VOLTAGE V dc			CURRENT A dc		For all Types	
		VCE	VBE	VEB	'c	Ι <sub>Β</sub>	MIN.	MAX.	
* Collector Cutoff Current: With base-emitter junction reverse-biased	ICEV	100	0				-	1.2	mA
* Emitter Cutoff Current	IEBO			5			-	2.2	mA
* Collector-to-Emitter Sustaining Voltage: With base open	VCEO(sus)				0.2 0.2	0.05 0.05	80p		v
* Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)				7 <sup>a</sup>	1.4	-	1.5	v
* Base-to-Emitter Saturation Voltage	V <sub>BE</sub> (sat)				7 <sup>a</sup>	1.4	-	1.5	v
* DC Forward Current Transfer Ratio	hFE	5			7 <sup>a</sup>		12	-	
Magnitude of Common Emitter, Small-Signal Short Circuit Forward Current Transfer Ratio (f = 10 MHz)	h <sub>fe</sub>	5			1		10	_	
* Damage Constant	ĸ▲						-	9 × 10 <sup>-16</sup>	

\* In accordance with JEDEC registration data format JS-6 RDF-1.

a Pulsed; pulse duration  $\leq$  350  $\mu$ s, duty factor  $\leq$  2%.

b For types 2N6480, 2N6482.

<sup>c</sup> For types 2N6479, 2N6481.

Damage constant K =



Where hFE1 = Beta prior to exposure

 <sup>h</sup>FE<sup>2</sup>/<sub>2</sub> = Beta after exposure
φ = Neutron fluence (1 MeV equiv.) Knowing K, h<sub>FE2</sub> may be calculated for other

fluences using the relationship: 1 h<sub>FE</sub>,

$$k_{\phi} + \frac{1}{h_{FE_1}}$$

### TYPICAL CHARACTERISTIC DURING GAMMA EXPOSURE FOR DOSE RATES OF LESS THAN 1 x 10<sup>8</sup> RAD(Si)/sec

		TEST CO	NDITIONS	LIMITS	UNITS	
CHARACTERISTIC	SYMBOL	VOLTAG	iE – V dc	For all Types		
		v <sub>CB</sub>	V <sub>BE</sub>	TYPICAL		
Collector-to-Base Charge Generation Constant	(C)	20	0	5×10 <sup>-8</sup>	Coulomb Rad	

The charge generated in the depletion region of a transistor is proportional to the volume of the depletion region, the total dose, and the energy of the gamma radiation.

The primary base-collector photo current  $[I_{pp(base)}] = (C)\dot{\gamma}$ , where  $\dot{\gamma}$  is the gamma dose rate in Rad(Si)/s.

# Solid State Division

# **Power Transistors Application Notes**

AN-6071

# **Evaluation of Hermeticity of** Aluminum TO-3 Packages Under Thermal-Cycling Conditions (Reliability Report)

A program that continually upgrades product and develops meaningful rating systems is a requirement in the power-semiconductor business. RCA's program has played a major role in the development of products and has led to the specification of IS/b, ES/b, and thermal-cycling ratings. RCA's experience in determining the thermal-cycling ratings of power transistors has shown that package material and assembly systems must be looked at very carefully from a thermal-fatigue viewpoint. This report evaluates the thermal capabilities of our competitors' aluminum TO-3 package with soldered-in leads against the RCA steel TO-3 package with glass-sealed leads.

#### Failure Data

In conjunction with its ongoing thermal-cycling rating program, RCA continually evaluates product from its major competitors. The results of this evaluation are quite significant in the case of the aluminum TO-3 package. Type 2N3055 product in the aluminum TO-3 package from three major competitors has been evaluated and the results compared to those achieved with RCA's steel TO-3 package. None of the competitors' product tested passed RCA's thermal-cycling criteria, and, in addition, all of the product demonstrated early failures in thermal-fatigue tests for hermeticity. It is RCA's opinion that the aluminum package as it is now manufactured is unacceptable, and that, in

NO. OF FAILURES ALUM. TO-3

Table 1 - Results of 16-W Thermal-Cycling Test of 2N3055 - 10,000 Cycles

(T<sub>C</sub> = 40 to 130<sup>o</sup>C, No. of Units = 10

TEST

addition, it has some fundamental engineering problems that indicate that it may never be a viable hermetic-package system. Tables I and II show typical examples of the data gathered during tests of Type 2N3055 devices in aluminum TO-3 packages, Tables III and IV show additional data on a second, recently announced transistor type housed in the aluminum TO-3 package. Note that most failures occurred before 5000 cycles.

### **Failure Analysis**

Helium Leak Test - Before and after each test, all units were checked by submitting them to a four-hour helium bomb and then to a helium-leak detector.

Freon Bubble - The freon-bubble test is a gross-leak test in which the units are freon-bombed overnight (in FC-78 helium) and then submerged in hot freon (FC-43) and checked for bubble exodus. Analysis of the leakers showed that the devices lost hermeticity at the glass evelet assemblies (emitter and base leads) that are soldered into the aluminum header after the number of thermal cycles indicated. Note that no RCA devices failed the thermal-cycling test. RCA steel TO-3 devices were included in these tests only as controls; the life of the RCA steel-packaged 2N3055 on the 16-W thermal-cycling test is typically well beyond 100,000 cycles before first failures.

Table II - Results of Temperature-Cycling Test of 2N3055 - 75 Cycles

(T <sub>C</sub> = -65	to +150 <sup>0</sup> C,	No. of units = 15)
-----------------------	-------------------------	--------------------

TEST		Mfr. A	Mfr. B	Mfr. C	STEEL TO-3 RCA	$(T_{C} = -65 \text{ to } +150^{\circ}C)$	No. of units	= 15)		
Helium Leak —		8	4	3	0		NO. OF FA	ILURES AL	UM, TO-3	
Fine						TEST	Mfr. A	Mfr. B	Mrf. C	STEEL TO-3 RCA
Freon Bubble -						Helium Leak –	9	14	5	0
Gross		2	5	0	_0_	Fine				
т	otal	10	9	3	0	Freon Bubble				
Cumulative Electric	al	7 Short	5 Short	1 Open	0	Gross Total	-0-	<u> </u>	<u> </u>	_0
Failures for 10,000			10 <sub>jc</sub> *	4 Short		TOTAL	9	CI	9 1	0
Cycles										

 $\theta_{ic}$  increased more than 25 percent

#### Table III – Results of 16-W Thermal-Cycling Test on Second Device – 3000 Cycles

#### (T<sub>C</sub> = 40 to 130°C, No. of units = 12)

TEST	NO. OF FAILURES ALUM. TO-3 MANUFACTURER A
Helium Leak — Fine	0
Freon Bubble – Gross	9
Total	9

#### Table IV – Results of Temperature Cycling Test on Second Device – 25 Cycles

(Tc = -65 to +150°C, No. of units = 12)

TEST	NO. OF FAILURES ALUM. TO-3 MANUFACTURER A
Helium Leak – Fine	0
Freon Bubble – Gross	3
Total	3

header because the melting point of aluminum is below that

of the glass used in the seal. Consequently, manufacturers who use aluminum packages are forced to use a soldered-in

#### Engineering Problem

Fig. 1 shows an exploded view of the aluminum TO-3 package; all three competitors use lead eyelet assemblies that are soldered into the aluminum flange. The cyclic heating and cooling of the aluminum package cause expansion and contraction of the flange with respect to the eyelet assembly and propagate microcracks that ultimately cause leaks. Contamination of the solder holding the eyelet assembly probably initiates the problem.





Conclusion

assembly.

RCA's competitors have proclaimed the attributes of aluminum packages and hard-solder power (the power available from a package in which the pellet has been mounted by the use of a hard-solder method). We believe that the soldered-in evelet associated with the aluminum package has serious reliability and fundamental engineering problems. This is also true of their so-called "hard-solder" packages, which use the same type of soldered-in eyelet assemblies. RCA's steel package with its glass-to-stem seal, welded cap, and controlled solder process, is far superior to the aluminum package and hard-solder mounting system-over an order of magnitude better. The aluminum package has a long way to go to compete. The customer who buys a device in a TO-3 package may think he is buying long-term hermeticity; he may have a serious problem if it's aluminum.



Fig.1- Aluminum TO-3 package.

Fig. 2 shows the RCA steel TO-3 package. Note the glass-to-stem seal with no solder interface. This configuration is possible with the steel package because the melting point of steel is far higher than the melting point of glass. It is not possible to use the same system with the aluminum



### Real-Time Controls of Silicon Power-Transistor Reliability

L. J. Gallace and V. J. Lukach

This Note compares the traditional, classical approach to the reliability-assurance testing of power transistors with a newer classification of testing: Real-Time Control, RTC. The classical approach is commonly referred to as Group B, and involves a series of mechanical, environmental, and life stress tests. RTC is a continuous, systematic evaluation and control in "real time" of basic, potential failure mechanisms. It is an important supplement to a **total** program intended to assure the reliable performance of power transistors.

#### **Classical Method of Determining Reliability**

When examining semiconductor reliability, the term "reliability" itself must first be defined and understood. Because "reliability" means different things to different people, it becomes necessary to define the degree or level of reliability required in the classical and universal language of statistics. The procedure of accumulating life-test data under conditions which may be application-oriented to obtain MTF (mean-time-tofailure) data is an oversimplified way of demonstrating reliability when one desires millions of device hours with a small number of failures. Unless one is interested in demonstrating only modest levels of reliability, this procedure will be totally inadequate for determining how well the manufacturing process produces devices that meet the intended design criteria.

Table I indicates the enormous sample sizes required to demonstrate very low failure rates by the classical method. The equally enormous expenditures in facilities and time required to test samples of the sizes shown is obvious.

### Table I - Sample Size Required for 1000-Hour Life Test

Failure Rate %/ 1000 Hrs.	With Zero Failures at 90% Confidence	With One Failure at 90% Confidence	With Three Failures at 90% Confidence
1.0	231	390	668
0.1	2,303	3,891	6,681
0.01	23,026	38,980	66,808
0.001	230,000	389,000	668,000

2-74

Fig. 1(a) shows the "bathtub curve" used in the classical method to characterize the random failure region; this curve is an oversimplification of the three curves shown in Fig. 1(b) representing various failure modes. Clearly, the bathtub-curve method of determing a region which by its very definition is random and largely unpredictable is unsatisfactory.



Fig. 1 – (a) Generalized "bathtub" failure-rate curve, (b) family of curves from which the "bathtub" curve in (a) is derived.

### Comparison of Group B and RTC

The classical approach was developed years ago because some over-all protection in the form of reliability assurance was needed by customers. These Group B tests, performed under standardized MIL-STD-750 conditions, were necessary and useful. However, times have changed. Reliability engineers have overstress-tested devices to destruction; in addition, a wealth of customer field information is available. Failure analysis performed on a routine basis has added even more knowledge. The net result is a greater understanding and appreciation of categories of potential failure mechanisms associated with different product designs than was previously possible; RTC is a reliability-assurance testing system that takes advantage of all this information.

### AN-6249 .

Reliability-assurance data published per specific customers' requests has traditionally consisted of Group-B test results. In general, the summation of data shows large sample sizes with near zero total failures. RTC, with its accelerated test conditions, may not show zero failures. Therefore, when RTC data is published externally, customers must be educated in its interpretation. This education usually consists of personal contact and a qualitative explanation of each report.

The foundation of RTC is accelerated testing, tests performed at higher than normal stress levels to increase the failure rate and shorten the time to wearout. There is almost no mechanical, environmental, life, or combined stress test for which accelerated test conditions cannot be achieved. Table II lists the various tests with recommended directions for acceleration. The reliability tests of the future will use accelerated testing techniques that are associated with real-time-control theory to provide meaningful, quick appraisals and predictions of the reliability of solid-state components.

Table III describes some of the most important differences that exist between the classical form of testing and RTC. The power and advantages of RTC are clearly visible.

### **Real-Time Controls**

Real-time controls are accelerated tests used to control reliability -a design and process parameter. In the real-time method of determining reliability, a continuous flow of data is interpolated into established criteria to provide an indication of how well the manufacturing process is producing

### Table II - Tests and Acceleration Directions

Test	Direction of Stress Acceleration
Mechanical	
Lead fatigue	Increase bends to package destruction
Lead pull	Increase weight to package destruction
Lead torque	Increase torque to package destruction
Centrifuge	Increase G-force
Impact shock	Increase G-force
Vibration	Equipment limited
Solderability	Increase preconditioning stress, e.g.,
	3 hrs. in steam
Environmental	
Moisture resistance/	Increase time; use pressure cooker/
relative humidity	autoclave; use moisture with bias
Salt atmosphere	Increase time
Temperature cycling	Increase cycles; increase ∆T ambient
Thermal shock	Increase cycles; increase ∆T liquid
Life	
Operating life	Increase T junction
Storage life	Increase T ambient
Thermal fatigue	Increase △T <sub>case</sub> ; increase cycles
Reverse bias	Increase T ambient; increase voltage

product that meets the criteria. By comparing actual to historical data, changes required in the manufacturing process to improve the reliability of the product can be made on a day-to-day basis.

The tests used as real-time controls are selected on the basis of extensive reliability-engineering work done during the design

### Table III - Differences Between Classical Group-B Tests and Real-Time Controls

APPROACH	GROUP-B TESTS	REAL-TIME CONTROLS
1. Test Considerations	At maximum device ratings or less	Overstress many times to destruction
2. Overall	General, multi-subgroups, "shotgun" approach	Specific, predetermined reliability engineering experimentation necessary, "rifle" approach.
3. Types of Failure	Non-predictable multi-failure modes; read 6 to 15 electrical parameters	Visually one failure mode; i.e., look for evidence of one specific failure mechanism. Many times electrical readings not required.
4. Frequency	Usually once per month	Weekly – Daily – Hourly
5. Product Stage	Completed, electrically tested product	All stages of product
6. Sample Size	Large (approximately 150 per each subgroups)	Small (approximately 40), taken more frequently
EFFECTIVENESS		
1. Decisions	Very poor, after the fact	Immediate and Direct
2. Reliability Predictability	Poor, considering current low level failure rates	Excellent, considering protection from accelerated conditions
3. Problem Detection, Feedback, Corrective Action	Poor	Excellent, quick response on today's product with measurable quick evaluation of corrective action
4. Efficiency of One Test Rack	8 tests/rack/year (1000 hr. test and down period)	90 tests/rack/year (3 day max. and 1 day for changing product)
5. Test Duration	Approximately 6 weeks	Minutes to three days maximum

of a new product. Reliability, design, and applications engineers work together to develop an integrated matrix of mechanical, electrical, thermal, and environmental stress tests that will provide information concerning allowable margins of materials, process, and structure in the manufacturing process. Failure mechanisms detected during the manufacturing process can then be continually controlled even though they occur under accelerated conditions, and the product reliability margin, as shown in Fig. 2, can be maintained. Very often a two- or three-day accelerated life test can be used to predict the performance of a product in an actual application over a five-to



Fig. 2 - Curve demonstrating product-reliability margin.

seven-year period. For this reason, a major effort is made to correlate accelerated-test data to use conditions.

Information generated by the RTC method has unquestionable validity because tests are well controlled, and all ambiguties have been removed. Not only is the stress application and duration known for acceptable product, but, in most cases, RTC may be used to evaluate and control individual failure mechanisms. Current as well as historical and projected operating information is generated for analysis.

#### **Real-Time Control Programs**

#### Thermal Cycling

The first real-time control was developed by RCA to control the thermal-cycling capability of silicon power transistors in plastic packages.<sup>1,2,3</sup> The thermal-cycling capability is determined from a system of rating curves which defines cycle life in terms of power and changes in case temperature. RTC tests are designed to produce information in three days for use in process-control. Table IV shows the sampling plan

and test conditions for real-time control of thermal-cycling capability of VERSAWATT transistors. Fig. 3 shows the



Fig. 3 – Difference in thermal-cycling tests for the standardquality, Group-B method and the accelerated RTC method.

differences in the thermal-cycling tests for the standardquality, group-B method and the accelerated RTC method-The thermal-cycling test circuit, Fig. 4, includes an indicator



Fig. 4 - The thermal cycle test circuit used to obtain the data in Table IV.

Table IV – Sampling Plan and Test for Real-Time-Control of VERSAWATT TO-220 Thermal-Cycling Capability OBJECTIVES

1. Provide a Meaningful Control for Critical Thermal-Cycling Capability.

- 2. Detect Lot-to-Lot Differences.
- 3. Initiate Corrective Actions and/or Holding Actions.

### TEST CONDITIONS AND ACCEPTANCE CRITERIA

Accelerated Thermal Cycling – Free Air, 4.75 W,  $\Delta T_c = 125^{\circ}C$ ,  $t_{ON} = 50$  Sec.,  $t_{OFF} = 100$  Sec., n = 40: c = 0 @ 1700 cycles, or

- c = 1 @ 3000 cycles
- FAILURES Check for Opens on Rack, in Addition to Group B Tests End Points Including Top-Contact and Bottom-Contact Electrical Parameters.
- NOTE: In No Way Does This Real-Time-Control De-Emphasize An Existing Disciplined And Total In-Process Quality-Control Program-From Incoming Inspection Through Warehousing.

circuit for open-emitter or open-base contacts. The failure-rate data for VERSAWATT product tested under the RTC accelerated conditions is shown in Table V.

Tab	le V – F	ailure-Rate	Data for 1972 f	or		
VERSAWATT Product Tested Under RTC						
No. of Lots	No. of Units		No. of Units Failed	Per cent Failed		
104	4,150	1	6	0.144		

#### **Pull Strength**

RTC may be practiced either on a lot-by-lot or shift basis. For example, each day, 30 samples per shift of power transistors are subjected to the following sequence of tests immediately after the soldering of the emitter, base, and collector contacts, i.e., just before the units are plastic encapsulated:

- 1. Autoclave (121°C, 30 psia, 4 hours)
- 2. Pull test on emitter-base contacts

The purpose of the autoclave is to age the unprotected soldered joint so that poor solder contacts are more easily detected. A typical distribution for the pull-strength test is shown in Fig. 5. A contact that cannot withstand at least



Fig. 5 – A typical pull-strength distribution after autoclave at 30 psia,  $T = 121^{\circ}C$ , 4 hours.

10 ounces of pull is a failure. The autoclave-plus-pull-test RTC checks only the mechanical strength of the solder joint, and provides a direct measure of the success of the soldering process on a real-time basis. Deficiencies discovered as a result of the pull-strength test are corrected in subsequent shifts.

#### Wire-Bond Test

A thermal shock test of plastic product using wire bonds for emitter-base connections is performed weekly, and is very effective in monitoring a major failure mechanism which manifests itself as intermittent opens under thermal operation. The sampling plan and test conditions for the thermal-shock RTC are as follows:

Sample Size	Conditions	Cycles	Dwell Time
40	-65°C to 150°C	100	30 sec. at each extreme

The test proceeds as follows:

- 1. Perform end-point test for hot intermittent opens.
- 2. Make curve-tracer measurement with power applied; allow device to heat to 125°C.
- 3. Criticize data for stability criteria ("jitter").
- 4. Reject all unstable product and confirm rejects by failure analysis.

#### Aluminum-Gold Bonding

The aluminum-gold bonding RTC was developed to detect the failure mechanism of bond lifts in gold bonds caused by the presence of impurities in the gold. The failure mechanism occurs after life testing at high temperatures (200°C) without any apparent force being applied. The test is performed on a lot basis according to the following sampling plan, test conditions, and procedures:

- 1. Sample size is 15 devices with at least 30 wire bonds, pulltest one half of the wire bonds on each unit.
- 2. Bake 1 hour at 390°C.
- 3. Perform pull-test on remaining wires.
- 4. Observe number of bond-lift failures.

Fig. 6 is a graphical representation of the results of the aluminum-gold bonding test is performed on gold-plated parts for four different lots.



Fig. 6 – Bond-pull test results before and after 390°C bake.

#### Additional Tests

Additional real-time controls for maintaining the thermalcycling capability of both hermetic- and plastic-packaged power transistors are shown in Table VI. These tests were developed because of the success of earlier RTC tests on the

#### Conclusion

The accelerated tests of the real-time-control method of realiability determination are invaluable tools in attaining the most reliable silicon power transistors. These tests, used in conjunction with or as substitutes for the tests of the Group B

Table VI — Real-Time Thermal-Cycling Test Conditions						
PACKAGE	POWER (WATTS)	т <sub>с</sub> (°С)	∆T <sub>c</sub> (°C)	t <sub>on</sub>	t <sub>off</sub>	HEAT SINK
TO-220 VERSAWATT	18	55 to 110	55	3 min.	3 min	. 3°C/W
	4.75	35 to 155	125	50s	100s	Free Air
TO-3 Hermetic	16	40 to 130	90	50s	100s	Free Air
	56	70 to 120	50	15s	25 s	6.3°C/W
TO-66 Hermetic	8.5	35 to 155	120	50s	100s	Free Air
RCA "TO-5" Plastic	1.5	35 to 135	100	60s	90s	Free Air
TO-5 Hermetic	1.5	30 to 115	85	60s	90s	Free Air

### TO-220 plastic-packaged silicon power devices. RTC tests have developed for all silicon power transistors because of demands for increased reliability by automotive and consumer-product manufacturers.

#### RTC Used to Achieve a Higher Reliability Level

Real-time controls not only maintain an acceptable reliability level as intended by the design of the product, but, because they are most often highly accelerated tests that show the difference in lot capability or margin of acceptability of the product manufactured, they tend to force the level of reliability higher. Fig. 7 shows how reliability levels are distributed with and without RTC.



Fig. 7 - Distribution of reliability levels with and without RTC.

or classical method, have been proven more effective than previous tests or applications-oriented derated conditions in predicting and assuring reliability levels. The success of the RTC method is directly related to a complete understanding of device and manufacturing-process capability.

#### REFERENCES AND BIBLIOGRAPHY

- G. A. Lang, B. J. Fehder, W. D. Williams, "Thermal Fatigue in Silicon Power Transistors", IEEE Transactions on Electron Devices, September, 1970.
- V. J. Lukach, L. Gallace, and W. D. Williams, "Thermal Cycling Ratings of Power Transistors", RCA Application Note AN-4783.
- L. Gallace, "Quantitative Measurement of Thermal Cycling Capability of Silicon Power Transistors", RCA Application Note, AN-6163.
- L. J. Gallace and J. S. Vara, "Evaluating Reliability of Plastic Packaged Power Transistors in Consumer Applications", IEEE Transactions on Broadcast and Television, Vol. BTR-19, No. 3, August 1973.
- D. M. Baugher and L. J. Gallace, "Methods and Test Procedures for Achieving Various Levels of Power Transistor Reliability", Proceedings of "Improving Producibility" Workshop, WESCON, September 1973.
- C. W. Horsting, "Purple Plague and Gold Purity" 10th Annual Proceedings IEEE Reliability Physics Symposium April 5-7, 1972.

**Power Transistors** 

### Application Note AN-6320

# Radiation-Hardness Capability of RCA Silicon Power Transistors

R. B. Jarl

Because all military systems and weaponry may at one time be exposed to nuclear radiation, the effects of this radiation on the electronic system components must be determined and allowed for in the design. This Note describes the types of radiation damage that might be experienced by a power device and the tests used to determine the design most effective in preventing this damage.

Solid State

#### "RADIATION HARDNESS"

In reality there is no such thing as a "radiation hard" transistor. A circuit or a device is considered "radiation hard" for a given application; the criteria is whether the entire circuit will perform its intended function after being exposed to a given radiation condition. There are several levels of nuclear radiation for which equipment is designed. For example, a hand-carried transceiver is designed for a radiation level of possibly one thousand times less than the guidance electronics in an ICBM warhead because, in its environment, the transceiver would be destroyed by a nuclear-weapon blast effect while the radiation level was still very low. An ICBM, on the other hand, flies outside the earth's atmosphere; hence, the destructive mechanism might not be blast effect but, more likely, neutron, gamma, and X-ray effects from the defensive missile burst. The levels of radiation from which manned aircraft, weapons stores, missile launch systems and the like have to be protected lie somewhere between the levels for the transceiver and the ICBM.

All transistors suffer degradation in gain, saturation, and leakage when exposed to nuclear radiation. The problem is to acquire sufficient knowledge of the transistor behavior after such exposure to allow the circuit designer to adjust the design for any undesirable changes that may occur in the device characteristics. The transistor designer may optimize a power device for radiation characteristics, but usually at the expense of its dc operating capability.

### DAMAGE CLASSIFICATION

The types of radiation damage that may be inflicted upon a power device are classified as follows:

- 1. Physical Damage
- 2. Displacement Damage
- 3. Transient Radiation Energy Effect (TREE)
- 4. Ionizing Electromagnetic Pulse Effects (IEMP)

Physical Damage is inflicted on a device by "flash X-rays" from a nearby nuclear explosion. The X-rays produce a thermo-mechanical shock-wave in the dense material to which the transistor die is attached, usually molybdenum, copper, or gold. This shockwave then propagates into the transistor die and, if strong enough, will cause visible fracturing of the device.

Displacement Damage refers to changes in the atomic structure of the silicon crystal caused primarily by the disruption of the crystal lattice by impacting neutrons. The result of this damage is an increased recombination rate in the base and increased collector-body series resistance. The combined effect is manifest by a decrease in current gain and an increase in collector-emitter saturation voltage.

Transient Radiation Energy Effects (TREE) are caused mainly by gamma rays which produce large numbers of whole electron pairs in the collector-base and emitter-base junctions and cause large photo-currents to flow in the associated circuits. Intense gamma radiation may also cause current-gain degradation similar to that caused by neutron exposure, but the effect is modest compared to neutron effects.

Ionizing Electromagnetic Pulse (IEMP) Effects are the result of an intense ionization of the surroundings of an aircraft or space vehicle that produces a voltage gradient over the hull of several hundred thousand volts. Wherever there is a gap in the metal skin, such as access doors, windows, or antenna feedthroughs, the field will redistribute itself and follow the path of least resistance, possibly down into the vehicle electronics. Should the IEMP suppression be insufficient, high-current pulses may be induced in the system electronics. In most cases, the protection of the small signal and logic circuits will dictate IEMP suppression well below the capabilities of the power devices. Where a power device will be exposed to an IEMP condition, a pulsed safe-area test may be applied to simulate the situation and verify the device durability.

This Note is confined to the discussion of displacement damage (neutron effects) and transient-radiation effects (photocurrents), the main cause of failure of power devices exposed to nuclear radiation.

### DEVICES TESTED

Recently, six different RCA power-transistor structures, as detailed in Table I, were subjected to fission spectrum

#### TABLE I

#### **IRRADIATED POWER-TRANSISTOR SWITCHES**

Transistor	Description	Size (mils)	V <sub>CEO</sub> (volts)	f <sub>T</sub> (MHz)
2N6479	15A pwr sw. n-p-n	155 x 155	≃60-80	100-140
2N5671	30A pwr sw. n-p-n	210 x 220	100-140	60-90
2N5038	20A pwr sw. n-p-n	143 x 182	100-140	70-100
2N3878	7A pwr sw. n-p-n	103 x 103	75-110	60-90
2N5320	1A ampl. & sw n-p-n	v. 42 x 42	70-120	120-180
2N6247	10A ampl. p-n-p	150 x 150	60-80	4-10

neutron exposure and gamma radiation to determine their tolerance to nuclear and space radiation. Each sample consisted of 20 units. Except for the 2N6479, which was designed as a radiation tolerant device, these are standard commercial power transistors. The devices were evaluated for tolerance to neutron exposure and primary and secondary photocurrent generation as a function of gamma-ray intensity. Fig. 1 shows the circuit configuration and biasing used in measuring photocurrent.

#### **Neutron Testing**

Each unit tested for neutron tolerance received five fission-spectrum neutron exposures; the total fluence was sufficient to produce almost a total degradation in current gain (H<sub>FE</sub>). Before and after each exposure, 5-volt, H<sub>FE</sub>, appropriate V<sub>CE</sub>(sat), V<sub>BE</sub>(sat), I<sub>CBO</sub>, I<sub>EBO</sub> and switching speed data were taken. Only H<sub>FE</sub> and V<sub>CE</sub>(sat) degradation showed themselves to be of primary concern. I<sub>CBO</sub> and I<sub>EBO</sub> increased by only small and relatively manageable amounts.



Fig. 1. Circuit and biasing arrangement for measuring photocurrent.

 $v_{CEO}$  increased, as did  ${\rm f}_T$  (current gain bandwidth product), while switching times decreased.  $v_{BE}({\rm sat})$  increased somewhat but was still very manageable.

It is possible to predict  $H_{FE}$  after neutron exposure as a function of an empirically determined damage coefficient,  $K_D$ :

empirically determined damage coefficient, KD:

$$K_{\rm D}\Phi = \frac{1}{H_{\rm FE}\Phi} - \frac{1}{H_{\rm FE}o}$$
(1)

or

$$H_{FE\phi} = \frac{1}{K_D \Phi + \frac{1}{H_{FE\phi}}}$$
(2)

Where:

 $H_{FF,d}$  = Current gain after neutron exposure

 $H_{FE0}^{LCP}$  = Current gain before neutron exposure

= Cumulative neutron fluence

K<sub>D</sub> = Recombination-rate damage coefficient

(The derivation of Equations 1 and 2 is given in the Appendix.) The more common form of this relationship is:

$$K \Phi(\frac{1}{2\pi f_{T}}) = \frac{1}{H_{FE\phi}} - \frac{1}{H_{FEo}}$$
 (3)

The factor  $\frac{1}{2\pi f_T}$ , the gain-bandwidth product, is an

approximation of the base transit time. Eq. 3 works well with small signal-devices, where  $f_T$  may be easily and repeatedly measured at the same collector current and voltage levels as the other parameters of concern. The measurement of  $f_T$  at currents greater than 1 ampere is extremely difficult owing to junction-temperature problems. Furthermore, because of the low output impedances which exist, and the difficulty of obtaining a load impedance which must be even lower, the  $f_T$  results are only qualitative in nature. The gain-bandwidth product within members of a given device design are generally uniform; therefore, for this study,  $\frac{1}{2\pi f_{T}}$  was merged with K (the recombination-rate damage coefficient) such that:

$$K_D = \frac{K}{2\pi f_T}$$
 = composite  $H_{FE}$  damage coefficient.

Figs.2, 3(a) through 3(m), and 4(a) through 4(f) present the following typical information on the devices tested:

 $V_{CE}$ (sat) vs cumulative neutron fluence ( $\Phi$ ) at a forced gain of 4 ( $I_C/I_B$ =4).

 $V_{CE}(sat)$  vs cumulative neutron fluence ( $\Phi$ ) at a forced gain of 8 ( $I_C/I_B=8$ ).

HFE vs IC prior to radiation

Recombination-rate damage coefficient  $(K_D)$  vs I<sub>C</sub>.



Fig. 2. Composite graph of recombination-rate damage coefficient as a function of collector current for the power transistors discussed in this Note.



(a) 2N6479 (3A)

Fig. 3. Collector-emitter saturation voltage and current gain as a function of cumulative neutron fluence for the power transistors discussed in this Note.



(b) 2N6479 (10A)



(c) 2N5672 (3A)



Fig. 3. Collector-emitter saturation voltage and current gain as a function of cumulative neutron fluence for the power transistors discussed in this Note.



Fig. 3. Collector-emitter saturation voltage and current gain as a function of cumulative neutron fluence for the power transistors discussed in this Note.

Fig. 3. Collector-emitter saturation voltage and current gain as a function of cumulative neutron fluence for the power transistors discussed in this Note.



Fig. 3. Collector-emitter saturation voltage and current gain as a function of cumulative neutron fluence for the power transistors discussed in this Note.

Fig. 4. Recombination-rate damage coefficient and current gain as a function of collector current for the power transistors discussed in this Note.











### Photocurrent Testing

The effect on power transistors of high-intensity radiation, such as high-energy electrons, gamma rays, and X-rays, is ionization in the collector-base and emitter-base depletion layers that produces primary photocurrents proportional to the electrical volumes of the junctions. When these photocurrents flow through the biasing networks and are sufficient to produce the appropriate IR drops in the circuit extrinsic to the base-emitter circuit, the device may become forward biased, producing what is known as "secondary photocurrent" by means of conventional H<sub>FE</sub> amplification. Primary photocurrent production is predictable and can be stated as a coefficient of  $6.4 \, \mu A/rad(Si)/cm^3$ . The expression for the collector-base photocurrent, I<sub>ppe</sub>, may be written as

$$I_{ppc} = 6.4 \times 10^{-6} \times A \times W$$

where A is the area of the base in  $cm^2$  and W is the width of the collector-base depletion layer in centimeters. Note that W is to some degree voltage dependent; therefore,  $I_{ppc}$  will also be voltage dependent to the extent that the collector depletion layer widens according to the collector voltage and the impurity ratio between the base and collector layers.

Fig. 1 shows the circuit used for obtaining the photocurrent data in this Note; it is not entirely satisfactory for the levels of photocurrent that may occur in large power devices. Because the photocurrent is measured by monitoring the voltage across a 50-ohm termination resistor, the arrangement saturates at a photocurrent of  $\frac{V_{CC}}{50}$  thus, the amount of current measured is not a true indication of  $I_{\rm ppc}$ at the higher exposure levels. The curves of Figs. 5(a) through 5(f) should be evaluated with this fact in mind.



Fig. 4. Recombination-rate damage coefficient and current gain as a function of collector current for the power transistors discussed in this Note.

Fig. 5. Collector-base photocurrent as a function of dose rate for the power transistors discussed in this Note.



Fig. 5. Collector-base photocurrent as a function of dose rate for the power transistors discussed in this Note.



Fig. 5. Collector-base photocurrent as a function of dose rate for the power transistors discussed in this Note.

Characterization of the devices tested consisted of measuring the primary photocurrents in the transistors and plotting these as functions of radiation dose rate. Tests were performed at the 25 MeV linear-accelerator facility at the White Sands Missile Range, New Mexico. Radiation pulse widths of 5 to 6 microseconds were used to attain equilibrium photocurrent. All testing was performed with the accelerator in the electron-beam mode of operation. Variations in dose rate were obtained by positioning the test device at different distances from the beam port. Dose rates ranged from about 5 x 10<sup>5</sup> to 2 x 10<sup>8</sup> rad(Si)/s and were determined from the responses of a calibrated diode. The radiation response of the diode was, in turn, calibrated against lithium fluoride, Tiny Thermoluminescent Dosimetry Discs (TTDD's), and calcium fluoride impregnated Teflon chips, both of which were positioned in the area normally occupied by the device under test.

(A-2)

(A-4)

The photocurrent characteristics of the various devices evaluated are shown in Table II and described below.

TABLE II
DEVICE PHOTOCURRENT CHARACTERISTICS

Transistor T	уре		TOTAL GAMMA DOSE (rads-silicon x 10 <sup>3</sup> )			
	Test 1 No.	2	3	4	5	
2N6479	.93	2.2	4.2	33.2	79.2	
2N5671	1.2	2.3	3.7	26.7	58	
2N5038	1.5	2.7	4.1	25.1	38	
2N3878	.93	2.13	3.63	24.6	49.6	
2N5320	.85	2.0	3.4	32	73	
2N6247	.83	1.68	2.68	6.1	26.3	

2N6479. Relatively linear collector-base photocurrents were observed. The emitter-base plot was non-linear. Secondary photocurrent began at 3  $\times$  107 rad/s. The primary photocurrent generation rates in amperes per rad per second are.

collector-base 5 x 10-9 A/rad/s

1 x 10-11 A/rad/s (approx.) non-linear emitter-base 2N5671-2. Both the collector-base and emitter-base junctions exhibit a linear relationship between the photocurrent and the dose rate. However, this transistor type switched into the secondary-photocurrent mode from 5 x 106 to 2 x  $10^7$  rad/s, so that the points of the emitter plot are accordingly reduced in quantity. The plot in Fig. 5(b) yields a primary photocurrent generation rate of:

collector-base 4.8 x 10<sup>-9</sup> A/rad/s

2 x 10-10 A/rad/s emitter-base

2N5038-9. Linear relationships between the photocurrent and dose rate for both collector-base and emitter-base junctions were obtained. The onset of secondary photocurrent was observed at dose rates of 2 x 107 to 2 x 108 rad/s. The primary photocurrent generation rates taken from Fig. 5(c) are:

3.1 x 10-9 A/rad/s collector-base 6.5 x 10-11 A/rad/s emitter-base

2N3878-9. The collector-base junction shows a linear relationship between photocurrent and dose rate, whereas the emitter base is very non-linear. The non-linearity holds even though data is plotted from 5 x 105 to 108 rad/s, and secondary photocurrent did not begin until the dose rate was 3 x 107 rad/s. The primary photocurrent-generation rates are:

2.4 x 10-9 A/rad/s collector-base

1 x 10-11 A/rad/s (approx.) non-linear emitter-base

2N5320. Linear results. Secondary photocurrent is not observed for this device for dose rates as high as 3 x 107 ad/s. The collector-base photocurrent generation rate is 4 x 10-10 A/rad/s.

2N6247-8. Linear relationship between photocurrent and lose rate for both junctions were seen. Secondary photourrent was observed at about 3 x 107 rad/s. Primaryhotocurrent generation rates are:

collector-base	2.9 x 10 <sup>-9</sup> A/rad/s
emitter-base	2.1 x 10-10 A/rad/s

#### APPENDIX DERIVATION OF THE NEUTRON-DAMAGE COEFFICIENT

The common-emitter current gain at a constant voltage may be expressed as:

$$H_{FE} = \frac{1}{t_b R} - 1 \tag{A-1}$$

where:

= base transit time t<sub>b</sub> Ř = base recombination rate

The recombination rate (R) is proportional to the number of defects produced in the base by neutron radiation. The number of defects is proportional to the total exposure. Therefore, R may be expressed as:

where: ĸ Φ

= a damage coefficient

 $= R_0 + K\Phi$ 

= total neutron fluence

The base transit time, (t<sub>b</sub>), may be approximated by the relationship:

$$t_{b} = \frac{1}{2\pi f_{T}}$$
(A-3)

Manipulation of Eqs. A-1 and A-2 yields the expression:

$$K\Phi = \frac{1}{t_b} \left(\frac{1}{H_{FE}\phi^{+1}} - \frac{1}{H_{FE}o^{+1}}\right)$$
  
where:

 $H_{FE0} = H_{FE}$  prior to neutron exposure<sup>1</sup>

 $H_{FE\phi} = H_{FF}$  after neutron exposure<sup>2</sup>

Simplifying,

 $H_{FEO} + 1 = H_{FEO}$ Eq. A-4 now becomes (A-5)

$$K\Phi = \frac{1}{t_b} \left( \frac{1}{H_{FE\phi}^{+1}} \cdot \frac{1}{H_{FEo}} \right)$$
(A-6)

A reorganization yields:

$$1 + H_{FE} = \frac{1}{t_b K \Phi + \frac{1}{H_{FE_0}}}$$
 (A-7)

If Eq. A-3 is then substituted in Eq. A-7, the expression becomes:

$$1 + H_{FE} = \frac{1}{\frac{K\Phi}{2\pi f_{T}} + \frac{1}{H_{EEO}}}$$
(A-8)

As described in the main text, f<sub>T</sub> and K may be merged as:

$$\frac{K}{2\pi f_{T}} = K_{D}$$
 (A-9)

1 +  $H_{FE\phi}$  is usually expressed as  $H_{FE\phi}$ , and the expression becomes:

$$H_{FE\phi} = \frac{1}{K_D \Phi + \frac{1}{H_{FEo}}}$$
(A-10)

### REFERENCES

1. Larin, Radiation Effects in Semiconductors, pp. 17, eq. 2.19, 2.20, John Wiley, New York, 1968

2. Same as ref. 1, pp. 14, eq. 2.11

3. Rockwell International, Internal letter 73-551-012-79, October 15, 1973

# High-Reliability RF Power Transistors

### **High-Reliability RF Power Transistors**

During the past several years, the RCA Solid State Division has conducted intensive programs to improve the quality and reliability of rf power transistors. The significant technological improvements that have resulted from these programs have advanced rf power transistors to the point that such devices are now used with confidence in numerous equipments in which high reliability is a prime requisite.

### **Design Features**

The recent technological advances in RCA rf power transistors are extensions of the RCA overlay-transistor concept. Table 3-1 summarizes some of the major design features of RCA rf power transistors.

Overlay Transistor Structure—The RCA overlay design,\* the basic type of structure used for RCA highreliability rf power transistors, employs a unique emitter construction that makes possible exceptional powerfrequency capabilities. The emitter is separated into many discrete sites that are connected in parallel to provide the increased current-handling capability required at high power levels. This type of emitter structure provides the high ratio of emitter periphery to base area that is essential to the generation of high power levels at high frequencies. In addition, the overlay construction makes possible current densities in the emitter mentallizing fingers that are significantly less than those in other high-frequency transistor structures. The adverse effect of high current density on transistor reliability, particularly with respect to failures caused by aluminum migration, is discussed subsequently.

The reduced emitter current density in overlay transistors can be attributed primarily to the relatively broad metal fingers used to interconnect the discrete emitter sites. These fingers are typically an order of magnitude wider than the ones used in interdigitated or mesh types of transistor structures. In addition, the separation between the emitter and base metallized fingers is 3 to 4

\* U.S. Patent No. 3,434,019, March 18, 1969

Feature Advantages Overlay structure Reduces current density Minimizes aluminum migration Emitter-site ballasting Reduces formation of isolated hot spots Improves safe operating area Improves transistor resistance to failure under high VSWR conditions Polycrystalline silicon layer (PSL) Minimizes "alloy spike" failures Minimizes dielectric failures Glass-passivated aluminum metallizing Minimizes aluminum migration Hermetic package Improves resistance to moisture Results in rugged mechanical construction Features low inductances and low parasitic capacitances Provided in both stripline and coaxial configurations

times greater than that in other types of high-frequency transistor structures. This increased separation permits the deposition of thicker metallizing layers and, therefore, results in a further reduction in current densities. Emitter-Site Ballasting—A major technological de

**Emitter-Site Ballasting**—A major technological development in the evolution of rf power transistors is a unique process in which an integral series resistor is introduced directly above each emitter site of an overlay transistor structure. RCA uses this process, which is referred to as emitter-site ballasting, to achieve rugged and reliable fine-line precise-geometry rf power transistors without sacrifice in high-frequency performance.

In overlay transistors, additional conducting and insulating layers can be readily introduced between the aluminum metallization and the shallow diffused emitter sites (shallow emitter diffusion is a requirement for good microwave performance). RCA has developed a technique in which a polycrystalline silicon layer (PSL) is interspersed between these regions. This interlayer, the resistivity of which can be accurately controlled by impurity doping, is used as the medium for the emitter-site ballasting of RCA microwave power transistors. Fig. 3-1 shows top and cross-sectional views of the emitterfinger structure of an overlay transistor that includes the polycrystalline silicon layer.

The resistivity of the polycrystalline silicon layer and the geometry of the contacting aluminum are controlled to form a ballast resistor in series with each emitter site. This ballasting has proved very effective in the reduction of hot spots, i.e., localized heated areas that result when the emitter-to-collector current is allowed to concentrate within small regions of the transistor pellet. Such current concentrations may occur when a large number of transistor elements are interconnected electrically, but are not coupled thermally. The formation of such hot spots can result in a regenerative condition that leads to localized thermal runaway and the consequent destruction of the transistor.

Table 3-1 — Design Features





Fig. 3-1—Emitter-finger structure of an overlay transistor that contains the polycrystalline silicon layer (PSL).

The ballast resistors connected in series with each emitter site provide internal biasing control to prevent excessive current in any portion of the transistor. The formation of hot spots is thereby significantly reduced. Because the overlay construction results in an emitter that is segmented into many separate sites connected in parallel, each hot spot may be isolated and controlled so that the injection of charge carriers across the transistor chip is made more uniform.

The emitter-site ballasting results in a more uniform current distribution and, therefore, makes possible more effective utilization of emitter periphery. Consequently, transistor power-output and overdrive capabilities are increased, and the forward-bias safe-operating area (determined by infrared measurements) is enlarged. This latter factor is important for linear applications of high-frequency power transistors.

The formation of transistor hot spots under rf conditions increases as the output VSWR increases. Transistor failures caused by high VSWR conditions are often related to forward-bias second breakdown, which is characterized by extremely high localized currents. Emitter-site-ballasted transistors, therefore, have a substantially greater immunity to failure produced by high VSWR conditions such as those encountered in some broadband amplifiers. This immunity is particularly demonstrated by the RCA 2-GHz series of microwave power transistors. For example, the RCA-2N6265, 2N6266, RCA2003, and RCA2005 2-GHz transistors are characterized to withstand an infinite VSWR at rated power levels and the specified frequency. Higher-power types included in the 2-GHz series, such as the 2N6267 and the RCA2010, are characterized to withstand a VSWR of 10 to 1 at rated power levels and the specified frequency.

**Polycrystalline Silicon Layer**—In addition to its use as a medium for emitter-site ballasting, the polycrystalline silicon layer (PSL) also helps to minimize two other thermally induced failure modes that occur in highfrequency power transistors. As shown in Fig. 3-1, this layer forms a barrier between the aluminum metallization and the shallow diffused emitter region and, therefore, substantially reduces the possibility of ''alloy spike'' failures, i.e., emitter-to-base shorts caused by intermetallic formations of silicon and aluminum that may occur under severe hot-spot conditions.

The polycrystalline silicon layer also provides a barrier between the aluminum emitter finger and the silicon-dioxide insulating layer over the base. This barrier minimizes the possibility of emitter-to-base shorts caused by dielectric failures that result from an interaction between the aluminum and the silicon dioxide.

Recent reliability studies of high-frequency transistors operated under overstress conditions (i.e., at junction temperatures greater than 200°C) demonstrated an order of magnitude improvement in the mean time between failures for types that contain the polycrystalline silicon layer over that of similar types in which this layer is not used. These results verify that the PSL technique contributes substantially to over-all device reliability and therefore is an important feature in the construction of high-frequency power transistors.

**Glass-Passivated Aluminum**—In RCA rf power transistors, a silicon dioxide layer is deposited over the aluminum metallization. This deposition results in an increase of 40 per cent in the activation energy required for the initiation of aluminum migration. The mean time between failure of large crystalline aluminum passivated in this way is increased by approximately four times at a current density of 1 x 10<sup>3</sup> amperes/centimeter<sup>2</sup>. The silicon dioxide layer also protects the aluminum from conse of scratches or smears during device assembly.

RCA has recently concluded a study on electronmigration failure mechanisms in rf power transistors. The RCA-2N6267, a 10-watt, 2-GHz transistor that has the highest current density of any RCA microwave power type, was used as the test device in this study. The median time to failure (MTF) was determined for more than one-hundred 2N6267 transistors that were debiased to simulate high-current-density and highjunction-temperature operating conditions. The effects of hot-spot junction temperatures over the range from 230°C to 300°C, as determined from infrared scanning, and of current densities in the metallization of  $1 \times 10^{\circ}$ amperes/centimeter<sup>2</sup> to  $3 \times 10^{\circ}$  amperes/centimeter<sup>2</sup> were observed. On the basis of the results obtained, the MTF of the transistors at the typical operating current density of  $1 \times 10^{\circ}$  amperes/centimeter and the typical operating junction temperature of  $150^{\circ}$ C was predicted to be 100 years. Even at an operating junction temperature equal to twice the typical value (i.e., at  $2 \times 10^{\circ}$ amperes/centimeter<sup>2</sup>), an MTF of 12 years is predicted for operation of the transistors at a junction temperature of  $150^{\circ}$ C. These results indicate that, under normal conditions, migration failures should not be a factor for RCA rf power transistors.

Gold Metallization-In some RCA microwave power transistors, particularly those intended for military phased-array-radar applications, gold metallization is employed to meet government specifications. These transistors use a metallization system that was developed by RCA for a high-volume, high-reliability military application. In this system, the contacting layer is a noble-metal, silicide upon which successive layers of titanium, platinum, and gold are superimposed. Tests of transistors operated under extreme overstress conditions (i.e., at current densities equal to twice the typical value and a hot-spot junction temperature of 285°C) showed that transistors that use the gold metallization have a median time to failure 11 times that of transistors with the same geometry that use glass-passivated aluminum metallization. The MTF data given in the preceding paragraph for overlay transistor structures that use glass-passivated aluminum metallization, however, show that this type of metallization is more than adequate for most applications.

Hermetic Transistor Packages-The package of a power transistor used in microwave applications becomes an integral circuit element that has a critical bearing on over-all circuit performance. A suitable package for a microwave power transistor should have good thermal properties and low parasitic reactances. Package parasitic reactances and resistive losses significantly affect circuit performance characteristics such as power gain, bandwidth, and stability. The most critical parasitics are the inductances of the emitter and base leads. The higher the power capabilities of the transistor, the lower the device impedances, particularly at the input. For high-power high-frequency transistors, the input impedance is determined primarily by the package, rather than by the transistor pellet. Consequently, such transistors should be encased in well-designed and wellconstructed packages.

All RCA high-reliability of power transistors are supplied in metal-ceramic or laminated-ceramic packages. These packages, which are sealed with metallized ceramic interfaces, provide a true hermetic enclosure that can withstand thermal cycling from  $65^{\circ}$ C to  $+ 200^{\circ}$ C and power cycling such as may be encountered in transmitter service. In addition, these packages are mechanically rugged and are essentially impervious to moisture and other external contaminants.

Fig. 3-2 shows photographs of packages used for RCA high-reliability rf power transistors. These RCA hermetic transistor packages are specially designed to have extremely good thermal properties. For example, in the metal-ceramic packages, such as the HF-11, HF-21, and HF-28, the transistor pellet is mounted on a silver block or stud which is connected to the collector terminal. In the HF-46, a laminated-ceramic package, the pellet is mounted directly on a beryllium-oxide substrate. In each case, the initial heat spreader, i.e., the silver block or beryllium-oxide substrate, is a material that has a high thermal conductivity.

The RCA microwave-transistor packages, in addition to being mechanically rugged hermetic designs with excellent thermal properties, also have very low values of parasitic reactances and excellent isolation between input and output.



Fig. 3-2– Packages used for RCA high-reliability rf power transistors

### Special Rating Concepts

Unlike low-frequency high-power transistors, many rf devices can fail within the dissipation limits set by the classical junction-to-case thermal resistance during operation under conditions of high load VSWR, high collector supply voltage, or linear (Class A or AB) operation. Failure can be caused by hotspotting, which results
from local current concentration in the active areas of the device, and may appear as a long-term parameter degradation. Localized hotspotting can also lead to catastrophic thermal runaway.

The presence of hotspots can make virtually useless the present method of calculating junction temperature by measurements of average thermal resistance, case temperature, and power dissipation. However, by use of an infrared microscope, the spot temperature of a small portion of an rf transistor pellet can be determined accurately under actual or simulated device operating conditions. The resultant peak-temperature information is used to characterize the device thermally in terms of junction-to-case hotspot thermal resistance,  $\theta$  s.c.

The use of hotspot thermal resistance improves the accuracy of junction temperature and related reliability predictions, particularly for devices involved in linear or mismatch service.

DC Safe Area—The safe area determined by infrared techniques represents the locus of all current and voltage combinations within the maximum ratings of a device that produce a specified spot temperature (usually 200°C) at a fixed case temperature. The shape of this safe area is very similar to the conventional safe area in that there are four regions, as shown in Fig. 3-3: constant



COLLECTOR-TO-BASE VOLTAGE (VCB)-V

Figure 3-3. Safe-area curve for an rf power transistor determined by infrared techniques.

current, constant power, derating power, and constant voltage.

Regions I and IV, the constant-current and constantvoltage regions, respectively, are determined by the maximum collector current and VCEO ratings of the device. Region II is dissipation-limited; in the classical safe area curve, this region is determined by the following relationship:

$$P_{\max} = \frac{T_J(\max) - T_C}{\Theta_{J-C}}$$

where Tc is the case temperature.

This relationship holds true for the infrared safe area; Pmax may be slightly lower because the reference temperature T<sub>J(max)</sub> is a peak value rather than an average value. The hotspot thermal resistance ( $\theta_{\text{IS-C}}$ ) may be calculated from the infrared safe area by use of the following definition:

$$\Theta_{\rm JS-C} = \frac{T_{\rm JS} - T_{\rm C}}{P}$$

where T<sub>i</sub>s is highest spot temperature  $[T_{j(max)}]$  for the safe area] and P is the dissipated power (=  $I \times V$  product in Region II).

The collector voltage at which regions II and III intersect, called the knee voltage Vk, indicates the collector voltage at which power constriction and resulting hotspot formation begins. For voltage levels above Vk, the allowable power decreases. Region III is very similar to the second-breakdown region in the classical safe area curve except for magnitude. For many rf power transistors, the hotspot-limited region can be significantly lower than the second-breakdown locus. Generally Vk decreases as the size of the device is increased.

Fig. 3-4 shows the temperature profiles of two transistors with identical junction geometrics that operate at the same dc power level. If devices are operated on the dissipation-limited line of their classical safe areas, the profiles show that the temperature of the unballasted device rises to values 130°C in excess of the 200°C rating. Temperatures of this magnitude, although not necessarily destructive, seriously reduce the lifetime of the device.



Figure 3-4. Thermal profiles of a ballasted and an unballasted power transistor during dc operation.

Effect of Emitter Ballasting-The profiles shown in Fig. 3-4 also demonstrate the effectiveness of emitter ballasting in the reduction of power (current) constriction. In the ballasted device, a biasing resistor is introduced in series with each emitter or small groups of emitters. If one region draws too much current, it will be biased towards cutoff, allowing a redistribution of current to other areas of the device.

The amount of ballasting affects the knee voltage. Vk. as shown in Fig. 3-5. A point of diminishing returns is reached as Vk approaches VCEO.

RF Operation-In normal class C rf operation, the hotspot thermal resistance is approximately equal to the classical average thermal resistance. If the proper collector loading (match) is maintained,  $\theta$ s-c is independent of output power at values below the saturated- or



Figure 3-5. Safe-area voltage for an rf power transistor as a function of total ballasting resistance.

slumping-power level, and is independent of collector supply voltage at values within + 30 per cent of the recommended operating level.

Power constriction in rf service normally occurs only for collector load VSWR's greater than 1.0. A transistor that has a mismatched load experiences temperatures far in excess of device ratings, as shown in Fig. 3-6(a) for VSWR = 3.0. For comparison, the temperature profile for the matched condition is shown in Fig. 3-6(b).

Fig. 3-7 is a typical family of thermal-resistance curves that indicate the response of a device to various



Figure 3-6. Thermal profile of a power transistor during rf operation: (a) under mismatched conditions; (b) under matched conditions.

levels of VSWR and collector supply voltage.  $\theta$ s c responds to even slight increases in VSWR above 1.0 and saturates at a VSWR in the range of 3 to 6. The saturated level increases with increasing supply voltage. Devices with high knee voltages tend to show smaller changes of  $\theta$ s c with VSWR and supply voltage.  $\theta$ s c under mismatch is independent of frequency and power level, and reaches its highest values at load angles that

produce maximum collector current. Power level does, however, influence the temperature rise and probability of failure.

Device failure can also occur at a load angle that produces minimum collector current. Under this condition, collector voltage swing is near its maximum, and an avalanche breakdown can result. This mechanism is sensitive to frequency and power level, and becomes predominant at lower frequencies because of the decreasing rf-breakdown capability of the device.



Figure 3-7. Mismatch-stress thermal characteristics for the 2N5071.

Collector mismatch can be caused by the following conditions:

1. Antenna loading changes in mobile applications when the vehicle passes near a metallic structure.

2. Antenna damage.

3. Transmission-line failure because of line, connector, or switch defects.

4. Variable loading caused by nonlinear input characteristics of a following transistor (particularly broadband) or varactor stage.

5. Supply-voltage changes that reflect different loadline requirements in class C.

6. Tolerance variations on fixed-tuned or stripline circuits.

7. Matching network variations in broadband service.

**Case-Temperature Effects**—The thermal resistance of both silicon and beryllium oxide, two materials that are commonly used in rf power transistors, increases about 70 per cent as the temperature increases from 25 to 200°C. Other package materials such as steel, kovar, copper, or silver, exhibit only minor increases in thermal resistance (about 5 per cent). The over-all increase in  $\beta s.c$  of a device depends on the relative amounts of these materials used in the thermal path of the device; typically the increase of  $\beta s.c$  ranges from 5 per cent to 70 per cent. Fig. 3-8 shows the rf and dc thermal resistance coefficients for a typical rf transistor. For both cases, the coefficient is referenced to a 100°C case and is defined as follows:

$$K_{0100} = \frac{\Theta_{JS-C}}{\Theta_{JS-C} \text{ at } T_C = 100^{\circ}C}$$

The rf coefficient changes more than the dc coefficient, because of the power constriction that occurs in rf operation at elevated case temperature.



Figure 3-8. Thermal-resistance coefficient for the 2N5071.

RF Avalanche Breakdown Voltage-The voltage breakdown mechanism is a time dependent phenomenon; and, therefore, breakdown voltages under pulsed and rf conditions are higher than the dc values. This is obviously true when the time during which the device is subject to fields of breakdown intensity is short with respect to the mechanism time constant and the off-time is sufficiently long to permit the relaxation of this mechanism. Under these conditions, a catastrophic level cannot be reached during a single pulse, and the accumulative effect of several pulses is prevented by the off-time relaxation. Tests have demonstrated that a device that has a dc breakdown voltage (BVCBO) of between 60 and 80 volts can often withstand about 135 volts (collector to base) under pulse lengths shorter than 0.25 microsecond. RF performance (particularly classes B and C) is analogous to pulsed operation in the sense that the instantaneous rf voltages are at their peak value for only a fraction of the cycle. (For example, at 1.3 GHz, the period of a cycle is 0.77 nanosecond and the voltage is peaked for less than ¼ cycle. Therefore, the highintensity fields exist for less than 0.19 nanosecond.

The increased rf breakdown-voltage capability has been shown empirically. RF breakdown voltages approximately twice that at low frequencies have been achieved. One possible theoretical explanation is based on the following relationship between rf breakdown and current gain which in effect expresses the relationship at one operating frequency in terms of the alpha and beta cut-off frequencies of the device.

$$\frac{\mathbf{V}_{\text{CBO}}^{(\text{RF})}}{\mathbf{V}_{\text{CBO}}} = \left\{ \begin{bmatrix} 1 + \left(\frac{\omega}{\omega_{\beta}}\right)^{2} \end{bmatrix} \times \\ \begin{bmatrix} 1 + 2M\left(\frac{\omega}{\omega_{\beta}}\right)^{2} \end{bmatrix} \right\}^{1/2n}$$

where M = "excess phase" factor,  $\omega_{\beta} =$  beta cut-off

frequency  $= \omega_{\tau} / \beta$ ,  $\eta =$  empirical constant ranging from 2 to 10, and  $\omega =$  operating frequency

In reality  $\omega_0/\omega_\beta$  is a relationship between the device transit times (i.e., time constants) and the operating frequency, for example:

$$\frac{\omega_{o}}{\omega_{\beta}} = \frac{2 \pi fo}{\frac{1}{\tau_{\beta}}} = \frac{2\pi}{\tau_{o}} \frac{\tau_{\beta}}{\tau_{o}}$$

where  $\tau = \frac{1}{\omega_{\beta}}$  = beta transit time

and  $\tau_{o}=rac{1}{f_{o}}=$  period (time of one cycle)

The ratio  $\omega/\omega\beta$ , therefore, normalizes the time (duration) of voltage stress to the time of transit of the device.

The curve of this function is shown in Fig. 3-9. This curve indicates that a transistor operating at its cutoff frequency  $\omega_1$  could theoretically have a breakdown voltage equal to six times the dc breakdown voltage. More typically, two to three times the dc breakdown voltage has been observed. A further increase in safety factor is obtained from the fact that the VCEsat is greater under rf conditions because the instantaneous peak voltage is given by

V inst. = 
$$V_{CC}$$
 + (VRF peak)  
=  $V_{CC}$  + ( $V_{CC}$  -  $V_{CESAT}$ )  
= 2  $V_{CC}$  -  $V_{CESAT}$ 

Vcesat increases with operating frequency; the maximum instantaneous voltage, therefore, is lower at the higher frequencies further increasing the safety factor.

Both theoretical and empirical evidence support the contention that rf breakdown voltage can be considerably higher than BVCB0 (static). Therefore, reliable operation can be obtained even though Vcc is more than one-half BVCB0 (static).



Fig. 3-9– Relationship of rf voltage breakdown to dc voltage breakdown as a function of frequency.

#### Reliability as a Function of Current Density and Junction Temperature

Questions are frequently asked concerning the life of rf power transistors that use an aluminum metallization system in connection with electromigration-related failure modes. Electromigration of the aluminum has been shown to occur in the presence of high current densities and elevated temperatures. This condition results from the mass transport of metal by momentum exchange between thermally activated metal ions and conducting electrons. As a consequence, the original uniform aluminum film is reconstructed to form thin conductor regions and extruded appearing hilocks.

The process can be accompanied by the solid-state dissolution of silicon in the aluminum. This latter effect usually occurs to a limited extent in transistormanufacturing heat treatments until the aluminumsilicon saturation point is reached. As a result, only a very small additional amount of silicon dissolves during normal operation of the device. At high current densities and elevated temperatures, however, the electromigration process can act to transport the thermally diffused silicon ions away from the silicon-aluminum interface, and silicon diffusion into the aluminum is then allowed to continue until eventually failure of the transistor junctions occurs.

Test Conditions-The effects of electromigration on the lifetime of RCA rf power transistors in relation to various current densities and junction temperatures were evaluated in an accelerated-operating-life test program. DC current-voltage conditions were used because electromigration is responsive to the dc components of the total wave form used in rf applications, i.e., electromigration is effected by the unidirectional components of the field. Tests were conducted at three different emitter stripe current densities (JE). The tests at each current density, in turn, were conducted at three different peak junction temperatures (Ti), all of which were accelerated above normal use conditions. Peak junction temperature was determined by infrared scanning of the transistor pellet at each life-test condition. Table 3-2 shows the matrix of test conditions. The sample size per test condition ranged from 10 to 15 units.

**Test Vehicle**—The RCA 2N6267 was used as the test vehicle because it is required to withstand one of the highest current of densities of any RCA rf power transistor (this transistor, therefore, represents a "worst-case" candidate). All the transistors used in the test were standard-product commercial devices, i.e., they were not subjected to conventional high-reliability screening prior to life testing.

Failure Mode—The accelerated test conditions produced failures that resulted from electromigration of aluminum and silicon. The failure indicator was degradation of the transistor junctions. RF power output measured at frequent life-test down periods prior to device junction failure exhibited only slight degradation (typically 8%); this degradation is extremely small in view of the severity of the test conditions.

**Test Data**—An Arrhenious plot (1/T-log scale) of the log-normal median time to failure (MTF) obtained from each test is shown in Fig. 3-10. The curves shown are extrapolated down from the data points in order to enable prediction of the MTF at operating junction temperatures below the maximum rated value of 200°C. An MTF of 9.5 x 10<sup>5</sup> hours (or greater than 100 years) is estimated for the 2N6267 test vehicle at its typical application current density of 8.5 x 10<sup>4</sup> A/cm<sup>2</sup> and junction temperature of 150°C.

Points from each curve in the Arrhenious plot were taken in the temperature range of 200°C to 100°C and replotted on a log-log scale, shown in Fig. 3-11, for extrapolation over various current densities. Fig. 3-11 represents general curves of MTF as a function of emitter current density and peak junction temperature. These curves can be used to estimate the MTF of an rf power transistor at its typical operating current density. Table 3-3 lists several RCA transistors designed to operate at microwave frequencies and shows the predicted MTF of these devices for typical application values of collector current, emitter stripe current density, and peak junction temperature. The microwave transistors are glasspassivated devices. It has been shown that the MTF of devices in which the glass passivation is not used is reduced by a factor of 10. Table 3-4 shows the MTF for non-glass-passivated rf devices predicted by use of this acceleration factor.

#### Table 3-2 Accelerated Life-Test Conditions

Collector Emitter Current Current		Emitter Stripe Current Density	Peak Junction Temperature in Degrees Centigrade*			9
(A)	(A)	(A/cm²)	Tj 1	Tj2	Tj3	
1	1.02	8.5 x 10 <sup>4</sup>	300	280	154	
2	2.07	1.7 x 10 <sup>5</sup>	283	258	230	
3	3.22	2.7 x 10⁵	300	273	240	

\* Represents peak temperature as averaged over several devices at each life-test condition. External heat-sink size is adjusted to achieve the differences in junction temperature on the life test.



Fig. 3-10– Arrhenious plot showing extrapolation to lower temperatures from the life-test MTF points.



Fig. 3-11– MTF as a function of current density and junction temperature.-

Table 3-3 — Estimated MTF for Glass-Passivated RF Power Transistors at Typical-Application Current Densities

0.01010 01 1	Jbrear ribbuer		
Туре	IE(Amps)	JE (104A/CM <sup>2</sup> )	MTF (10 <sup>6</sup> Hours) Tj = 150°C
2N5470	0.119	5.2	4
2N5920	0.180	5.5	3.5
2N5921	0.450	3.5	12
2N6265	0.215	6.5	2
2N6266	0.540	4.2	7
2N6267	1.10	8.5	.95
2N6268	0.275	8.3	1
2N6269	0.920	7.2	1.5
RCA2001	0.120	3.8	10
RCA2003	0.300	9	.8
RCA2005	0.540	4.2	7
RCA2010	1.10	8.5	.95
RCA3001	0.120	3.8	10
RCA3003	0.300	9	.8
RCA3005	0.540	8	1.1
40915	0.0015	4.2	7
41039	0.030	1	300

Table 3-4 — Estimated MTF for Non-Glass-Passivated Devices at Typical-Application Current Densities.

Туре	Typical l∈ (mA)	J⊧ (104 amps/cm²)	MTF T <sub>i</sub> = 150°C <sup>°</sup> (10 <sup>6</sup> hours)
2N1493	25	2.5	3.5
2N2631	375	2.7	2.5
2N2857	1.5	0.72	15.0
2N2876	500	3.5	1.3
2N3118	50	5.1	0.4
2N3375	350	2.4	2.8
2N3553	150	1.0	12.0
2N3632	600	2.1	6.0
2N3866	70	<b>3</b> .8	1.0
2N5016	900	4.5	.6
2N5071	1300	3.7	1.2
2N5090	85	4.6	.58
2N5109	50	2.7	2.5
2N5916	120	5.7	0.3
2N5918	480	5.7	0.3
2N5919A	800	4.0	0.8
2N5994	2400	7.2	0.15
2N6093	5100	4.8	.5
2N6105	1350	4.4	.7
41024	100	5.4	.35

### RCA JAN, JANTX, and JANTXV RF Power Transistors

RCA can supply a number of rf power transistors that have been qualified as JAN, JANTX, and/or JANTXV types in accordance with MIL-S-19500. These transistors, together with the MIL-S-19500 detailed electrical (slash-sheet) specifications for them, are listed below:

Basic Device Type No.	Electrical Specification No.*
2N918	MIL-S-19500/301
2N1493	MIL-S-19500/247
2N2857	MIL-S-19500/343
2N3375, 2N3553, 2N4440	MIL-S-19500/341
2N3866	MIL-S-19500/398
2N5071	MIL-S-19500/442
2N5109	MIL-S-19500/453
2N5918	MIL-S-19500/473
2N5919A	MIL-S-19500/475

\* MIL-S-19500 detailed electrical specifications for JAN, JANTX, and JANTXV devices can be obtained from the Naval Publications and Forms Center, 5801 Tabor Avenue, Philadelphia, Pa.

### RCA HR-Series RF Power Transistors— Processing and Screening

RCA HR-series types are high-reliability rf and microwave power transistors intended for applications in aerospace, military, and industrial equipment. These transistors are supplied to three screening levels (/1, /2, /3) which meet the electrical mechanical, and environmental test, methods, and procedures established for power transistors in MIL-STD-750. Table 3-5 defines

these reliability levels in terms of system-application usage.

RCA can provide on request SEM (Scanning Electron Microscope) inspection photographs to NASA-Goddard Specification GSFC-S-311-P-12A for each wafer lot tested to level /1. Precap Visual Inspection is conducted in conformance with Method 2072 of MIL-STD-750.

#### Table 3-5— Reliability Levels for RCA High-Reliability RF and Microwave Transistor RCA

Level	Application	Description
/1	Satellite and Aerospace	For devices intended for appli- cations in which maintenance and replacement are ex- tremely difficult or impossible, and Reliability is imperative.
/2	Military and Industrial (For example in Airborne Electronics)	For devices intended for appli- cations in which maintenance and replacement can be per- formed, but are difficult and expensive.
/3	Military and Industrial (For example in Ground Based Electronics <del>)</del>	For devices intended for appli- cations in which replacement can readily be accomplished.

HR-series transistors are available in RCA HF-28 and HF-46 and JEDEC TO-60, TO-201AA, TO-215AA, TO-216AA TO-5, TO-39, and TO-72 packages. The product-flow diagram shown in Fig. 3-12 lists a summary of processing, screening, tests, and sampling procedures followed in the manufacture of these transistors.

Table 3-6 provides detailed information for the screening tests included in the product-flow diagram. Table 3-7 gives pre-burn-in and post-burn-in electrical tests and delta limits for critical test parameters.

When ordering HR-series types, the appropriate reliability level should be indicated by addition of the suffix /1, /2, or /3 to the type number. For example, the 2N6265 processed to level /3 requirements should be marked HR2N6265/3.

The parameters listed in Table 3-7 are tested before and after burn-in, and the data are recorded for all devices in the lot. The parameters measured shall not have changed during burn-in from the initial value by more than the specified delta ( $\Delta$ ) limit or beyond the end-point limits given in Table 3-7.

All devices that exceed these limits are removed from the inspection lot, and the quality removed are noted in the lot history. If the quantity removed after burn-in exceeds 10 per cent of the devices subjected to burn-in, the entire lot is rejected.

#### Table 3-6- Description of Total Lot Screening for HR-Series rf power transistors\*

		MIL-STD-75	0 or -202	Scree	ening Le	velse
Test	Conditions	Method	Cond.	/1	/2	/3
Wafer Lot Identification	_			х	-	
SEM Inspection	-	GSFC-S-31	I-P-12A∎	S	-	
Precap Visual	-	2072	-	х	х	
Seal and Lot Identification	—		-	Х	х	х
Stabilization Bake	24 hrs min at					
	200°C	_		х	х	Х
Temperature Cycling	10 cycles	1051/107C		х	х	х
Centrifuge	20,000G, Y1	2006		х	х	х
	direction					
Fine Leak	—	112	CIII	х	х	х
Gross Leak	-	112	A or B	х	х	х
HTRB (High-Temperature						
Reverse Bias)	80% Vсв, 150°C min		-	х	х	х
Serialize	-		_	х	х	х
Pre-Burn-in Electrical				х	х	х
Burn-In				х	х	Х
Post-Burn-in Electrical	See detail Specification			х	х	х
Final Group A				х	х	х

\* Data on specific HR-Series types given in following pages show test conditions and limits.

 $\bullet$   $\times$  = 100% Testing; S = Sample of 5 (random selection from each wafer); - = not performed.

This specification, which was written by NASA Goddard Space Flight Center, is the industry standard.



Fig. 3-12–Product Flow Diagram for RCA HR-Series rf power transistors (See Tables 3-6 and 3-7 for additional details)

# RCA Premium - and Ultra-High-Reliability RF Power Transistors

RCA also supplies several transistors referred to as premium- or ultra-high-reliability types. Processing and screening requirements and ratings and electrical characteristics for these transistors are included in the technical data for these types at the end of this section.

### **Quality Assurance Program**

In addition to the prescribed screening requirements, RCA maintains a general Quality Assurance Program for high-reliability rf transistors which includes the following functions:

 A system for controlling the conversion of a customer specification into an internal RCA specification which assures complete compliance with customer requirements. Also, this system provides for control of documentation regarding changes in design, processes, materials, and electrical characteristics. All processes, work instructions, and quality inspections are clearly defined and documented.

- Maintenance of test equipment and tools kept in strict compliance with MIL-C-45662, "Calibration System Requirements."
- 3. Quality Inspection in accordance with MIL-I-45208. Specifically, this program incorporates the following quality inspections:
  - (a) A thorough inspection of incoming raw parts and materials.
  - (b) Wafer-processing visual inspections and bond-pull tests to check metallization-to-wafer adherence.
  - (c) Pellet visual inspection after wafer dicing (SEM inspection of pellets when required by purchase order).
  - (d) Package-assembly visual inspection.
  - (e) In-process bond-pull test to monitor pellet-topackage adherence.
  - (f) In-process bond-pull test to monitor integrity of bond-wire contact.

- (g) Precap visual inspection.
- (h) Package cap-seal visual inspection.
- (i) Hermeticity (fine and gross) leak-test audit performed after 100% testing.
- (j) Group A electrical-test audit performed after 100% testing.
- (k) Completed-unit external visual inspection
- Group B reliability test sampling from parent types in accordance with MIL-STD-750 test methods.
- Quality-control sampling procedures in accordance with MIL-STD-105 and MIL-S-19500.

5. Thorough records kept on all inspections. All data kept on active file for a minimum of 3 years.

### **Technical Data**

Significant electrical ratings and characteristics and special features of RCA JAN, JANTX, and JANTXV rf power transistors; HR-series rf power transistors; and premium- and ultra-high-reliability rf power transistors are given in the data charts on the following pages. JAN Electrical Specifications: MIL-S-19500/301A Package: JEDEC TO-72

### Maximum Ratings

Рт							
$T_{C} = 25^{\circ}C^{1}$	$T_{A} = 25^{\circ}C^{2/3}$	Vсво	VEBO	VCEO	IC	Tj	T <sub>stg</sub>
mW	mW	Vdc	Vdc	Vdc	mAdc	°C	<u>°C</u>
300	200	30	3	15	50	+200	-65 to +200

 $\frac{1}{2}$  Derate linearly 1.71 mW/°C for T<sub>C</sub> >25°C.  $\frac{2}{2}$  Derate linearly 1.14 mW/°C for T<sub>A</sub> >25°C.

#### **Primary Electrical Characteristics**

	hFE	hfe	r <sub>b</sub> , C <sub>C</sub>	C <sub>obo</sub>	NF V <sub>CF</sub> = 6 Vdc	GPE
Limits	IC = 3 mAdc V <sub>CE</sub> = 1 Vdc		V <sub>CB</sub> = 10 Vdc		IC = 1 mAdc f = 60 MHz g <sub>s</sub> = 2.5 mmho	V <sub>CB</sub> = 12 Vdc I <sub>C</sub> = 6.0 mAdc f = 200 MHz
			psec	pF	dB	dB
Min	20	6.0	-	-	-	15
Max	200	-	25	1.7	6.0	

For characteristic curves and test conditions, refer to data on basic type in File No. 83.

## **JAN2N1493**

## Silicon N-P-N VHF Transistor

JAN Electrical Specification: MIL-S-19500/247 Package: JEDEC TO-39

### Maximum Ratings

₽Ţ┘	V <sub>CBO</sub>	VCEX	V <sub>EBO</sub>	R <sub>θJC</sub>	Тյ	T <sub>stg</sub>
<u></u>	<u>Vdc</u>	<u>Vdc</u>	<u>Vdc</u>	<u>°C/W</u>	<u>°C</u>	<u>°C</u>
3.5	100	100	4.5	50	+200	-65 to +200

 $\frac{1}{T}$  This power-dissipation rating is for 1,000 hours expected life at T<sub>A</sub> = +25° ±3°C.

## **Primary Electrical Characteristics**

Limits	PG (at: f = 70 MHz VCC = 50 Vdc IC = 25 mAdc	h <sub>fe</sub> f = 70 MHz V <sub>CC</sub> = 20 Vdc I <sub>C</sub> = 15 mAdc	h <sub>FE</sub> V <sub>CE</sub> = 20 Vdc I <sub>E</sub> = 10 mAdc	C <sub>ob</sub> f = 0.1 to I.0 MHz V <sub>CB</sub> = 20 Vdc I <sub>E</sub> = 0	r <sub>b</sub> 'C <sub>c</sub> V <sub>CC</sub> = 20 Vdc I <sub>C</sub> = 10 mAdc
	dB	_	-	pF	psec
Min.	10	2.5	50	-	-
Max.	-	- ·	200	5.0	100

For characteristic curves and test conditions, refer to data on basic type in File No. 10.

## Silicon N-P-N Epitaxial **Planar UHF Transistor**

JAN Electrical Specifications: MIL-S-19500/343A Service: For UHF Package: JEDEC TO-72

### Maximum Ratings

<sup>Р</sup> Т <sup>1</sup> / Т <sub>А</sub> = 25°С	Ρτ <sup>2/</sup> Τ <sub>C</sub> = 25°C	v <sub>CBO</sub>	VCEO	V <sub>EBO</sub>	т <sub>А</sub>	Ic
mW	mW	Vdc	Vdc	Vdc	°C	mAdc
200	300	30	15	3	-65 to +200	40

 $\frac{1}{2}$  Derate linearly 1.14 mW/°C for T<sub>A</sub>>25°C.  $\frac{2}{2}$  Derate linearly 1.71 mW/°C for T<sub>C</sub>>25°C.

#### **Primary Electrical Characteristics**

	hFE	h <sub>fe</sub>	C <sub>cb</sub>	NF	GPE	rb' Cc
Limits	0.		V <sub>CB</sub> = 10 Vdc I <sub>E</sub> = 0 100 kHz ≤ f ≤ 1 MHz	IC = 1.5 mAdc f = 450 MHz	VCE = 6 Vdc IC = 1.5 mAdc f = 450 MHz	IE = 2 mAdc
			pF	dB	dB	psec
Min	30	10	-	-	12.5	4
Max	150	19	· 1.0	4.5	21	15

For characteristic curves and test conditions, refer to data on basic type in File No. 61.

## Silicon N-P-N Overlay **VHF-UHF Transistors**

JAN Electrical Specifications: MIL-S-19500/341 Package: JEDEC TO-39-2N3553 JEDEC TO-60-2N3375, 2N4440

Maximum Ratings

Туре	PT T <sub>A</sub> = 25°C	P <sub>T</sub> T <sub>C</sub> = 25°C	V <sub>СВО</sub>	VCEO	VEBO	IC	T <sub>stg</sub>	ТJ
	w	w	Vdc	Vdc	Vdc	Adc	°C	<u>°C</u>
2N3375, 2N4440	2.6 <u>1/</u>	11.6 <sup>3/</sup>	65	40	4	1.5	-65 to +200	+200
2N3553	1.0 <sup>2/</sup>	7.0 <sup>4_/</sup>	65	40	4	1.0	-65 to +200	+200

 $\frac{1}{2}$ /Derating linearly at 14.86 mW/°C for T<sub>A</sub> > 25°C.  $\frac{2}{2}$ /Derate linearly at 5.71 mW/°C for T<sub>A</sub> > 25°C.

 $\underline{^{3}\!\mathit{I}}$  Derate linearly at 0.066 W/°C for  $T_{C}>25^{\circ}\text{C}.$ <u>4</u> Derate linearly at 0.04 W/°C for  $T_C > 25^{\circ}C$ .

## Primary Electrical Characteristics

Limits	V <sub>CE</sub> ( IC = 500 mAdc IB = 100 mAdc 2N3375 2N4440	sat) <sup>1</sup> / IC = 250 mAdc IB = 50 mAdc 2N3553	Cobo IE = 0 VCB = 30 Vdc 100 kHz ≤ f ≤ 1 MHz	<sup> h</sup> fe <sup> </sup> V <sub>CE</sub> = 28 Vdc I <sub>C</sub> = 125 mAdc f = 100 MHz	hFE VCE = 5 Vdc <sup>1</sup> IC = 150 mAdc
	Vdc	Vdc	pF		
Min	_	-	_	3.5	15
Max	0.7	0.6	10	-	150

	P	DE	POE	P	DE	
Limits	PIE = 1.0 W f = 100 MHz	PIE = 1.0 W f = 400 MHz	PIE = 0.25 W f = 175 MHz	PIE = 1.0 W f = 100 MHz	PIE = 1.0 W f = 400 MHz	
	2N3375		2N3553	2N4400		
	w	w	w	w	w	
Min	7.5	3.0	2.5	10	4.0	
Max	14	6.0	5.0	16	8.0	

1/Pulsed test

For characteristic curves and test conditions, refer to data on basic type in File No. 386.

## JAN2N3866, JANTX2N3866

## Silicon N-P-N Overlay VHF-UHF Transistors

JAN Electrical Specification: MIL-S-19500/398 Package: JEDEC TO-39

Maximum Ratings

Рт <u>-</u> / Т <sub>А</sub> = 25°С	V <sub>CBO</sub>	VEBO	VCEO	۱c	T <sub>stg</sub>	Тյ
<u>w</u>	Vdc	Vdc	Vdc	Adc	<u>°C</u>	°C
1.0	60	3.5	30	0.4	-65 to +200	+200

 $\frac{1}{Derate linearly at 5.71 \text{ mW/}^{\circ}\text{C} \text{ for } T_{\text{A}} > 25^{\circ}\text{C}.$ 

#### **Primary Electrical Characteristics**

Limits	hFE VCE = 5.0 Vdc IC = 50 mAdc	h <sub>fe</sub>   VCE = 15 Vdc IC = 50 mAdc f = 200 MHz	C <sub>obo</sub> V <sub>CB</sub> = 28 Vdc I <sub>E</sub> = 0 100 kHz ≤ f ≤ 1 MHz	V <sub>CE</sub> (sat) I <sub>C</sub> = 100 mAdc I <sub>B</sub> = 10 mAdc	POE V <sub>CC</sub> = 28 Vdc P <sub>IE</sub> = 0.15 W f = 400 MHz	P <sub>OE</sub> V <sub>CC</sub> = 28 Vdc P <sub>IE</sub> = 0.075 W f = 400 MHz
			pF	Vdc	w	<u>w</u>
Min	15	2.5	_	-	1.0	0.5
Max	200	8.0	3.0	1.0	2.0	-

For characteristic curves and test conditions, refer to data on basic type in File No. 80.

## JAN2N5071, JANTX2N5071

## Silicon N-P-N Emitter-Ballasted Overlay VHF Transistor

JAN Electrical Specification: MIL-S-19500/442 Package: JEDEC TO-60

**Maximum Ratings** 

Рт <u>1</u> /	PT <sup>2/</sup>	VCEO	VEBO	VCEX	IC	T <sub>Oper</sub> .
T <sub>A</sub> = 25°C	TC = 25°C					T <sub>stg.</sub>
W	w	Vdc	Vdc	Vdc	Adc	<u>°C</u>
2.6	70	35	4	65	10	-65 to +200

 $\frac{1}{}$  Derate linearly at 15 mW/°C for T<sub>A</sub> > 25°C

 $\frac{2}{Derate}$  linearly at 400 mW/°C for T<sub>C</sub>> 25°C

#### **Primary Electrical Characteristics**

Limits	hFE VCE = 5 Vdc IC = 3 Adc	C <sub>obo</sub> V <sub>CB</sub> = 30 Vdc I <sub>E</sub> = 0 100kHz≤f≤1MHz	POE PIE = 3 W f = 76 MHz	VSWR f = 30 MHz P <sub>OE</sub> = 30 W	RθJC
Min. Max.	15 100	<u>р</u> Ғ 85	<u>W</u> 24 34	3:1 All Phases	<u>°C/W</u> 2.5

For characteristic curves and test conditions, refer to data on basic type in File No. 269.

## JAN2N5109, JANTX2N5109

JAN Electrical Specification: MIL-S-19500/453 Package: JEDEC TO-39

#### Maximum Ratings

PT <sup>1/</sup> T <sub>A</sub> = 25°C	V <sub>CBO</sub>	VEBO	VCEO	VCER	Ic	T <sub>stg</sub>	Тj
<u>.w</u>	Vdc	Vdc	Vdc	Vdc	Adc	<u>°C</u>	<u>°C</u>
1.0	40	3.0	20	40	0.4	-65 to +200	+200

<sup>⊥</sup>/ Derate linearly 5.71 mW/°C for T<sub>A</sub> ≥25°C.

### **Primary Electrical Characteristics**

Limits	hFE VCE = 15 Vdc IC = 50 mAdc	h <sub>fe</sub>   V <sub>CE</sub> = 15 Vdc I <sub>C</sub> = 50 mAdc f = 200 MHz	C <sub>obo</sub> V <sub>CB</sub> = 28 Vdc I <sub>E</sub> = 0 100 kHz ≤ f ≤ 1 MHz	V <sub>CE</sub> (sat) I <sub>C</sub> = 100 mAdc I <sub>B</sub> = 10 mAdc	GPe VCE = 15 Vdc PIE = 10 dBM IC = 10 mAdc f = 200 MHz
Min	40	6.0	F		<u>_dB</u> 11.0
Max	120	9.0	3.5	0.5	-

For characteristic curves and test conditions, refer to data on basic type in File No. 281.

# JAN2N5918-

## Silicon N-P-N Emitter-Ballasted VHF-UHF Transistor

JAN Electrical Specification: MIL-S-19500/473 Package: JEDEC TO-216AA

### Maximum Ratings

PT <sup>1</sup>	Рт <sup>2/</sup>	¥	V	Vary	La.	т.	
T <sub>A</sub> = 25°C	T <sub>C</sub> = 75°C	VCEO	VEBO	VCEX	IC	Тј	
W	<u>w</u>	Vdc	Vdc	Vdc	Adc	<u>°C</u>	
2.4	10	30	4	60	0.75	-65 to +200	

┘ Derate linearly 13.7 mW/°C for T<sub>A</sub> > 25°C

<sup>2</sup> Derate linearly 80 mW/°C for T<sub>C</sub> >75°C

#### **Primary Electrical Characteristics**

	V <sub>CE</sub> (sat)	hFE	C <sub>obo</sub> V <sub>CB</sub> = 30 Vdc	POE
Limits	IC = 2 Adc IB = 400 mAdc	VCE = 4 Vdc IC = 0.5 Adc	IE = 0 100 kHz ≤ f ≤ 1 MHz	PIE = 1.59 W f = 400 MHz
	Vdc		<u>pF</u>	w
Min	-	15	-	10
Max	-	200	13	13

For characteristic curves and test conditions, refer to data on basic type in File No. 448.

## JAN2N5919A JANTX2N5919A

## Silicon N-P-N Emitter-Ballasted Overlay VHF/UHF Transistor

JAN Electrical Specifications: MIL-S-19500/475 Service: For UHF Package: JEDEC TO-216AA

### Maximum Ratings

PT <sup>1</sup> T <sub>A</sub> = 25°C	PT <sup>2</sup> T <sub>C</sub> = 25°C	VCEO	V <sub>EBO</sub>	VCEX	IC	TA
	_w_	Vdc	Vdc	Vdc	Adc	<u>°C</u>
2.6	25	30	4	65	4.5	-65 to +200

<sup>1</sup> Derate linearly 15 mW/°C for T<sub>A</sub> > 25°C.

<sup>2</sup> Derate linearly 200 mW/°C for T<sub>C</sub> >75°C.

### **Primary Electrical Characteristics**

Limits	V <sub>CE</sub> (sat) I <sub>C</sub> = 2 Adc I <sub>B</sub> = 400 mAdc	hFE VCE = 4 Vdc IC =0.5 Adc	C <sub>obo</sub> V <sub>CB</sub> = 30 Vdc IE = 0 100 khz ≪f≪ 1 MHz	P <sub>out</sub> P <sub>in</sub> = 4 W f = 400 MHz
Min	<u>_Vdc</u>	10	PF	<u>W</u> 16
Max	2	200	22	22

For characteristic curves and test conditions, refer to data on basic type in File No. 505.

# HR2N2857



Solid State Division

# Silicon N-P-N Epitaxial Planar Transistor

For UHF Applications in Industrial and Military Equipment

#### Features:

- High gain-bandwidth product fT = 1000 MHz min.
- High converter (450-to-30-MHz) gain G<sub>c</sub> = 15 dB typ. for circuit bandwidth of approximately 2 MHz

The RCA-HR2N2857 is a high-reliability version of the RCA-2N2857. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N2857 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N2857 transistor in RCA data bulletin file No. 61.

- High power gain as neutralized amplifier Gpe = 12.5 dB min. at 450 MHz for circuit bandwidth of 20 MHz
- High power output as uhf oscillator  $P_0 = \begin{cases} 30 \text{ mW min., } 40 \text{ mW typ. at } 500 \text{ MHz} \\ 20 \text{ mW typ., at } 1 \text{ GHz} \end{cases}$
- Low device noise figure –
   NF = {4.5 dB max. as 450 MHz amplifier 7.5 dB typ. as 450-to-30-MHz converter
- Low collector-to-base time constant -rb ' Cc = 7 ps typ.
- Low collector-to-base feedback capacitance C<sub>cb</sub> = 0.6 pF typ.

COLLECTOR-TO-BASE VOLTAGE	VCBO	30	v
COLLECTOR-TO-EMITTER VOLTAGE	VCEO	15	v
EMITTER-TO-BASE VOLTAGE	VEBO	2.5	v
COLLECTOR CURRENT	IC	40	mA
TRANSISTOR DISSIPATION:	Рт		
At case temperature up to 25° C		300	mW
At case temperatures above 25° C		Derate at 1.72 m	nW/ºC
At ambient temperatures up to 25° C		200	mW
At ambient temperatures above 25° C		Derate at 1.14 m	nW/ºC
TEMPERATURE RANGE:			
Storage and operating (Junction)		-65 to +200	oC
LEAD TEMPERATURE (During Soldering):			
At distances $\geq$ 1/32 in. from seating surface for 10 s max		265	oC

## II. GROUP A TESTS, at Ambient Temperature $(T_A) = 25^o C$

				TEST COND						LIMIT	s	
	CHARACTERISTIC	Symbol	Frequency f	DC Collector- to-Base Voltage VCB	DC Collector- to-Emitter Voltage VCE	DC Emitter- to-Base Voltage V <sub>EB</sub>	DC Emitter Current I <sub>E</sub>	DC Base Current I <sub>B</sub>	DC Collec- tor Current IC			
			MHz	v	v	v	mA	mA	mA	Min.	Max.	
•	Collector Cutoff Current	1 <sub>CBO</sub>		15			0			-	10	nA
	Collector-to-Base Breakdown Voltage	в∨сво					0		0.001	30	-	v
	Collector-to-Emitter Breakdown Voltage	BVCEO						0	3	15	-	v
	Emitter-to-Base Breakdown Voltage	BVEBO					-0.01		0	2.5	-	v
٠	Static Forward Current Transfer Ratio	hfE			1				3	30	150	
	Small-Signal Forward Current Transfer Ratio	h <sub>fe</sub>	0.001¢ 100¢		6 6				2 5	50 10	220 19	
	Collector-to-Base Feedback Capacitance	C <sub>cb</sub>	0.1 to Ib	10			0			-	1.0	pF
	Collector-to-Base Time Constant	rb' Cc	31.9 <sup>c</sup>	6			-2			4	15	ps
	Small-Signal Common- Emitter Power Gain in Neutralized Amplifier Circuit	Gpe	450¢		6				1.5	12.5	19	dB
	Power Output as Oscil- lator	Po	≥500ª	10			-12			30	-	mW
	UHF Device Noise Figure	NF	450c, d, f		6				1.5	-	4.5	dB
	UHF Measured Noise Figure	NF	450c, d		6				1.5	-	5.0	dB

a Fourth lead (case) not connected.

b Three-terminal measurement: Lead No. 1 (Emitter) and lead No. 4 (Case) connected to guard terminal.

c Fourth lead (case) grounded.

d Generator resistance R<sub>q</sub> = 50 ohms.

- e Generator resistance Rg = 400 ohms.
- f Device noise figure is approximately 0.5 dB lower than the measured noise figure. The difference is due to the insertion loss at the input of the test circuit (0.25 dB) and the contribution of the following stages in the test setup (0.25 dB).

\*Recorded before and after burn-in for each device (serialized).

### **III. BURN-IN CONDITIONS**

T<sub>A</sub> = 25<sup>o</sup> C V<sub>CB</sub> = 15 V P<sub>T</sub> = 0.2 W



# **RF Power Transistors**

## HR2N3375



The RCA-HR2N3375 is a high-reliability version of the RCA-2N3375. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N3375 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N3375 transistor in RCA data bulletin file No. 386.

COLLECTOR-TO-BASE VOLTAGE	V <sub>CBO</sub>	65	v
COLLECTOR-TO-EMITTER VOLTAGE:			
With external base-to-emitter voltage $V_{BE} = -1.5 V$	V <sub>CEV</sub>	65	V
With base open	V <sub>CEO</sub>	40	v
EMITTER-TO-BASE VOLTAGE	V <sub>EBO</sub>	4	V
CONTINUOUS COLLECTOR CURRENT	<sup>I</sup> c	0.5	А
TRANSISTOR DISSIPATION:	Р <sub>Т</sub>		
At case temperatures up to 25°C		11.6	W
At case temperatures above 25°C	Derate linearly at	0.066	W/°C
TEMPERATURE RANGE:			
Storage and Operating (Junction)		-65 to +200	°C
LEAD TEMPERATURE (During soldering):			
At distances $\geqslant$ 1/16 in. (1.58 mm) from insulating wafer for 10 s max.		230	°C

## II. GROUP A TESTS. At Case Temperature $(T_{C}) = 25^{\circ}C$ .

## STATIC

				Т	EST CON	DITIO	NS				
	CHARACTERISTIC	SYMBOL	D Colle Vo	ctor	DC Base Volts	(	DC Curre Milliam	nt	LIM	ITS	UNITS
			V <sub>CB</sub>	V <sub>CE</sub>	V <sub>BE</sub>	١ <sub>E</sub>	۱ <sub>B</sub>	ι <sub>c</sub>	Min.	Max.	
*	Collector-Cutoff Current	CEO		30			0		-	.1	mA
	Collector-to-Base										
	Breakdown Voltage	V <sub>(BR)CBO</sub>				0		0.1	65	-	v
	Collector-to-Emitter	V <sub>(BR)CEO</sub>					0	0 to 200 <sup>a</sup>	40 <sup>6</sup>	-	V
	Breakdown Voltage	V <sub>(BR)CEV</sub>			-1.5			0 to 200 <sup>a</sup>	65 <sup>b</sup>	-	V
	Emitter-to-Base					0.1		0	4		N N
	Breakdown Voltage	V <sub>(BR)EBO</sub>				0.1		0	4	-	V
	Collector-to-Emitter										
	Saturation Voltage	V <sub>CE</sub> (sat)		·			100	500	-	1	v
*	DC Forward Current										
	Transfer Ratio	h <sub>FE</sub>		5				150	10	-	

### DYNAMIC

			TES	T COND	ITION	3				·
CHARACTERISTIC	SYMBOL	DC Collector Volts		DC Base Volts	DC Current (Milliamperes)			ĻIM	UNITS	
		v <sub>cb</sub>	V <sub>CE</sub>	V <sub>BE</sub>	١ <sub>E</sub>	۱ <sub>B</sub>	<sup>I</sup> C	Min.	Max.	
Collector-to-Base Capacitance Measured at 1 MHz	с <sub>оbo</sub>	30			0			-	10	pF
RF Power Output Amplifier, Unneutralized At 100 MHz	P <sub>OE</sub>		28					7.5 <sup>c</sup>	_	w
400 MHz			28					3.0 <sup>d</sup>	-	

<sup>a</sup> Pulsed through an inductor (25 m H); duty factor = 50%. <sup>b</sup>Measured at a current where the breakdown voltage is a minimum. <sup>c</sup> For P<sub>IE</sub> = 1.0 W; minimum efficiency 65%. <sup>d</sup> For P<sub>IE</sub> = 1.0 W minimum efficiency 40%. \*Recorded before and after burn-in for each device (serialized).

### **III. BURN-IN CONDITIONS**

 $T_A = 25^{\circ}C$  $V_{CB} = 30 V$  $P_T = 2.6 W$ 



## **RF Power Transistors**

## HR2N3553

	Silicon N-P-N Overlay Transistor
	For VHF/UHF Applications
	Features:
JEDEC TO-39 H-1381	<ul> <li>2.5 W (MIN) output at 175 MHz, Class C Amplifier</li> <li>1.5 W (Typ) output at 500 MHz, Oscillator</li> <li>High Voltage Ratings</li> </ul>

The RCA-HR2N3553 is a high-reliability version of the RCA-2N3553. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N3553 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N3553 transistor in RCA data bulletin file No. 386.

COLLECTOR-TO-BASE VOLTAGE COLLECTOR-TO-EMITTER VOLTAGE:	V <sub>CBO</sub>	65	v
With external base-to-emitter voltage V <sub>BE</sub> = -1.5 V With base open EMITTER-TO-BASE VOLTAGE	V <sub>CEV</sub> V <sub>CEO</sub>	65 40 4	v v v
CONTINUOUS COLLECTOR CURRENT	V <sub>EBO</sub> IC	4 0.33	A
TRANSISTOR DISSIPATION: At case temperatures up to 25°C At case temperatures above 25°C	<sup>Р</sup> Т Derate linearly at	7 0.04	w w/°c
TEMPERATURE RANGE: Storage and Operating (Junction)	Soluto modily ut	-65 to +200	°C
LEAD TEMPERATURE (During soldering): At distances ≥ 1/16 in. (1.58 mm) from seating plane for 10 s max		230	°C

## II. GROUP A TESTS. At Case Temperature (T<sub>C</sub>) = $25^{\circ}$ C.

## STATIC

				TE	ST CON	DITION	S				
	CHARACTERISTIC	SYMBOL	DC Collector		DC Base	DC Current			LIMITS		UNITS
			Volt		Volts	(N	lilliamp				
			V <sub>CB</sub>	V <sub>CE</sub>	V <sub>BE</sub>	١E	IВ	<sup>i</sup> c	Min.	Max.	]
*	Collector-Cutoff Current	ICEO		.30			0			.1	mA
	Collector-to-Base										
	Breakdown Voltage	V <sub>(BR)CBO</sub>				0		0.3	65	-	v
	Collector-to-Emitter	V <sub>(BR)CEO</sub>					0	0 to 200 <sup>a</sup>	40 <sup>b</sup>	-	V
	Breakdown Voltage	V <sub>(BR)CEV</sub>			-1.5			0 to 200 <sup>a</sup>	65 <sup>b</sup>	-	V
	Emitter-to-Base										
	Breakdown Voltage	V <sub>(BR)EBO</sub>				0.1		0	4	-	V
	Collector-to-Emitter										
	Saturation Voltage	V <sub>CE</sub> (sat)					50	250	-	1	v
*	DC Forward Current										
	Transfer Ratio	h <sub>FE</sub>		5				150	10	-	

#### DYNAMIC

			TES	T COND							
CHARACTERISTIC	SYMBOL	DC Collector Volts		DC Base Volts	DC Current (Milliamperes)		nt	LIMITS		UNITS	
		V <sub>CB</sub>	VCE	V <sub>BE</sub>	۱ <sub>E</sub>	۱ <sub>B</sub>	Чc	Min.	Max.		
Collector-to-Base Capacitance Measured at 1 MHz	C <sub>obo</sub>	30			0			-	10	pF	
RF Power Output Amplifier, Unneutralized At 175 MHz	POE		28					2.5 <sup>c</sup>		w	

<sup>a</sup>Pulsed through an inductor (25 mH); duty factor = 50%. <sup>b</sup>Measured at a current where the breakdown voltage is a minimum. <sup>c</sup>For P<sub>1E</sub> = 2.5 W; minimum efficiency = 50%.

\*Recorded before and after burn-in for each device (serialized).

## **III. BURN-IN CONDITIONS**

 $T_A = 25^{\circ}C$ V<sub>CE</sub> = 30 V P<sub>T</sub> = 1 W



## **RF Power Transistors**

## HR2N3632



The RCA-HR2N3632 is a high-reliability version of the RCA-2N3632. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N3632 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N3632 transistor in RCA data bulletin file No. 386.

COLLECTOR-TO-BASE VOLTAGE	V <sub>CBO</sub>	65	v
COLLECTOR-TO-EMITTER VOLTAGE:			
With external base-to-emitter voltage $V_{BE} = -1.5 V$	V <sub>CEV</sub>	65	v
With base open	V <sub>CEO</sub>	40	v
EMITTER-TO-BASE VOLTAGE	V <sub>EBO</sub>	4	v
CONTINUOUS COLLECTOR CURRENT	'c	1.0	A
TRANSISTOR DISSIPATION:	Р <sub>Т</sub>		
At case temperatures up to 25°C		23	w
At case temperatures above 25°C	Derate linearly at	0.13	W/°C
TEMPERATURE RANGE:			
Storage and Operating (Junction)		-65 to +200	°c
LEAD TEMPERATURE (During soldering):			
At distances $\ge$ 1/16 in (1.58 mm) from insulating wafer for 10 s max.		230	°C

## II. GROUP A TESTS. At Case Temperature (T<sub>C</sub>) = $25^{\circ}$ C.

## STATIC

1	·····				TEST CO	NDITIC	NS				
			D	-	DC		DC	;			
	CHARACTERISTIC	SYMBOL	Colle		Base		Curre		LIM	ITS	UNITS
			Vo	lts	Volts	(1)	Villiam	peres)			
			V <sub>CB</sub>	V <sub>CE</sub>	V <sub>BE</sub>	١ <sub>E</sub>	۱ <sub>B</sub>	<sup>I</sup> C	Min.	Max.	
*	Collector-Cutoff Current	ICEO		30			0		-	0.25	mA
	Collector-to-Base										
	Breakdown Voltage	V <sub>(BR)CBO</sub>				0		0.5	65	-	v
	Collector-to-Emitter	V <sub>(BR)CEO</sub>					0	0 to 200 <sup>a</sup>	40 <sup>b</sup>	-	V
	Breakdown Voltage	V <sub>(BR)CEV</sub>			-1.5			0 to 200 <sup>a</sup>	65 <sup>b</sup>	-	v
	Emitter-to-Base										
	Breakdown Voltage	V <sub>(BR)EBO</sub>				.25		0	4	-	v
	Collector-to-Emitter										
	Saturation Voltage	V <sub>CE</sub> (sat)					100	500		1	v
*	DC Forward Current										
	Transfer Ratio	h <sub>FE</sub>		5				300	10	-	

#### DYNAMIC

			TES	T COND	TIONS	5				
CHARACTERISTIC	SYMBOL	Colle	DC Collector Volts				DC Current (Milliamperes)		LIN	UNITS
		V <sub>CB</sub>	V <sub>CE</sub>	V <sub>BE</sub>	۱ <sub>E</sub>	۱ <sub>B</sub>	ι <sub>c</sub>	Min.	Max.	
Collector-to-Base Capacitance Measured at 1 MHz	C <sub>obo</sub>	30			0			1	20	pF
RF Power Output Amplifier, Unneutralized At 175 MHz	P <sub>OE</sub>		28					13.5 <sup>c</sup>		w
260 MHz			28					10 <sup>d</sup>		

 $^{a}$  Pulsed through an inductor (25 mH); duty factor = 50%.  $^{b}$  Measured at a current where the breakdown voltage is a minimum.  $^{c}$  For PI  $_{E}$  = 3.5 W; minimum efficiency = 70%.  $^{d}$  For PI  $_{E}$  = 3.0 W; typical efficiency = 60%. \*Recorded before and after burn-in for each device (serialized).

## **III. BURN-IN CONDITIONS**

 $T_A = 25^{\circ}C$  $V_{CB} = 30 V$  $P_T = 2.6 W$ 



# **RF Power Transistors**

# HR2N3866



# Silicon N-P-N Overlay Transistor

High-Gain Driver for VHF/UHF Applications in Military and Industrial Communications Equipment

#### Features:

High power gain, unneutralized Class C amplifier
 1-W output at 400 MHz (10·dB gain)
 1-W output at 250 MHz (15-dB gain)
 1-W output at 175 MHz (17-dB gain)
 1-W output at 100 MHz (20-dB gain)

The RCA-HR2N3866 is a high-reliability version of the RCA-2N3866. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N3866 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N3866 transistor in RCA data bulletin file No. 80.

Low output capacitance
 Cobo = 3 pF max.

COLLECTOR-TO-BASE VOLTAGE COLLECTOR-TO-EMITTER VOLTAGE:	V <sub>CBO</sub>	55	v
With external base-to-emitter resistance, RBE = 10 $\Omega$	VCER	55	v
With base open	VCEO	30	v
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	v
CONTINUOUS COLLECTOR CURRENT	IC.	0.4	А
CONTINUOUS BASE CURRENT	IB	0.4	А
TRANSISTOR DISSIPATION:	PT		
At case temperature up to 25 <sup>o</sup> C		5	w
At case temperatures above 25° C TEMPERATURE RANGE:		Derate at 0.0286	W/oC
Storage and Operating (Junction)		-65 to +200	٥C
LEAD TEMPERATURE:			
At distances $\geq$ 1/16 in. (1.58 mm) from seating plane for 10 s max		230	٥C

## II. GROUP A TESTS, at Case Temperature (T<sub>C</sub>) = 25° C

### STATIC

		TEST CON								
CHARACTERISTIC	SYMBOL	DC VOLTAGE (V)		DC CURRENT (mA)			LIMITS		UNITS	
		VCE	VEB	١E	۱ <sub>B</sub>	۱c	MIN.	MAX.		
Collector Cutoff Current: Base-emitter junction reverse biased	ICEX	55	1.5				_	0.1	mA	
Base open	ICEO	28			0		-	20	μΑ	
Collector-to-Base Breakdown Voltage	V(BR)CBO			0		0.1	55	-	v	
Collector-to-Emitter Breakdown Voltage: With base open	V(BR)CEO				0	5	30	-	v	
With base connected to emitter through 10-ohm resistor	V(BR)CER		0			5	55	-		
Emitter-to-Base Breakdown Voltage	V(BR)EBO		ſ	0,1		0	3.5	-	v	
Emitter-Cutoff Current	IEBO		3.5				-	0.1	mA	
Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)				20	100	-	1.0	v	
DC Forward-Current Transfer Ratio	hFE	5				50	10	200		
Thermal Resistance (Junction-to-Case)	R <sub>θJC</sub>						-	35	°C/W	

## DYNAMIC

TEST AND CONDITIONS	SYMBOL	FREQUENCY	LIMITS		UNITS	
	STMBOL	MHz	MIN.	MAX.		
Power Output (V <sub>CC</sub> = 28 V): P <sub>IE</sub> = 0.1 W	POE	400	1.0	-	w	
Large-Signal Common-Emitter Power Gain ( $V_{CC} \approx 28 V$ ): PIE = 0.1 W	GPE	400	10	-	dB	
Collector Efficiency (V <sub>CC</sub> = 28 V): P <sub>IE</sub> = 0.1 W, P <sub>OE</sub> = 1 W, Source Impedance = 50 $\Omega$	η <sub>C</sub>	400	45	-	%	
Magnitude of Common-Emitter, Small-Signal, Short-Circuit Forward-Current Transfer Ratio: I <sub>C</sub> = 50 mA, V <sub>CE</sub> = 15 V	h <sub>fe</sub>	200	2.5	_		
Available Amplifier Signal Input Power, $\mathrm{P}_{OE}$ = 1 W, Source Impedance = 50 $\Omega$	Pi	400	-	0.1	w	
Common-Base Output Capacitance (V <sub>CB</sub> = 28 V)	Cobo	1	-	3	pF	

\*Recorded before and after burn-in for each device (serialized).

## **III. BURN-IN CONDITIONS**

T<sub>A</sub> = 25° C V<sub>CB</sub> = 28 V P<sub>T</sub> = 1 W



## **RF Power Transistors**

## HR2N5071



# 24-W (CW), 76-MHz Emitter-Ballasted Overlay Transistor

Silicon N-P-N Device for 24-Volt Applications

in VHF Communications Equipment

Features:

- For class B or class C amplifiers
- For 24-V FM (30 to 76 MHz) communications
- 24 W output at 76 MHz with 9 dB gain (Min.)
- Low thermal resistances

The RCA-HR2N5071 is a high-reliability version of the RCA-2N5071. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N5071 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N5071 transistor in RCA data bulletin file No. 269.

COLLECTOR-TO-BASE VOLTAGE V <sub>CB</sub>	65 G	v
COLLECTOR-TO-EMITTER VOLTAGE V <sub>CE</sub>	O 30	v
EMITTER-TO-BASE VOLTAGE V <sub>EB</sub>	4	v
COLLECTOR CURRENT:		
Continuous I <sub>C</sub>	3.3	А
Peak	10	Α
CONTINUOUS BASE CURRENT	1	А
TRANSISTOR DISSIPATION: P <sub>T</sub>		
At case temperatures up to 25 <sup>o</sup> C	70	w
At case temperatures above 25 <sup>0</sup> C Dera	ates linearly at 0.4	W/°C
*TEMPERATURE RANGE:		
Storage and operating (junction)	-65 to 200	°C
LEAD TEMPERATURE (During soldering):		
At distances $\geq$ 1/32 in. (0.8 mm) from insulating wafer for		0.0
10 s max	230	°C

## II. GROUP A TESTS. At Case Temperature (T<sub>C</sub>) = $25^{\circ}$ C.

## STATIC

				•	TEST CO	NDITIO	NS				
	CHARACTERISTIC	SYMBOL	D Colle Volta	ector	DC Base Voltage- V		DC Current mA		LIN	IITS	UNITS
			v <sub>cb</sub>	VCE	V <sub>BE</sub>	ΙE	ЧB	'c	MIN.	MAX.	
	Collector-Cutoff Current:			-							
*	With base open	<sup>I</sup> CEO		30			0		-	5	mA
	With emitter open	Сво	60						-	10	
	Collector to Emitter										
	Sustaining Voltage:								]		
	With base open	V <sub>CEO</sub> (sus)					0	200 <sup>a</sup>	30	-	v
	With external base-										v
	to-emitter resistance	V <sub>CER</sub> (sus)						200 <sup>a</sup>	40	-	
	(R <sub>BE</sub> ) = 5 Ω										
	Emitter-to-Base										
	Breakdown Voltage	V <sub>(BR)EBO</sub>					10	0	4	-	v
	DC Forward Current										
*	Transfer Ratio	<sup>h</sup> fe		5				1 A	20	-	
	Thermal Resistance (Junction-to-Case)	R <sub>θJC</sub>								2.5	°c/w

## DYNAMIC

		TEST	TEST CONDITIONS					
CHARACTERISTIC	SYMBOL	DC Collector Supply (V <sub>CC</sub> )–V	Input Power (P <sub>IE</sub> )W	Frequency (f) - MHz	MIN.	MAX.	UNITS	
Power Output	POE	24	3	76	24	-	w	
Power Gain	G <sub>PE</sub>	24	3	76	9	-	dB	
Available Amplifier Signal Input Power	Pi	Source impedance (Zg) = 50	P <sub>OE</sub> = 24 W	76	-	3.	w	
Collector Efficiency	$\eta_{C}$	24	3	76	60	-	%	
Load Mismatch	LM	24	1.2	30	ſ '	io go R = 3:1		
Collector-to-Base Capacitance	C <sub>obo</sub>	V <sub>CB</sub> = 30 V	-	1		85	pF	

<sup>a</sup>Pulsed through a 25-mH inductor; duty factor  $\approx$  50%; repetition rate  $\geq$  60 Hz.

\*Recorded before and after burn-in for each device (serialized).

## **III. BURN-IN CONDITIONS**

 $T_A = 25^{\circ}C$  $V_{CB} = 28 V$  $P_T = 2.6 W$ 

# HR2N5090



Solid State Division

# High-Power Silicon N-P-N Overlay Transistor

High-Gain Type for Class A, B, or C Operation in VHF/UHF Circuits

Features:

Maximum safe-area-of-operation curve

- I.2.W (min.) output at 400 MHz (7.8-dB gain)
- I.6-W (typ.) output at 175 MHz (12-dB gain)

The RCA-HR2N5090 is a high-reliability version of the RCA-2N5090. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N5090 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N5090 transistor in RCA data bulletin file No. 270.

- Hermetic stud-type package
- All electrodes isolated from stud

COLLECTOR-TO-BASE VOLTAGE COLLECTOR-TO-EMITTER VOLTAGE:	V <sub>CBO</sub>	55	V
With external base-to-emitter resistance, $R_{BE}$ = 10 $\Omega$	VCER	55	v
With base open	VCEO	30	v
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	v
CONTINUOUS COLLECTOR CURRENT	IC	0.4	А
CONTINUOUS BASE CURRENT	۱ <sub>B</sub>	0.4	А
TRANSISTOR DISSIPATION:	Рт		
At case temperatures up to 100° C		4	w
At case temperatures above 100° C	Derate linea	rly at 0.04	W/oC
TEMPERATURE RANGE:			
Storage and Operating (Junction)	-6	65 to +200	٥C
LEAD TEMPERATURE (During Soldering):			
At distances $\geq$ 1/16 in. (1.58 mm) from insulating wafer for 10 s max		230	٥C

## II. GROUP A TESTS, at Case Temperature (T<sub>C</sub>) = 25° C

## STATIC

			TEST CONDITI	ONS						
	CHARACTERISTIC	SYMBOL	DC COLLECTOR VOLTAGE V	DC BASE VOLTAGE V	DC CURRENT mA			LIMITS		UNITS
			V <sub>CE</sub>	VBE	١E	۱ <sub>B</sub>	1 <sub>C</sub>	MIN.	MAX.	
•	Collector Cutoff Current: With base open	ICEO	28			o		-	0.02	
	With base-emitter junction reverse-biased	ICEV	55	-1.5				-	0.1	mA
	Emitter Cutoff Current	I <sub>EBO</sub>		3.5			0	-	0.1	mA
	Collector-to-Base Breakdown Voltage	V(BR)CBO			0		0.1	55	-	v
	Collector-to-Emitter Sustaining Voltage: With base open	V <sub>CEO</sub> (sus)				0	5	30	-	
	With external base-to-emitter resistance (R_BE) = 10 $\Omega$	V <sub>CER</sub> (sus)					5	55a	-	v
	Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>			0.1		0	3.5	-	v
	Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)				20	100	-	1.0	v
•	DC Forward-Current Transfer Ratio	hFE	5				50	10	200	
	Thermal Resistance (Junction-to-Case)	RØJC						-	25	°C/W

### DYNAMIC

		TEST CONDIT	TEST CONDITIONS						
CHARACTERISTIC	SYMBOL	DC COLLECTOR VOLTAGE	OUTPUT POWER (P <sub>OE</sub> )	INPUT POWER (P <sub>IE</sub> )	COLLECTOR CURRENT (IC)	FREQUENCY (f)	LIMIT	s	UNITS
		v	w	w	mA	MHz	MIN.	MAX.	
Power Output (Class C amplifier, unneutralized)	POE	V <sub>CC</sub> ≈ 28		0.2		400	1.2	-	w
Gain-Bandwidth Product	fT	V <sub>CE</sub> = 15			50		500	-	MHz
Magnitude of Common Emitter, Small-Signal, Short-Circuit Forward-Current Transfer Ratio	h <sub>fe</sub>	V <sub>CE</sub> = 15			50		2.5	-	
Available Amplifier Signal Input Power	Pi		1.2			400	-	0.2	w
Collector Efficiency	η <sub>C</sub>		1.2				45	-	%
Collector-to-Base Capacitance	Cobo	V <sub>CB</sub> = 30				1	-	3.5	pF

aPulse through a 25-mH inductor; duty factor = 0.05.

\* Recorded before and after burn-in for each device (serialized).

### **III. BURN-IN CONDITIONS**

T<sub>A</sub> = 25° C V<sub>CB</sub> = 28 V P<sub>T</sub> = 1.75 W



# **RF Power Transistors**

# HR2N5470



# Silicon N-P-N Overlay Transistor

For UHF/Microwave Power Amplifiers, Microwave Fundamental-Frequency Oscillators, and Frequency Multipliers

Features:

- □ 1-W output with 5-dB gain (min.) at 2 GHz
- 2-W output with 10-dB gain (typ) at 1 GHz

The RCA-HR2N5470 is a high-reliability version of the RCA-2N5470. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N5470 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N5470 transistor in RCA data bulletin file No. 350.

 Ceramic-metal hermetic package with low inductance and low parasitic capacitances

COLLECTOR-TO-BASE VOLTAGE COLLECTOR-TO-EMITTER VOLTAGE:	V <sub>CBO</sub>	55	v
With external base-to-emitter resistance, RBE = 10 $\Omega$	VCER	55	v
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	v
PEAK COLLECTOR CURRENT		0.4	А
CONTINUOUS COLLECTOR CURRENT	lc	0.2	А
TRANSISTOR DISSIPATION:	Рт		
At case temperatures up to 25° C		3.5	w
At case temperatures above 25° C		Derate at 0.02	W/oC
TEMPERATURE RANGE:			
Storage and operating (Junction)		-65 to +200	٥C

## II. GROUP A TESTS, at Case Temperature (T<sub>C</sub>) = 25° C

			TEST C	ONDITI	ONS			T			
	CHARACTERISTIC	SYMBOL	DC Collector Voltage (V)		DC Current (mA)			LIMIT	S	UNITS	
			v <sub>CB</sub>	V <sub>CE</sub>	۱E	۱ <sub>B</sub>	IC	Min.	Max.		
•	Collector Cutoff Current	ICES		50				-	1	mA	
	Collector-to-Base Breakdown Voltage	V(BR)CBO			0		0.1	55	-	v	
	Collector-to-Emitter Sustaining Voltage: With external base-to-emitter resistance (R_{BE}) = 10 $\Omega$	V <sub>CE R</sub> (sus)					5	55	-	v	
	Emitter-to-Base Breakdown Voltage	V(BR)EBO			0.1		0	3.5	-	V	
	Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)				10	100	-	1.0	v	
	Collector-to-Base Capacitance (Measured at 1 MHz)	C <sub>cb</sub>	30		0			-	3.0	pF	
	RF Power Output (Common-Base Amplifier): At 2 GHz <sup>a</sup>	РОВ	28					1.0		w	
*	Forward Current Transfer Ratio	hfe		5			50	30	150		

a For  $P_{IB} \approx 0.316$  W; minimum efficiency = 30%.

\*Recorded before and after burn-in for each device (serialized).

### **III. BURN-IN CONDITIONS**

T<sub>A</sub> = 25° C V<sub>CB</sub> = 15 V P<sub>T</sub> = 1 W

# HR2N5916



Solid State Division

# High-Gain Silicon N-P-N Overlay Transistor

For VHF/UHF Communications Equipment

Features:

- Radial leads for microstripline circuits
- 2-W (min.) output at 400 MHz (10-dB gain)
- 2-W (typ.) output at 1 GHz (5-dB gain)

The RCA-HR2N5916 is a high-reliability version of the RCA-2N5916. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N5916 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N5916 transistor in RCA data bulletin file No. 425.

- Low-inductance, ceramic-metal hermetic package
- All electrodes isolated from stud

COLLECTOR-TO-BASE VOLTAGE COLLECTOR-TO-EMITTER VOLTAGE:	VCBO	55	v
With base open	VCEO	24	v
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	v
CONTINUOUS COLLECTOR CURRENT	IC	0.2	А
TRANSISTOR DISSIPATION:	PT		
At case temperatures up to 100° C		4	w
At case temperatures above 100° C	Derate linea	rly at 0.04	W/oC
TEMPERATURE RANGE:			
Storage and Operating (Junction)	-6	65 to +200	٥C
CASE TEMPERATURE (During Soldering):			
For 10 s max		230	٥C

## II. GROUP A TESTS, at Case Temperature (T<sub>C</sub>) = 25° C

## STATIC

	CHARACTERISTIC SYMB		TEST CONDITIONS								
		SYMBOL	DC DC DC Collector Base Current Voltage Voltage mA				LIMIT	S	UNITS		
			V <sub>CE</sub>	VBE	١E	۱ <sub>B</sub>	lc	Min,	Max.		
•	Collector-to-Emitter Cutoff Current: Base-emitter junction shorted	ICES	30	0				_	1	mA	
	Collector-to-Emitter Breakdown Voltage:	V(BR)CES		0			5 <sup>a</sup>	55	· _		
	With base open	V <sub>(BR)CEO</sub>					5 <b>a</b>	24	-	v	
	Emitter-to-Base Breakdown Voltage	V <sub>(BR)</sub> EBO			0.1		0	3.5	-	v	
	Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)				10	100	-	0.5	v	
•	Forward Current Transfer Ratio	hFE	5				50	30	150		
	Thermal Resistance: (Junction-to-Case)	н <sup>ө јС</sup>						-	25	⁰C/W	

### DYNAMIC

		TEST CONDITIONS						
CHARACTERISTIC	SYMBOL	DC Collector Supply (V <sub>CC</sub> ) – V	Output Power (P <sub>OE</sub> ) – W	Input Power (PIE) –W	Frequency (f) — MHz	LIN	NITS	UNITS
					4	Min.	Max.	
Power Output	POE	28		0.2	400	2.0	-	w
Power Gain	GpE	28	2		400	10	-	dB
Collector Efficiency	ηc	28		0.2	400	50	-	%
Collector-Base Capacitance	C <sub>cb</sub>	30 (V <sub>CB</sub> )			1	-	4.5	pF

a Pulsed through a 25-mH inductor; duty factor = 50%

\*Recorded before and after burn-in for each device (serialized).

## III. BURN-IN CONDITIONS

T<sub>A</sub> = 25° C V<sub>CB</sub> = 16 V P<sub>T</sub> = 1.3 W

## HR2N5918





# 10-W, 400-MHz High-Gain Silicon N-P-N Emitter-Ballasted Overlay Transistor

For VHF/UHF Communications Equipment

Features:

- 10-W output at 400 MHz (8-dB min. gain)
- Emitter-ballasting resistors
- Broadband performance (225–400 MHz)

The RCA-HR2N5918 is a high-reliability version of the RCA-2N5918. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N5918 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N5918 transistor in RCA data bulletin file No. 448.

- Low-inductance ceramic-metal hermetic package
- All electrodes isolated from stud
- Radial leads for stripline circuits

### I. MAXIMUM RATINGS, Absolute-Maximum Values:

### COLLECTOR-TO-EMITTER VOLTAGE:

v
v
v
Α
w
N/oC
°C
٥C
٨

## II. GROUP A TESTS, at Case Temperature (T<sub>C</sub>) = 25° C

STATIC

			TEST CON	DITIONS						
	CHARACTERISTIC	SYMBOL	DC Collector Voltage	DC Base Voltage	DC Curre mA	nt		- LIN	итѕ	UNITS
			VCE	V <sub>BE</sub>	١E	۱ <sub>B</sub>	۱c	Min.	Max.	
•	Collector-to-Emitter Cutoff Current: Base-emitter junction shorted	ICES	30	0	- >			-	5	mA
	Collector-to-Emitter Breakdown Voltage:	V(BR)CES		0			100 <sup>a</sup>	60	-	v
	With base open	V(BR)CEO					100 <sup>a</sup>	30 .	-	
	Emitter-to-Base Breakdown Voltage	V(BR)EBO			1		0	4	-	v
٠	Forward Current Transfer Ratio	hFE	4				500	10	200	
	Thermal Resistance, (Junction to Case)	R <sub>0JC</sub>						-	12.5	°C/W

#### DYNAMIC

		TEST CONDIT	IONS						
CHARACTERISTIC	SYMBOL			Input Power (P <sub>IE</sub> ) — W	Frequency (f) — MHz	LIMITS Min, Max,		UNITS	
						Witt.	IVIAA.		
Power Output	POE	28		1.59	400 .	10	-	w	
Power Gain	GPE	28	10	* ÷.	400	8		dB	
Collector Efficiency	η <sub>C</sub>	28	10		400	60	-	%	
Collector-to-Base Output Capacitance	Cobo	30 (V <sub>CB</sub> )			1	-	13	pF	

aPulsed through a 25-mH inductor; duty factor = 50%.

\*Recorded before and after burn-in for each device (serialized).

### **III. BURN-IN CONDITIONS**

T<sub>A</sub> = 25° C V<sub>CB</sub> = 28 V P<sub>T</sub> = 2.4 W



## **RF Power Transistors**

## HR2N5919A



# 16-W, 400-MHz, Silicon N-P-N Emitter-Ballasted Overlay Transistor

Overdrive Capability of 20 W Output

Features:

- 6-dB gain (min.) at 400 MHz with 16-W (min.) output
- Integral emitter-ballasting resistors
- Broadband performance (225–400 MHz)
- Low-inductance ceramic-metal hermetic package

The RCA-HR2N5919A is a high-reliability version of the RCA-2N5919A. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N5919A are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N5919A transistor in RCA data bulletin file No. 505.

- Radial leads for microstripline circuits
- All electrodes isolated from the stud

#### I. MAXIMUM RATINGS, Absolute-Maximum Values:

#### COLLECTOR-TO-EMITTER VOLTAGE:

With base open	VCEO	30	·v
COLLECTOR-TO-BASE VOLTAGE	VCBO	65	v
EMITTER-TO-BASE VOLTAGE	VEBO	4	· V
CONTINUOUS COLLECTOR CURRENT	IC	4.5	А
TRANSISTOR DISSIPATION:	PT		
At case temperatures up to 75° C		25	w
At case temperatures above 75° C		Derate at 0.2	W/oC
TEMPERATURE RANGE:			
Storage and operating (Junction)		-65 to +200	٥C
CASE TEMPERATURE (During Soldering):			
For 10 s max.		230	oC

## II. GROUP A TESTS, at Case Temperature (T<sub>C</sub>) = 25<sup>o</sup> C

## STATIC

ſ			TEST COND	ITIONS						
	CHARACTERISTIC	SYMBOL	DC Collector Voltage-V	DC Base Voitage-V	DC Current mA			LIN	NITS .	UNITS
			VCE	VBE	ΙE	IB	۱c	Min.	Max.	
·	Collector-to-Emitter Cutoff Current: With base connected to emitter	ICES	30	0				-	10	mA
	Collector-to-Emitter Breakdown Voltage: With base connected to emitter	V <sub>(BR)CES</sub>		0			200 <sup>a</sup>	65	-	v
	With base open	V(BR)CEO				0	200 <sup>8</sup>	30	-	
	Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>			5		0	4	-	v
٠[	Forward Current Transfer Ratio	hFE	4				500	10	200	·
	Thermal Resistance (Junction-to-Case)	RØJC						-	5.0	°C/W

aPulsed through a 25-mH inductor; duty factor = 50%

### DYNAMIC

		TEST CONDITIONS						
CHARACTERISTIC	SYMBOL	DC Collector Supply	Input Power (PIE)-W	Output Power	Frequency (f)	LIMITS		UNITS
		(V <sub>CC</sub> )-V		(POE)-W	MHz	Min.	Max.	
Output Power		28	4.0		400	16	-	w
Overdrive Objective Test	POE	28	7.0		400	20	-	
Power Gain	GPE	28		16	400	6	-	dB
Collector Efficiency	η <sub>C</sub>	28	4.0		400	65	-	%
Collector-to-Base Output Capacitance	Cobo	30 (V <sub>CB</sub> )			1	-	22	pF

\*Recorded before and after burn-in for each device (serialized).

## **III. BURN-IN CONDITIONS**

T<sub>A</sub> = 25° C V<sub>CB</sub> = 28 V P<sub>T</sub> = 2.6 W


Solid State Division

## 2-W, 2-GHz, Emitter-Ballasted Silicon N-P-N Overlay Transistor

For UHF/Microwave Power Amplifiers, Microwave Fundamental-Frequency Oscillators, and Frequency Multipliers

### Features:

- 2-W output with 10-dB gain (min.) at 2 GHz
- 3-W output with 12-dB gain (typ.) at 1 GHz

The RCA-HR2N5920 is a high-reliability version of the RCA-2N5920. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N5920 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N5920 transistor in RCA data bulletin file No. 440.

- Ceramic-metal hermetic package with low inductance and low parasitic capacitances
- Stable common-base operation
- For coaxial, microstripline, and lumped-constant circuit applications
- Integral emitter-ballasting resistors

COLLECTOR-TO-BASE VOLTAGE COLLECTOR-TO-EMITTER VOLTAGE:	V <sub>CBO</sub>	50	v
With external base-to-emitter resistance, RBE = 10 $\Omega$ , sustaining	VCER <sup>(sus)</sup>	50	v
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	v
DC COLLECTOR CURRENT (Continuous)	IC	0.25	А
TRANSISTOR DISSIPATION:	Рт		
At case temperature up to 75° C		3.5	w
At case temperatures above 75° C, derate linearly		0.028	W/º C
For point of measurement of temperature (on collector terminal), see dimensional outlin	ne.		
TEMPERATURE RANGE:			
Storage and Operating (Junction)		-65 to +200	٥C
CASE TEMPERATURE (During Soldering):			
For 10 s max.		230	٥C

### II. GROUP A TESTS, at Case Temperature (T<sub>C</sub>) = 25° C

•			TEST C	ONDITIO	NS					1	
	CHARACTERISTIC	SYMBOL	DC Collector or Base Voltage (V)		DC Current (mA)			LIN	NITS	UNITS	
			V <sub>CE</sub>	VBE	١E	۱ <sub>B</sub>	۱c	Mìn.	Max.		
*	Collector Cutoff Current	ICES	45	0				-	2	mA	
	Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>			0		1	50	-	v	
	Collector-to-Emitter Breakdown Voltage: With external base-to-emitter resistance (R_BE) = 10 $\Omega$	V(BR)CER					5	50	-	v	
	Emitter-to-Base Breakdown Voltage	V(BR)EBO			0.1		0	3.5	-	v	
	Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)				10	100	-	1	v	
*	Forward Current Transfer Ratio	hFE	5				100	20	200		
	Thermal Resistance (Junction-to-collector terminal)	R <sub>θJCT</sub>				1		-	.30	°C/W	

### DYNAMIC

CHARACTERISTIC	SYMBOL	POWER	POWER		FREQUENCY (f)	LIN	IITS	UNITS
	STINDOL	P <sub>IB</sub> (W) P <sub>OB</sub> (W)			GHz	Min.	Max.	
Power Output	РОВ	0.2	•	28	2	2	-	w
Power Gain	GPB	0.2	2.0	28	2	10	-	dB
Collector Efficiency	ηc	0.2	2.0	28	2	40	-	%
Collector-to-Base Capacitance	Cobo			30 (V <sub>CB</sub> )	1 MHz		3	pF

\*Recorded before and after burn-in for each device (serialized).

### III. BURN-IN CONDITIONS

T<sub>A</sub> = 25° C V<sub>CB</sub> = 15 V P<sub>T</sub> = 2 W



Solid State Division

## 5-W, 2-GHz, Emitter-Ballasted Silicon N-P-N Overlay Transistor

For UHF/Microwave Power Amplifiers, Microwave Fundamental-Frequency Oscillators, and Frequency Multipliers

Features:

- 5-W output with 5.5-dB gain (typ.) at 2.3 GHz
- 5-W output with 7-dB gain (min.) at 2 GHz
- 10-W output with 11-dB gain (typ.) at 1.2 GHz

The RCA-HR2N5921 is a high-reliability version of the RCA-2N5921. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N5921 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N5921 transistor in RCA data bulletin file No. 427.

- Integral emitter-ballasting resistors
- Ceramic-metal hermetic package with low inductance and low parasitic capacitances

COLLECTOR-TO-BASE VOLTAGE COLLECTOR-TO-EMITTER VOLTAGE:	VCBO	50	ν
With external base-to-emitter resistance, RBE = 10 $\Omega$	VCER	50	v
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	v
DC COLLECTOR CURRENT (Continuous)	IC	0.7	Α
TRANSISTOR DISSIPATION:	Рт		
At case temperatures up to 25° C		14.5	w
At case temperatures above 25° C, derate linearly		0.083	W/oC
TEMPERATURE RANGE:			
Storage and Operating (Junction)		-65 to +200	°C
CASE TEMPERATURE (During Soldering):			
For 10 s max		230	٥C

### II. GROUP A TESTS, at Case Temperature (T<sub>C</sub>) = 25° C

### STATIC

1			TEST CONDITIONS							
	CHARACTERISTIC	SYMBOL	DC Collector or Base Voltage (V)		DC Current (mA)				AITS	UNITS
			VCE	VBE	١ <sub>E</sub>	۱ <sub>B</sub>	۱c	Min.	Max.	
*	Collector Cutoff Current	CES	45	0					2	mA
	Collector-to-Base Breakdown Voltage	V(BR)CBO			0		5	50	-	v
	Collector-to-Emitter Breakdown Voltage: With external base-to-emitter resistance (R_BE) = 10 $\Omega$	V(BR)CER					10	50	-	v
	Emitter-to-Base Breakdown Voltage	V(BR)EBO			0.1		0	3.5	-	v
	Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)				20	100		1	v
*	Forward Current Transfer Ratio	hFE	5				500	20	200	
	Thermal Resistance (Junction-to-Flange)	RØJF						-	12	°C/W

### DYNAMIC

		TEST CONDIT	TIONS			UNITS	
CHARACTERISTIC	SYMBOL	Frequency	DC Collector		MITS		
	(f) – GHz Supply Voltage (V <sub>CC</sub> ) – V	Min.	Max.				
Output Power PIB = 1 W	POB	2	28	5	-	w	
Power Gain P <sub>OB</sub> ≈ 5 W	GPB	2	28	7	-	dB	
Collector Efficiency POB = 5 W	ηc	2	28	40	-	%	
Collector-to-Base Capacitance V <sub>CB</sub> = 30 V	Cobo	1 MHz	-	-	8.5	pF	

\*Recorded before and after burn-in for each device (serialized).

### **III. BURN-IN CONDITIONS**

T<sub>C</sub> = 125° C V<sub>CB</sub> = 8 V P<sub>T</sub> = 3.2 W

## **RF Power Transistors**

## HR2N6105



Solid State Division

## 30-W, 400-MHz Broadband Emitter-Ballasted Silicon N-P-N Overlay Transistor

### Features:

- 5-dB gain (min.) at 400 MHz with 30 watts (min.) output
- Emitter-ballasting resistors
- Broadband performance (225–400 MHz)
- Low-inductance ceramic-metal hermetic package

The RCA-HR2N6105 is a high-reliability version of the RCA-2N6105. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N6105 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N6105 transistor in RCA data bulletin file No. 504.

- Radial leads for microstripline circuits
- All electrodes isolated from the stud

#### I. MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-EMITTER VOLTAGE:

COLLEGION TO LIMIT TEN VOLTAGE.				
With base open	V <sub>CEO</sub>	30	v	
COLLECTOR-TO-BASE VOLTAGE	V <sub>CBO</sub>	65	v	
EMITTER-TO-BASE VOLTAGE	V <sub>EBO</sub>	4	V	
CONTINUOUS COLLECTOR CURRENT	I <u>C</u>	4.5	А	
TRANSISTOR DISSIPATION:	Рт			
At case temperatures up to 75° C		36	w	
At case temperatures above 75° C	Derate linear	ly at 0.288	W/oC	
TEMPERATURE RANGE:				
Storage and operating (Junction)	–	65 to +200	٥C	
CASE TEMPERATURE (During Soldering):				
For 10 s max		230	٥C	

### II. GROUP A TESTS, at Case Temperature (T<sub>C</sub>) = 25° C

### STATIC

			TEST CONDITIONS						
	CHARACTERISTIC	SYMBOL	DC Voltage V		DC Current mA			NITS	UNITS
			VCE	VBE	ΙE	۱c	Min.	Max.	
٠	Collector-to-Emitter Cutoff Current: Base connected to emitter	ICES	30	0			-	10	mA
	Collector-to-Emitter Breakdown Voltage: With base connected to emitter	V(BR)CES		0		200 <sup>a</sup>	65	-	v
	With base open	V(BR)CEO				200 <sup>a</sup>	30	-	v
	Emitter-to-Base Breakdown Voltage	V(BR)EBO	T		5	0	4	-	v
•	Forward Current Transfer Ratio	hFE	4			500	10	200	
	Thermal Resistance (Junction-to-Case)	RØJC	1					3.5	°C/W

<sup>a</sup>Pulsed through a 25-mH inductor; duty factor = 50%.

### DYNAMIC

		TEST CONDITIONS							
CHARACTERISTIC	SYMBOL	DC Collector Supply	Input Power					UNITS	
·		(V <sub>CC</sub> ) – V	(P <sub>IE</sub> ) – W	(P <sub>OE</sub> ) – W	(F) — MHz	Min. Max.	Max.		
Output Power	POE	28	9.5		400	30	-	w	
Overdrive Test	POEO	28	12.0		400	34	-		
Power Gain	GPE	28		30	400	5	-	dB	
Collector Efficiency	η <sub>C</sub>	28	9.5		400	65	-	%	
Collector-to-Base Output Capacitance	Cobo	30 (V <sub>CB</sub> )			1	-	35	pF	

\*Recorded before and after burn-in for each device (serialized).

### **III. BURN-IN CONDITIONS**

T<sub>A</sub> = 25° C V<sub>CB</sub> = 28 V P<sub>T</sub> = 2.6 W



Solid State Division

## 2-W, 2-GHz, Emitter-Ballasted Silicon N-P-N Overlay Transistor

For UHF/Microwave Power Amplifiers, Microwave Fundamental-Frequency Oscillators, and Frequency Multipliers

### Features:

- VSWR capability of ∞: 1 at 2 GHz
- 2-W output with 8.2-dB gain (min.) at 2 GHz
- 3-W output with 12-dB gain (typ.) at 1 GHz

The RCA-HR2N6265 is a high-reliability version of the RCA-2N6265. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N6265 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N6265 transistor in RCA data bulletin file No. 543.

- Ceramic-metal hermetic stripline package with low inductance and low parasitic capacitances
- For microstripline and lumped-constant circuit applications

COLLECTOR-TO-BASE VOLTAGE COLLECTOR-TO-EMITTER VOLTAGE:	V <sub>CBO</sub>	50	v
With external base-to-emitter resistance, RBE = 10 $\Omega$	VCER	50	v
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	v
CONTINUOUS COLLECTOR CURRENT	IC	0.275	А
TRANSISTOR DISSIPATION:	ΡŢ		
At case temperature up to 75° C		6.25	w
At case temperature above 75° C	Derate linea	rly at 0.05	W/oC
TEMPERATURE RANGE:			
Storage and operating (Junction)	-6	65 to +200	٥C
CASE TEMPERATURE (During Soldering):			
For 10 s max		230	oC

### II. GROUP A TESTS, at Case Temperature (T<sub>C</sub>) = 25° C

### STATIC

			TEST CO	ONDITIO	vs			_		
	CHARACTERISTIC	SYMBOL	DC Collector or Base Voltage (V)		DC Current (mA)			LIN	IITS	UNITS
			V <sub>CE</sub>	BBE	ΙE	۱ <sub>B</sub>	IC.	Min.	Max.	
٠l	Collector Cutoff Current	ICES	45	0				-	2	mA
	Collector-to-Base Breakdown Voltage	V(BR)CBO			0		5	50		v
	Emitter-to-Base Breakdown Voltage	V(BR)EBO			0.1		0	3.5	-	v
	Collector-to-Emitter Breakdown Voltage: External base-to-emitter resistance ${\sf R}_{\rm BE}$ = 10 $\Omega$	V(BR)CER					10	50	_	v
• [	Forward Current Transfer Ratio	hFE	5				100	10	200	
	Thermal Resistance (Junction-to-Flange)	RØJF						-	20	°C/W

### DYNAMIC

	SYMBOL	POWER	POWER	SUPPLY VOLTAGE	FREQUENCY	LIN	IITS	UNITS
	UT MIDOL	PIB(W)	P <sub>OB</sub> (W)	V <sub>C</sub> (V)	GHz	Min,	Max.	
Power Output	POB	0.3		28	2	2	-	w
Power Gain	GPB	0.3	2.0	28	2	8.2	-	dB
Collector Efficiency	ηc	0.3	2.0	28	2	33	-	%
Collector-to-Base Capacitance	Cobo			30 (V <sub>CB</sub> )	1 MHz	-	5	pF

\*Recorded before and after burn-in for each device (serialized).

### **III. BURN-IN CONDITIONS**

T<sub>A</sub> = 25° C V<sub>CB</sub> = 15 V P<sub>T</sub> = 2 W



Solid State Division

## 5-W, 2-GHz, Emitter-Ballasted Silicon N-P-N Overlay Transistor

For UHF/Microwave Power Amplifiers, Microwave Fundamental-Frequency Oscillators,and Frequency Multipliers

### Features:

- Emitter-ballasting resistors
- VSWR capability of ∞: 1 at 2 GHz
- 5-W output with 7-dB gain (min.) at 2 GHz

The RCA-HR2N6266 is a high-reliability version of the RCA-2N6266. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N6266 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N6266 transistor in RCA data bulletin file No. 544.

- □ 13.5-W output with 11-dB gain (typ.) at 1 GHz
- Ceramic-metal hermetic stripline package with low inductance and low parasitic capacitances
- Stable common-base operation
- For microstripline, stripline, and lumped-constant circuit applications

COLLECTOR-TO-BASE VOLTAGECOLLECTOR-TO-EMITTER VOLTAGE:	V <sub>CBO</sub> 50	v
With external base-to-emitter resistance, RBE = 10 $\Omega$	VCER 50	v
EMITTER-TO-BASE VOLTAGE	V <sub>EBO</sub> 3.5	v
CONTINUOUS COLLECTOR CURRENT	IC 1	А
TRANSISTOR DISSIPATION:	PT	
At case temperature up to 75° C	14.8	w
At case temperature above 75° C	Derate linearly at 0.118	W/oC
TEMPERATURE RANGE:		
Storage and operaging (Junction)	-65 to +200	٥C
CASE TEMPERATURE (During Soldering):		
For 10 s max	230	oC

### II. GROUP A TESTS, at Case Temperature (T<sub>C</sub>) = 25° C

### STATIC

			TEST	CONDIT	IONS					
	CHARACTERISTIC	SYMBOL	DC Collector or Base Voltage (V)		Current				MITS	UNITS
			VCE	VBE	IE ·	۱в	IC.	Min.	Max.	1
•	Collector Cutoff Current	ICES	45	0				-	2	mA
	Collector-to-Base Breakdown Voltage	V <sub>(BR)</sub> CBO			0		5	50	-	v
	Emitter-to-Base Breakdown Voltage	B(BR)EBO			0.1		0	3.5	-	v
	Collector-to-Emitter Breakdown Voltage With external base-to-emitter resistance (R_BE) = 10 $\Omega$	V(BR)CER					10	50	_	v
	Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)				20	100	-	1	v
•	Forward Current Transfer Ratio	hFE	5				100	15	200	
	Thermal Resistance (Junction-to-Flange)	R∂jF						-	8.5	°C/W

### DYNAMIC

		TEST COND	TEST CONDITIONS			1	
CHARACTERISTIC	SYMBOL	Frequency (f) GHz	DC Collector Supply Voltage	LIMITS		UNITS	
			(V <sub>CC</sub> ) – V	Min.	Max.	1	
Output Power, P <sub>IB</sub> = 1 W	Ров	2	28	5	-	w	
Power Gain, P <sub>OB</sub> = 5 W	GPB	2	28	7	-	dB	
Collector Efficiency, P <sub>OB</sub> = 5 W	η <sub>C</sub>	2	28	33	-	%	
Collector-to-Base Capacitance V <sub>CB</sub> = 30 V	Cobo	1 MHz		-	10	pF	

\*Recorded before and after burn-in for each device (serialized).

### **III. BURN-IN CONDITIONS**

T<sub>C</sub> = 135° C V<sub>CB</sub> = 8 V P<sub>T</sub> = 3.2 W



Solid State

## 10-W, 2-GHz, Emitter-Ballasted Silicon N-P-N Overlay Transistor

For UHF/Microwave Power Amplifiers, Microwave Fundamental-Frequency Oscillators, and Frequency Multipliers

### Features:

- Emitter-ballasting resistors
- 10-W output with 7-dB gain (min.) at 2 GHz (28 V)
- 8-W output with 6-dB gain (typ.) at 2.3 GHz (28 V)

The RCA-HR2N6267 is a high-reliability version of the RCA-2N6267. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N6267 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N6267 transistor in RCA bulletin file No. 545.

- VSWR capability of 10:1 at 2 GHz
- Ceramic metal hermetic stripline package with low inductance and low parasitic capacitances
- Stable common-base operation
- For microstripline, stripline, and lumped-constant circuit applications

COLLECTOR-TO-BASE VOLTAGE COLLECTOR-TO-EMITTER VOLTAGE:	V <sub>CBO</sub>	50	v
With external base-to-emitter resistance, RBE = 10 $\Omega$	VCER	50	v
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	v
CONTINUOUS COLLECTOR CURRENT	IC	1.5	А
TRANSISTOR DISSIPATION:	РТ		
At case temperature up to 75° C		21	W
At case temperature above 75° C	Derate linearly	at 0.168	W/oC
TEMPERATURE RANGE:			
Storage and Operating (Junction)	-65	5 to +200	οC

### II. GROUP A TESTS, at Case Temperature (T<sub>C</sub>) = 25° C

### STATIC

		TEST CO	NDITIONS			ŀ			
CHARACTERISTIC	SYMBOL	DC Collector or Base Voltage (V)		DC Current (mA)			   	UNITS	
· ·		VCE	VBE	١E	IВ	۱c	Min.	Max.	1
Collector Cutoff Current	ICES	45	0				-	2	mA
Collector-to-Base Breakdown Voltage	V(BR)CBO			0		5	50	-	V
Emitter-to-Base Breakdown Voltage	V(BR)EBO			0.1		0	3.5	-	v
$\begin{array}{l} \mbox{Collector-to-Emitter Breakdown Voltage:} \\ \mbox{With external base-to-emitter resistance} \\ \mbox{(R}_{BE}) = 10 \ \Omega \end{array}$	V(BR)CER		-			10	50	_	v
Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)				20	100	-	1	V
Forward Current Transfer Ratio	hFE	5			Γ	100	15	200	
Thermal Resistance (Junction-to-Flange)	RØJF						-	6	°C/W

### DYNAMIC

		TEST CONDIT	TIONS	LIMITS			
CHARACTERISTIC	SYMBOL	Frequency (f) – GHz	DC Collector Supply Voltage			UNITS	
		(,, 0,,2	(V <sub>CC</sub> ) – V	Min.	Max.	1	
Output Power, P <sub>IB</sub> = 2 W	Ров	2	28	10	-	w	
Power Gain, P <sub>OB</sub> ≈ 10 W	GPB	2	28	7	-	dB	
Collector Efficiency, P <sub>OB</sub> = 10 W	η <sub>C</sub>	2	28	35	-	%	
Collector-to-Base Capacitance, V <sub>CB</sub> = 30 V	Cobo	1 MHz		-	13	pF	

\*Recorded before and after burn-in for each device (serialized).

### **III. BURN-IN CONDITIONS**

T<sub>C</sub> = 145° C V<sub>CB</sub> = 8 V P<sub>T</sub> = 3.2 W



## HR2N6268 HR2N6269



## 6.5- and 2-W, 2.3-GHz, Emitter-Ballasted Silicon N-P-N Overlay Transistors

For Use in Microwave Power Amplifiers, Fundamental-Frequency Oscillators, and Frequency Multipliers

### Features:

- Designed for 20 to 24-V equipment
- Emitter-ballasting resistors

The RCA-HR2N6268 and RCA-HR2N6269 are high-reliability versions of the RCA-2N6268 and RCA-2N6269. They are specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N6268 and HR2N6269 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are the same as those given for the basic 2N6268 transistors in RCA data bulletin file No. 546.

- VSWR capability of 10:1 at 2.3 GHz
- 2-W output with 7-dB gain (min.) at 2.3 GHz (HR2N6268)
- 6.5-W output with 5-dB gain (min.) at 2.3 GHz (HR2N6269)
- Stable common-base operation

I. MAXIMUM RATINGS, Absolute-Maximum Values:		HR2N6268	HR2N6269		
COLLECTOR-TO-BASE VOLTAGE	VCBO	45	45	v	
COLLECTOR-TO-EMITTER VOLTAGE:					
With external base-to-emitter resistance, RBE = 10 $\Omega$	VCER	45	45	v	
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	3.5	v	
CONTINUOUS COLLECTOR CURRENT	lc	0.350	1.5	Α	
TRANSISTOR DISSIPATION:	Рт				
At case temperature up to 75 <sup>o</sup> C		6.25	21	w	
At case temperature above 75 <sup>o</sup> C Derate linearly at		0.05	0.168	W/ <sup>o</sup> C	
TEMPERATURE RANGE:					
Storage and operating (Junction)		-65 1	to +200	°C	
CASE TEMPERATURE (During Soldering):					
For 10 s max.			230	°C	

### HR2N6268, HR2N6269

### II. GROUP A TESTS, at Case Temperature $(T_C) = 25^{\circ} C$

STATIC

		1.1	TEST (	CONDI	TIONS	S		LIN	IITS			
CHARACTERISTIC	SYMBOL	DC COLLE	DC COLLECTOR		DC.		HR2N6268		HR2N	6269	UNITS	
		OR BA		CUR	RENT							
			AGE (V)	(mA)						·		
		VCE	VBE	١E	IB .	IC	MIN.	MAX.	MIN.	MAX.		
Collector Cutoff Current	ICES	40	Ō	н - П			-	2	-	2	mA	
Collector-to-Base Breakdown Voltage	V(BR)CBO			0		5	45	-	45	•	v	
Emitter-to-Base Breakdown Voltage	V(BR)EBO			0.1		0	3.5	-	3.5	- 1	ХV.	
Collector-to-Emitter Breakdown Voltage With external base- to-emitter resistance $(R_{BE}) = 10 \Omega$	V(BR)CER					. 10	45	_	45	-	v	
Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)				10 20	100 100	· _	1	-	-'	V ·	
Thermal Resistance (Junction-to-Flange)	R <sub>θJF</sub>						-	20	-	× 6	°C/W	
Forward Current Transfer Ratio	h <sub>FE</sub>	5				100	10	200	15	200		

DYNAMIC

		TEST CON	DITIONS		LIN	ITS		
CHARACTERISTIC	SYMBOL	FREQUENCY (f) – GHz	DC COLLECTOR SUPPLY	HR2N6268		HR2N6269		UNITS
			VOLTAGE (V <sub>CC</sub> ) – V	MIN.	MAX.	MIN.	MAX.	
Output Power, P <sub>IB</sub> = 0.4 W = 2 W	POB	2.3 2.3	22 22	2	1 1	- 6.5		w
Power Gain, P <sub>OB</sub> = 2 W = 6.5 W	G <sub>PB</sub>	2.3 2.3	22 22	7	-	 5	· _	dB
Collector Efficiency, P <sub>OB</sub> = 2 W = 6.5 W	ηC	2.3 2.3	22 22	33 			- 1	%
Collector-to-Base Capacitance V <sub>CB</sub> = 30 V	C <sub>obo</sub>	1 MHz		-	5.5	_	13	pF

\*Recorded before and after burn-in for each device (serialized).

### **III. BURN-IN CONDITIONS**

	HR2N6268	HR2N6269	
TA	25	-	°C
тс	-	145	°C
VCB	15	8	v
Рт	2	3.2	w

## **RF Power Transistors**

## **HR2001**



Solid State Division

## 1-W, 2-GHz, Emitter-Ballasted Silicon N-P-N Overlay Transistor

For Use in Microwave Power Amplifiers, Fundamental-Frequency Oscillators, and Frequency Multipliers

Features:

- 1-W output with 7-dB gain (min.) at 2 GHz, 28 V
- Load VSWR capability of 10:1 at 2 GHz
- Emitter-ballasting resistors
- Stable common-base operation
  - Ceramic-metal hermetic stripline package with low inductance and low parasitic capacitances
- The RCA-HR2001 is a high-reliability version of the RCA-2001. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2001 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic RCA-2001 transistor in RCA data bulletin file No. 759.
- For stripline, microstripline, and lumped-constant circuits

COLLECTOR-TO-BASE VOLTAGE	VCBO	50	V
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	v
TRANSISTOR DISSIPATION:	Рт		
At case temperature up to 75 <sup>o</sup> C		5	w
At case temperature above 75°C Derate linearly at		0.04	W/ºC
TEMPERATURE RANGE:			
Storage and operating (Junction)		-65 to +200	oC
LEAD TEMPERATURE (During soldering):			
At distances $\geq$ 0.02 in. (0.5 mm) from seating plane			
for 10 s max		230	oC

### HR2001 .

### ELECTRICAL CHARACTERISTICS, at Case Temperature $(T_C) = 25^{\circ}C$ STATIC

			т	EST CON	DITION	S	LIN	IITS		
	CHARACTERISTIC	SYMBOL	Voltage V dc		Current mA dc		RCA2001		UNITS	
			VCE	V <sub>CB</sub>	١E	IC	MIN.	MAX.		
*	Collector Cutoff Current: With emitter open	СВО		28	0		-	0.5	mA	
	Collector-to-Base Breakdown Voltage	V(BR)CBO			0	5	50		v	
	Emitter-to-Base Breakdown Voltage	V(BR)EBO			0.1	0	3.5	-	v	
	Thermal Resistance: (Junction-to-Case)	R <sub>∂JC</sub>					-	25	°C/W	
*	Forward Current Transfer Ratio	hFE	5			100	15	120		

### DYNAMIC

			TEST CONDITIO		LIN			
CHARACTERISTIC	SYMBOL	VOLTAGE V dc	FREQUENCY GHz	POWER W		RCA	2001	UNITS
		Vcc	f	PIB	Ров	MIN.	MAX.	1
Output Power	Ров	28	2	0.2		1		w
Large-Signal Common-Base Power Gain	GPB	28	2		1	7	-	dB
Collector Efficiency	η <sub>C</sub>	28	2		1	30	-	%
Collector-to-Base Output Capacitance	C <sub>obo</sub>	V <sub>CB</sub> ≈ 28	1 MHz			-	3	pF

\* Recorded before and after burn-in for each device (serialized).

### **III. BURN-IN CONDITIONS**

T<sub>C</sub> = 130°C V<sub>CB</sub> = 15 V P<sub>T</sub> = 1.9 W



## **RF Power Transistors**

### HR2003 HR2N6390



# 2.5- and 3-W, 2-GHz, Emitter-Ballasted Silicon N-P-N Overlay Transistors

For Use in Microwave Power Amplifiers, Fundamental-Frequency Oscillators, and Frequency Multipliers

### Features:

- 2.5-W output with 7-dB gain (min.) at 2 GHz, 28 V (HR2003)
- 3-W output with 8-dB gain (min.) at 2 GHz, 28 V (HR2N6390)

The RCA-HR2003 and RCA-HR2N6390 are high-reliability versions of the RCA 2003 and RCA 2N6390. They are specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2003 and HR2N6390 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are the same as those given for the basic RCA 2003 and 2N6390 transistors in RCA data bulletin file No. 626.

- Load-VSWR capability of ∞: 1 at 2 GHz
- Emitter-ballasting resistors
- Stable common-base operation

I. MAXIMUM RATINGS, Absolute-Maximum Values:		HR2003	HR2N6390	
COLLECTOR-TO-BASE VOLTAGE COLLECTOR-TO-EMITTER VOLTAGE:	V <sub>CBO</sub>	50	50	v
With external base-to-emitter resistance, RBE = 10 $\Omega$	VCER	50	50	v
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	3.5	v
CONTINUOUS COLLECTOR CURRENT	IC	1	1	Α
TRANSISTOR DISSIPATION:	Рт			
At case temperature up to 75 <sup>0</sup> C		8.34	8.34	w
At case temperature above 75 <sup>o</sup> C Derate linearly at		0.067	0.067	W/ºC
TEMPERATURE RANGE:				
Storage and operating (Junction)		−65 t	o +200	°C
LEAD TEMPERATURE (During Soldering):				
At distances $\geq$ 0.02 in. (0.5 mm) from seating plane for 10 s max			230	°C

### II. GROUP A TESTS, at Case Temperature $(T_C) = 25^{\circ} C$

### STATIC

1			TES	T COND	ITION	IS		LIM	ITS		
	CHARACTERISTIC	SYMBOL	Voltage V dc		Current mA dc		HR2003		HR2N6390		UNITS
			VCE	VCB	ΙE	lc	MIN.	MAX.	MIN.	MAX.	
*	Collector Cutoff Current: With emitter open	ICBO		28	0		-	0.5	-	-	mA
	With emitter connected to base	ICES	45				-	-	-	2	
	Collector-to-Base Breakdown Voltage	V(BR)CBO			0 0	1 2	50		 50	1 1	v
	Collector-to-Emitter Breakdown Voltage: With external base-to- emitter resistance (R <sub>BE</sub> ) = 10 Ω	V(BR)CER				5	50	_	50	-	v
	Emitter-to-Base Breakdown Voltage	V(BR)EBO			1	0	3.5	-	3.5	-	v
*	Forward Current Transfer Ratio	hFE	10			50	20	120	20	120	
	Thermal Resistance: (Junction-to-Case)	R∂JC					-	15	-	15	°C/W

### DYNAMIC

		Т	EST CONDITION	IS						
CHARACTERISTIC	SYMBOL	VOLTAGE V dc	FREQUENCY GHz		POWER W		03	HR2N6390		UNITS
		Vcc	f	PIB	Ров	MIN.	MAX.	MIN.	MAX.	
Output Power	Ров	28 28	2 2	0.5 0.475		2.5 —	1	3	-	w
Large-Signal Common-Base Power Gain	GpB	28 28	2 2		2.5 3	7 —	-			dB
Collector Efficiency	nс	28 28	2 2		2.5 3	30 -	1 1	 30		%
Collector-to-Base Output Capacitance	C <sub>obo</sub>	V <sub>CB</sub> = 28	1 MHz			_	5		5	pF

\*Recorded before and after burn-in for each device (serialized).

### **III. BURN-IN CONDITIONS**

T<sub>A</sub> = 25<sup>o</sup> C V<sub>CB</sub> = 15 V P<sub>T</sub> = 2 W



## **RF Power Transistors**

## HR2005 HR2N6391



## 5-W, 2-GHz, Emitter-Ballasted Silicon N-P-N Overlay Transistors

For Use in Microwave Power Amplifiers, Fundamental-Frequency Oscillators, and Frequency Multipliers

Features:

- 5-W output with 7-dB gain (min.) at 2 GHz, 28 V for both types
- Load-VSWR capability of ∞: 1 at 2 GHz

The RCA-HR2005 and RCA-HR2N6391 are high-reliability versions of the RCA2005 and RCA-2N6391. They are specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2005 and HR2N6391 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are the same as those given for the basic RCA2005 and 2N6391 transistors in RCA data bulletin file No. 627.

- Emitter-ballasting resistors
- Stable common-base operation

I. MAXIMUM RATINGS, Absolute-Maximum Values:		HR2005	HR2N6391	
COLLECTOR-TO-BASE VOLTAGE	VCBO	50	50	v
With external base-to-emitter resistance, R <sub>BE</sub> = 10 $\Omega$	VCER	50	50	v
EMITTER-TO-BASE VOLTAGE	VEBO	· 3.5	3.5	v
CONTINUOUS COLLECTOR CURRENT	IC	2.5	2.5	А
TRANSISTOR DISSIPATION:	PT			
At case temperature up to 75 <sup>0</sup> C		16.7	16.7	w
At case temperature above 75° C Derate linearly at		0.133	0.133	W/ºC
TEMPERATURE RANGE:				
Storage and operating (Junction)		-65 1	to +200	°C .
LEAD TEMPERATURE (During Soldering):				
At distances $\geq$ 0.02 in. (0.5 mm) from seating plane for 10 s max			230	°C

### II. GROUP A TESTS, at Case Temperature $(T_C) = 25^{\circ} C$

### STATIC

			TES	T COND	ITION	IS		LIM	ITS		
-	CHARACTERISTIC	SYMBOL		tage dc		rent dc	HR200	)5	HR2N6	5391	UNITS
			VCE	VCB	١E	IC	MIN.	MAX.	MIN.	MAX.	
*	Collector Cutoff Current: With emitter open	СВО		28	0		-	0.5	1	-	mA
	With emitter connected to base	ICES	45				-	-	-	3	
i	Collector-to-Base Breakdown Voltage	V(BR)CBO			0 0	1 5	50 -	1 1	- 50		v
	Collector-to-Emitter Breakdown Voltage: With external base-to- emitter resistance (R <sub>BE</sub> ) = 10 Ω	V(BR)CER		×		5	50	_	50	_	v
	Emitter-to-Base Breakdown Voltage	V(BR)EBO			1	0	3.5	-	3.5	_	v
*	Forward Current Transfer Ratio	hFE	10			200	20	120	20	120	
	Thermal Resistance: (Junction-to-Case)	Rejc						7.5	-	7.5	°C/W

### DYNAMIC

		т	EST CONDITION	S						
CHARACTERISTIC	SYMBOL	VOLTAGE V dc	FREQUENCY GHz		POWER W		05	HR2N	UNITS	
		Vcc	f	PIB	Ров	MIN.	MAX.	MIN.	MAX.	
Output Power	РОВ	28	2	1		5	-	5	-	w
Large-Signal Common-Base Power Gain	GPB	28	2		5	7	-	7	-	dB
Collector Efficiency	ηC	28	2		5	30	-	30	-	%
Collector-to-Base Output Capacitance	C <sub>obo</sub>	V <sub>CB</sub> = 28	1 MHz			-	9	-	9	pF

\*Recorded before and after burn-in for each device (serialized).

### **III. BURN-IN CONDITIONS**

T<sub>C</sub> = 135<sup>o</sup> C V<sub>CB</sub> = 8 V P<sub>T</sub> = 3.2 W





## HR2010 HR2N6392 HR2N6393



## 10-W, 2-GHz, Emitter-Ballasted Silicon N-P-N Overlay Transistors

For Use in Microwave Power Amplifiers, Fundamental-Frequency Oscillators, and Frequency Multipliers

Features:

- IO-W output with 7-dB gain (min.) at 2 GHz, 28 V (HR2N6393)
- IO-W output with 5-dB gain (min.) at 2 GHz, 28 V (HR2010, HR2N6392)

The RCA-HR2010, RCA-HR2N6392, and RCA-HR2N6393 are high-reliability versions of the RCA 2010, RCA-2N6392, and RCA-2N6393. They are specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2010, HR2N6392, and HR2N6393 are shown below. The basic electrical characteristics curves and test conditions and the mechanical details for these devices are the same as those given for the basic RCA2010, 2N6392, and 2N6393 transistors in RCA data bulletin file No. 628.

- Load-VSWR capability of 10:1 at 2 GHz
- Emitter-ballasting resistors
- Stable common-base operation

I. MAXIMUM RATINGS, Absolute-Maximum Values:		HR2010	HR2N6392	HR2N6393	
COLLECTOR-TO-BASE VOLTAGE COLLECTOR-TO-EMITTER VOLTAGE:	V <sub>CBO</sub>	50	50	45	V
With external base-to-emitter resistance, RBE = 10 $\Omega$	VCER	50	50	45	v
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	3.5	3.5	v
CONTINUOUS COLLECTOR CURRENT	IC	3.5	3.5	3.5	А
TRANSISTOR DISSIPATION:	Рт				
At case temperature up to 75 <sup>0</sup> C		21	21	21	w
At case temperature above 75 <sup>0</sup> C Derate linearly at TEMPERATURE RANGE:		0.167	0.167	0.167	W/ºC
Storage and operating (Junction)			-65 to +200	1	°C
At distances $\geq$ 0.02 in. (0.5 mm) from seating plane for 10 s max.			230	)	°C

### II. GROUP A TESTS, at Case Temperature $(T_C) = 25^{\circ} C$

STATIC

			TEST	r con	DIT	IONS			LIN	IITS			
	CHARACTERISTIC	SYMBOL		ltage dc		rrent A dc	HR	2010	HR2	V6392	HR2N	6393	UNITS
			VCE	Vсв	ΙE	IC	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
*	Collector Cutoff Current: With emitter open	ICBO		28			-	0.5	-	_	-	-	mA
	With emitter connected to base	ICES	45 40					-		3		- 3	
	Collector-to-Base Breakdown Voltage	V(BR)CBO			0	5	50	-	50	-	45	-	v
	Collector-to-Emitter Breakdown Voltage: With external base-to- emitter resistance (RBE) = 10 Ω	√(BR)CER				5	50	-	50	_	45	-	v
	Emitter-to-Base Breakdown Voltage	V(BR)EBO			1	0	3.5	-	3.5	-	3.5	-	v
•	Forward Current Transfer Ratio	hFE	10			500 <sup>a</sup>	20	120	20	120	20	120	
	Thermal Resistance: (Junction-to-Case)	R <sub>θ</sub> JC					-	6	-	6	-	6	oC/M

<sup>a</sup> Pulse test: pulse duration = 80  $\mu$ s

### DYNAMIC

		TES	T CONDITION	S								
CHARACTERISTIC	SYMBOL	VOLTAGE V dc	FREQUENCY GHz	POWER W		HR2010		HR2	<b>V6392</b>	HR2N	UNITS	
		Vcc	f	PIB	Ров	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Output Power	РОВ	28 28	2 2	2 3		- 10		- 10	-	10 -	1 1	w
Large-Signal Common-Base Power Gain	GPB	28	2		10	5	-	5	-	7	_	dB
Collector Efficiency	ηC	28	2		10	33	-	33	+	35	-	%
Collector-to-Base Output Capacitance	C <sub>obo</sub>	VCB = 28	1 MHz			-	10	_	11	-	11	pF

\*Recorded before and after burn-in for each device (serialized).

### **III. BURN-IN CONDITIONS**

T<sub>C</sub> = 145<sup>o</sup> C V<sub>CB</sub> = 8 V P<sub>T</sub> = 3.2 W

## **RF Power Transistors**



## HR3001 HR3003 HR3005



## 1-W, 2.5-W, and 4.5-W, 3-GHZ, Emitter-Ballasted N-P-N Transistors

Features:

- 1-W output with 7-dB gain (min.) at 3 GHz (HR3001)
- 2.5-W output with 5-dB gain (min.) at 3 GHz (HR3003)
- 4.5-W output with 5-dB gain (min.) at 3 GHz (HR3005)
- Emitter-ballasting resistors
- Stable common-base operation

The RCA-HR3001, RCA-HR3003, and RCA-HR3005 are high-reliability versions of the RCA3001, RCA3003, and RCA3005. They are specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR3001, HR3003, and HR3005 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are the same as those given for the basic RCA3001, RCA3003, and RCA3005 transistor in RCA data bulletin file No. 657.

- Hermetic stripline package with low inductances and low parasitic capacitances
- Load-VSWR capability of 10:1 at 3 GHz

v
Ý
w
W/ºC
°C
°C

### II. GROUP A TESTS, at Case Temperature (T<sub>C</sub>) = 25<sup>o</sup> C

### STATIC

			TEST	CON	DITIC	NS			LIN	AITS			
	CHARACTERISTIC	SYMBOL	Voltage V dc		Current mA dc		HR3001		HR3003		HR3005		UNITS
			VCE	V <sub>CB</sub>	۱ <sub>E</sub>	ιc	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
*	Collector Cutoff Current: With emitter open	<sup>I</sup> CBO		28	0		-	0.5	_	0.5	-	0.5	mA
	Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>		-	0	5	50	-	50	-	50	-	v
	Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>			0.1	0	3.5	-	3.5	-	3.5	-	v
*	Forward Current Transfer Ratio	hFE	5			100	15	120	15	120	15	120	
	Thermal Resistance: (Junction-to-Case)	R <sub>θ JC</sub>					-	25	-	15	-	8.5	°C/W

### DYNAMIC

		TE	ST CONDITION	IS				LIN	<b>AITS</b>			
CHARACTERISTIC	SYMBOL	VOLTAGE V dc	FREQUENCY GHz		NER V	HR3	HR3001		003	HR3005		UNITS
· · · ·		′ V <sub>CC</sub>	f	PIB	Ров	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
		28	3	0.2		1.0	-	-	-	-	-	
Output Power	Ров	28	3	0.8		-	-	2.5	-	-	-	w
		28	3	1.4		-	-	-	-	4.5	-	
Large-Signal		28	3		1.0	7	_	-	-	-	-	
Common-Base	GPB	28	3		2.5	- 1	-	5	-	-		dB
Power Gain		28	3		4.5	-	-	-	-	5	-	
		28	3		1.0	30	-	1	-	-	-	
Collector Efficiency	ηc	28	3		2.5	-	-	30	-	-	-	%
	u u	28	3		4.5	-	-	-		30		
Collector-to-Base Output Capacitance	C <sub>obo</sub>	V <sub>CB</sub> = 28	1 MHz			-	3	_	5	_	7	pF

\*Recorded before and after burn-in for each device (serialized).

### **III. BURN-IN CONDITIONS**

	HR3001	HR3003	HR3005	
TA	-	25		°C
тс	130		145	°C
VCB	15	15	8	v
Рт	1.9	2.0	3.2	W

## **RF** Transistors

## HR40915



## 0.2-to-1.4-GHz Low-Noise Silicon N-P-N Transistor

For High-Gain Small-Signal Applications

### Features:

Low noise figure:

NF = 2.5 dB (max.) with 11 dB gain at 450 MHz

- = 3.0 dB (typ.) at 890 MHz
- = 4.5 dB (typ.) at 1.3 GHz
- High gain (tuned, unneutralized);
  - GPF = 14 dB (min.) at 450 MHz D Low distortion
    - = 6.5 dB (typ.) at 1.3 GHz

High gain-bandwidth product

- Large dynamic range

The RCA-HR40915 is a high-reliability version of the RCA-40915. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR40915 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 40915 transistor in RCA data bulletin file No. 574.

I. MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-BASE VOLTAGE	V <sub>CBO</sub>	35	v
COLLECTOR-TO-EMITTER VOLTAGE	V <sub>CEO</sub>	15	v
EMITTER-TO-BASE VOLTAGE	V <sub>EBO</sub>	3.5	v
CONTINUOUS COLLECTOR CURRENT	<sup>I</sup> C	40	mA
TRANSISTOR DISSIPATION:	P <sub>T</sub>		
At ambient temperatures up to 25°C		200	mW
At ambient temperatures above 25°C	Derate linearly at	1.14	mW/°C
TEMPERATURE RANGE:			
Storage and Operating (Junction)		-65 to + 200	°c



Solid State

### HR40915

## II. GROUP A TESTS, At Ambient Temperature (T<sub>A</sub>) = $25^{\circ}$ C.

		-	•								
				TEST C	ONDIT	IONS					
	CHARACTERISTIC	SYMBOL	D COLLE VOLT (V	CTOR AGE	СІ	DC JRREN (mA)	іт	LIMITS		UNITS	
			V <sub>CB</sub>	V <sub>CE</sub>	ΙE	۱ <sub>B</sub>	<sup>1</sup> C	MIN.	MAX.		
,	STATIC	·									
*	Collector Cutoff Current	Ісво	10		0				20	nA	
	Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>			0		0.01	35		v	
	Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>				0	0.1	15	-	v	
	Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>			0.01		0	3.5	-	v	
*	DC Forward-Current Transfer Ratio	h <sub>FE</sub>		10		·	3	20	-	-	
	Thermal Resistance: (Junction-to-Ambient)	R <sub>∂JA</sub>						-	880	°C/W	
	DYNAMIC			1							
	Device Noise Figure (f = 450 MHz)	NF		10		1.	1.5	. 1	2.5	dB	
	Small-Signal Common-Emitter Power Gain (f = 450 MHz) Unneutralized Amplifier	G <sub>PE</sub>		10			1.5	14		dB	
	At minimum noise figure	G <sub>PE</sub>		10			1.5	11.0	-	dB	
	Collector-to-Base Output Capacitance (f = 1 MHz)	C <sub>obo</sub>	10		0			_	1.0	рF	

\*Recorded before and after burn-in for each device (serialized).

### **III. BURN-IN CONDITIONS**

T<sub>A</sub> = 25°C V<sub>CB</sub> = 15 V P<sub>T</sub> = 0.2 W

## **RF** Transistors





JEDEC TO-39

## Silicon N-P-N Overlay Transistor

For VHF Broadband Amplifiers in CATV and MATV Equipment

### Features:

- Low Device Noise Figure:
  - 200-MHz narrow-band (30 mA) = 3 dB max. 60-MHz narrow-band (30 mA) = 2.2 dB max. 50-250-MHz broadband = 6.5 dB typ.
- High Gain:

 $G_{PE}$  (200 MHz, 30 mA) = 15 dB min.  $G_{VE}$  (50-250 MHz, broadband) = 10 dB typ.  $f_{T}$  (30 mA) = 1.8 GHz min.

The RCA-HR41039 is a high-reliability version of the RCA-41039. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR41039 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 41039 transistor in RCA data bulletin file No. 764.

H-1381

### Low Distortion:

Cross-modulation (40 dBmV, 17 V, 60 mA) = -67 dB typ. IMD (50 dBmV, 17 V, 60 mA) = -55 dB typ.

Collector-to-Base Time Constant: (f = 31.9 MHz) = 7.0 ps typ.

COLLECTOR-TO-BASE VOLTAGE	V <sub>CBO</sub>	40	۷
With base open	V <sub>CEO</sub>	25	v
		20	•
EMITTER-TO-BASE VOLTAGE	V <sub>EBO</sub>	3.5	v
CONTINUOUS COLLECTOR CURRENT	'c	0.25	А
TRANSISTOR DISSIPATION:	Р <sub>Т</sub>		
At case temperatures up to 75°C		2.5	w
At case temperatures above 75°C	Derate linearly at	0.02	W/°C
TEMPERATURE RANGE:			
Storage & Operating (Junction)		-65 to 200	°c
LEAD TEMPERATURE (During soldering):			
At distances $\geqslant$ 1/32 in. (0.8 mm) from seating plane for 10 s max		230	°c

## II. GROUP A TESTS, At Case Temperature $(T_{C}) = 25^{\circ}C$

•

### STATIC

	·		1	EST CO	NDIT	IONS				
	CHARACTERISTIC	SYMBOL	DC Voltage V		DC Current mA			LIMITS		UNITS
			v <sub>cb</sub>	V <sub>CE</sub>	١ <sub>E</sub>	۱ <sub>B</sub>	I <sub>C</sub>	Min.	Max.	
*	Collector-Cutoff Current	Сво	18			0		-	100	μΑ
	Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>			0		1	40	-	V
	Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>			0.1		0	3.5	-	V
	Collector-to-Emitter Sustaining Voltage: With base open	V <sub>VEO</sub> (sus)				0	20	25	-	V
	Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)				10	100	-	0.25	V
*	DC Forward-Current Transfer Ratio	hFE	·	15			50	60	350	
	Thermal Resistance: (Junction-to-Case)	<sup>R</sup> ∂JC						-	50	°C/W

### DYNAMIC

		T	EST CO	NDIT	ONS				
		DC Voltage V		DC Current					
CHARACTERISTIC	SYMBOL						LIMITS		UNITS
				mA					4
		V <sub>CB</sub>	VCE	'E	В	l'c	Min.	Max.	·
Small-Signal, Common-Emitter	G		15			30	15	·	dB
Power Gain (f = 200 MHz)	G <sub>PE</sub>		13			30	15		uв
Noise Figure (Measured) (f = 200 MHz)	NF		15			30	-	3.2 <sup>a</sup>	dB
Wideband Voltage Gain (f = 50-250 MHz)	GVE		17			60	9.5	-	dB
12-Channel Cross Modulation									
Distortion (f = 50-250 MHz;	CMD		17			60	62	-	dB
output level = 40 dBmV)									
Gain-Bandwidth Product	4		15			30	1.8	-	GHz
(f = 200 MHz)	fT		15			60	2	-	
Collector-to-Base Capacitance (f = 1 MHz)	C <sub>obo</sub>	30					-	2.5	pF

<sup>a</sup>Because of insertion loss of input test circuit, device noise figure is approximately 0.2 dB less than measured.
 \*Recorded before and after burn-in for each device (serialized).

### **III. BURN-IN CONDITIONS**

 $T_A = 25^{\circ}C$  $V_{CB} = 15 V$  $P_T = 1 W$ 



## **RF Power Transistors**

## 40279

The RCA-40279 is the ultra-high reliability version of the RCA-2N3375 epitaxial silicon N-P-N planar transistor intended for class-A, -B, or -C amplifier, frequency multiplier, or oscillator operation. This device is subjected to special preconditioning tests for selection in ultra-high-reliability, large-signal, high-power, VHF-UHF applications in Space, Military, and Industrial communications equipment.

- Ultra-High Reliability
- Complete Qualification Testing

RF SERVICE, Maximum Ratings (Absolute-Maximum Values)

Collector-To-Base Voltage, V <sub>CBO</sub>	65	volts
Collector-To-Emitter Voltage:		
With base open, $V_{CEO}$	40	volts
With $V_{BE} = -1.5$ volts, $V_{GEV}$	65	volts
Emitter-To-Base Voltage, V <sub>EBO</sub>	4	volts
Collector Current, IC	1.5	amps.



$\begin{array}{l} \mbox{Transistor Dissipation, PT:} \\ \mbox{At } T_C \mbox{ up to } 25^{0}\mbox{C} \\ \mbox{At } T_C \mbox{ above } 25^{0}\mbox{C} \\ \end{array}$	11.6 Derate linearly to 0 watts a	watts it 200 <sup>0</sup> C
Temperature Range: Storage Operating (Junction)	-65 to 200 -65 to 200	٥C ٥C
Lead Temperature (During solderin At distances 1/32" from insulal wafer for 10 sec. max.		٥C

### ELECTRICAL CHARACTERISTICS - Case Temp. = 25°C (Unless Otherwise Specified)

				TEST C	ONDITIO	NS				
CHARACTERISTIC	SYMBOL	DC COLLECTOR VOLTS		DC BASE VOLTS	DC CURRENT (MILLIAMPERES)			LIM	ITS	UNITS
		V <sub>CB</sub>	VCE	VBE	١E	١B	IC	Min.	Max.	
Collector-Cutoff Current	ICEO	-	30	-	-	0	-	-	0.1	μa
Collector To-Base Breakdown Voltage	BVCBO	-	-	-	0	-	0.1	65	-	Volts
Collector-To-Emitter Breakdown Voltage	BVCEO	-	-	-		0	0 to 200*	40**	-	Volts
Collector-To-Emitter Breakdown Voltage	BVCEV	-	-	-1.5	-	-	0 to 200*	65**	-	Volts
Emitter-To-Base Breakdown Voltage	BVEBO	-	-	-	0.1	-	0	4	-	Volts
Collector-To-Emitter Saturation Voltage	V <sub>CE</sub> (sat)	-	-	-	-	100	0.5 amp	-	1	Volt
Output Capacitance	C <sub>ob</sub>	30	-	-	0	-	-	-	10	pf
RF Power Output Amplifier, Unneutralized										
At 100 Mc (See Fig. 1)	Роит	-	28	-	-	-	-	7.5 <b>°</b>	-	Watts
At 400 Mc (See Fig. 2)		-	28	-	-	-	-	3▲	-	Watts
Forward Current Transfer Ratio	<sup>h</sup> FE	-	5	-	-	-	150	10	-	-

\* Pulsed through an inductor (25 mh); duty factor = 50 %

• For  $P_{IN} = 1.0$  w; minimum efficiency = 65% • For  $P_{IN} = 1.0$  w; minimum efficiency = 40%

\*\* Measured at a current where the breakdown voltage is a minimum.

11-63



### RELIABILITY TESTING

Electrically, the RCA-40279 is similar to the RCA-2N3375; the exception being the 40279 ICEO is 100 nanoamperes maximum. In addition to Preconditioning and Group A tests, a Quali-

### Preconditioning (100 Per Cent Testing of Each Transistor)

- 1. Serialization
- 2. Record ICEO, hFE, VCE(sat)
- Temperature Cycling-Method 102A of MIL-STD-202, 5 cycles, -65°C + 200°C
- Bake, 72 hours minimum, +200°C
- 5. Constant Acceleration-Method 2006 of MIL-STD-750, 10, 000G,  $Y_1$  and  $Y_2$  axes
- 6. Record ICEO, hFE, VCE (sat)
- 7. Reverse Bias Age,  $T_A = 150^{\circ}$ C,  $V_{CB} = 28$  V, t = 168 hours
- Record ICEO, hFE, VCE(sat)
- 9. Power Age,  $T_A$  = 25°C,  $V_{CB}$  = 28 V, t = 500 hours,  $P_D$  = 2.6 W, free air

fication Approval test series (Group B Tests) is performed on a semi-annual basis. All units are tested to assure freedom from second breakdown in Class-A applications.

- \*10. Record ICEO, hFE, VCE (sat) at 168 hours and 500 hours
- 11. Helium Leak, 1 x 10<sup>-8</sup> cc/sec. max.
- 12. Methanol Bomb, 70 psig, 18 to 24 hours
- 13. X-Ray, RCA spec. 1750326
- 14. Record Subgroups 2 and 3 of Group A Tests
- \*

		oup A Tests					
TEST METHOD PER MIL-STD-750	EXAMINATION OR TEST	CONDITIONS	LTPD	SYMBOL		MAX.	UNITS
	Subgroup 1		10				
2071	Visual and Mechanical Examination	-	-	-	-	-	-
	Subgroup 2		5				
3036 D	Collector-To-Emitter Cutoff Current	V <sub>CE</sub> = 30 V, I <sub>B</sub> = 0	-	ICEO	-	100	namps
3001D	Collector-To-Base Breakdown Voltage	lc = 100μa, lE = 0	-	BV <sub>CBO</sub>	65	-	Volts
3026D	Emitter-To-Base Breakdown Voltage	l <sub>E</sub> = 100μa, l <sub>C</sub> = 0	-	BVEBO	4	-	Volts
3011D	Collector-To-Emitter Breakdown Voltage	IC = 0 to 200ma (Inductive) IB = 0	-	BVCEO	40	-	Volts
3011A	Collector-To-Emitter Breakdown Voltage	I <sub>C</sub> = 0 to 200ma (inductive) V <sub>BE</sub> = -1.5 V	-	BV <sub>CEV</sub>	65	-	Volts
3071	Collector-To-Emitter Saturation Voltage	IC = 500ma, IB = 100ma	-	V <sub>CE</sub> (sat)	-	1	Volt
3076	Forward Current Transfer Ratio	l <sub>C</sub> = 150 ma V <sub>CE</sub> = 5 V	-	h <sub>FE</sub>	10	-	
	Subgroup 3		5				
3236	Output Capacitance	f = 140 Kc, V <sub>CB</sub> = 30 V, I <sub>E</sub> = 0	-	С <sub>ор</sub>	-	10	pf
See Fig. 1	R.F. Power Output (Min. Eff. = 65%)	VCE = 28 V Pi = 1W, f = 100mc	-	Роит	7.5	-	Watts
See Fig. 2	R.F. Power Output (Min. Eff. = 40%)	V <sub>CE</sub> = 28 V, P <sub>i</sub> = 1W, f = 400mc	-	POUT	3	-	Watts
	Subgroup 4		15				
3036D	Collector Cutoff Current	$T_A = 150^{\circ}C \pm 3^{\circ}C,$ $V_{CB} = 30 V,$ $I_E = 0$	-	I <sub>CBO</sub>	-	100	$\mu$ amp
3076	Forward Current Transfer Ratio	$T_A = 150^{\circ}C \pm 3^{\circ}C,$ IC = 150 ma, VCE = 5 V	-	ħFE	-	200	-

Group A Tests

TEST METHOD PER					LIN	ITS	
MIL-STD-750	EXAMINATION OR TEST	CONDITIONS	LTPD*	SYMBOL	MIN.	MAX.	UNITS
	Subgroup 1 (10 samples)	_	7	-	-	-	-
2066	Physical Dimensions	TO-60	-	-	-	-	-
202/102A	Temperature Cycle	5∼, -65ºC, 200ºC	-	-	-	-	-
1056 B	Thermal Shock	0°C, 100°C	-	-	-	-	-
1021	Moisture Resistance	Omit lead fatigue	-	-	-	-	
2036D	Torque-To-Stud	1 minute, 12 inch pounds		_	-	-	-
	Subgroup 2 (10 samples)		7				
2016	Impact Shock	500G, 5 blows X <sub>1</sub> , Y <sub>1</sub> , Z <sub>1</sub> , 1 msec.	-	-	-	-	-
2046	Vibration Fatigue	-	-	-	-	-	-
2056	Vibration Var. Freq.	_	-	-	-	-	_
	Subgroup 3 (10 samples)		7				
2026	Solderability	_	-	-	-	-	-
1066	Dew Point	25°C, -65°C read ICEO	-	-	-	-	-
1001	Barometric Pressure	100,000 ft. read ICEO	-	-	-	-	-
	Subgroup 4 (25 samples)		7				
1031	Storage Life	200°C, 1000 hr	-	-	-	-	-
2006	Constant Acceleration	20,000G, Y <sub>1</sub> , Y <sub>2</sub>	-	-	-	-	-
	Subgroup 5 (25 samples)		7				
1026	Operating Life		-	_	-	_	-
	End Points Subgroups 1, 2, 3, 4, 5						
3036D	Collector-Cutoff Current	V <sub>CE</sub> = 30, I <sub>B</sub> = 0	-	ICEO	-	1	$\mu$ amp
3011A	Collector-To-Emitter Breakdown Voltage	IC = 0 to 200ma (inductive) VBE =-1.5 V	-	BVCEV	60	-	Volts
	R.F. Power Output (See Fig. 1)	f = 100 mc, V <sub>CE</sub> = 28 V, P <sub>i</sub> = 1 W	-	Роит	6.5	-	Watts
3076	Forward Current Transfer Ratio	I <sub>C</sub> = 150 ma, V <sub>CE</sub> = 5 V	-	hfe	9	-	-
3026D	Emitter-To-Base Breakdown Voltage	$I_{\rm E} = 100 \mu a,  I_{\rm C} = 0$	-	BV <sub>EBO</sub>	3.5	-	Volts

\* Acceptance/Rejection Criteria of Group B tests: For an LTPD plan of 7% the total sample size is 80 for which the maximum number of rejects allowed is 2. Acceptance is also subject to a maximum of one (1) reject per Subgroup.

Group B tests are performed once every six months as part of Qualification Approval.

File No. 202

## **RF Power Transistors**



### 40294

RC/

TO-72

RCA-40294 is an ultra-high-reliability double-diffused, epitaxial planar transistor of the silicon NPN type for low-noise amplifier, mixer, and oscillator applications at frequencies up to 500 MHz (common-emitter configuration), and up to 1200 MHz (common-base configuration).

This transistor is electrically and mechanically like RCA-2N2857, but is specially processed, preconditioned, and tested for critical aerospace and military applications.

The 40294 utilizes a hermetically sealed JEDEC TO-72 package. All active transistor elements are insulated from the case, which may be grounded by a fourth lead in applications requiring shielding of the device.

The curves of Typical Characteristics shown in the technical bulletin for RCA-2N2857 also apply for RCA-40294.

Maximum Ratings, Absolute-Maximum Values:

COLLECTOR-TO-BASE VOLTAGE, $V_{\mbox{CBO}}$ 30 max. $V$
COLLECTOR-TO-EMITTER VOLTAGE, $V_{\rm CEO}~15~{\rm max}.~V$
EMITTER-TO-BASE VOLTAGE, V <sub>EBO</sub> 2.5 max. V
COLLECTOR CURRENT, IC 40 max. mA
TRANSISTOR DISSIPATION, P <sub>T</sub> : For operation with heat sink:
At case tem- ) up to 25°C 300 max. mW peratures* ) above 25°C Derate at 1.72 mW/°C For operation in free air:
At ambient } up to 25°C 200 max. mW temperatures above 25°C Derate at 1.14 mW/°C
TEMPERATURE RANGE: Storage and Operating (Junction)65 to +200 °C
LEAD TEMPERATURE (During soldering): At distances ≥ 1/32 inch from seating surface for 10 seconds maximum 265 max. <sup>o</sup> C

\* Measured at center of seating surface.

## ULTRA-HIGH-RELIABILITY SILICON N-P-N EPITAXIAL PLANAR TRANSISTOR

For UHF Applications in Critical Aerospace and Military Equipment

### Features

- Meets performance requirements of TX2N2857 MIL-S-19500/343 USAF, 7 March 1966
- Extra-rigorous control and inspection of all parts, materials, and internal assemblies before sealing
- 100% thermal and mechanical preconditioning after sealing
- complete electrical and mechanical QUALITY CON-FORMANCE test program
- 100% RELIABILITY ASSURANCE testing
- 100% PERFORMANCE-REQUIREMENTS testing
- 100% Noise Figure and Power Gain Tests at 450 MHz
- high gain-bandwidth product –
  f<sub>T</sub> = 1000 MHz min.
- very low Device Noise Figure –
  NF = 4.5 dB max. at 450 MHz
- high power gain as neutralized amplifier Gpe = 12.5 dB min. at 450 MHz for circuit bandwidth of 20 MHz
- high power output as uhf oscillator –
  Po = 30 mW min. at 500 MHz
- low collector-to-base time constant rb'Cc = 15 ps max.





### TABLE I 100% PRECONDITIONING BEFORE FACTORY, QUALITY, RELIABILITY ASSURANCE AND PERFORMANCE REQUIREMENTS TESTS



TERMINAL DIAGRAM Bottom View

LEAD 1 - EMITTER LEAD 2 - BASE LEAD 3 - COLLECTOR LEAD 4 - CONNECTED TO CASE

2 3 €

NOTE 1: THE SPECIFIED LEAD DIAMETER APPLIES IN THE ZONE BETWEEN 0.050° AND 0.250° FROM THE SEATING PLANE. FROM 0.250° TO THE LEND OF THE LEAD A MAXIMUM DIAMETER OF 0.021° IS HELD. OUTSIDE OF THESE ZONES, THE LEAD DIAMETER IS NOT CONTROLLED.

NOTE 2: MAXIMUM DIAMETER LEADS AT A GAUGING PLANE  $0.054^{\circ}$  +  $0.001^{\circ}$  —  $0.000^{\circ}$  below seating plane to be within  $0.007^{\circ}$  of their true location relative to max. Width tab and to the maximum  $0.230^{\circ}$  diameter measured with a suitable gauge. When gauge is not used, measurement will be made at seating plane.

NOTE 3: FOR VISUAL ORIENTATION ONLY.

NOTE 4: TAB LENGTH TO BE 0.028" MINIMUM - 0.048" Maximum, and will be determined by subtracting diameter A from dimension B.

### TABLE II GROUP A TESTS

<b></b>			TEST CONDITIONS								LIMITS			
Sub- group	Lot Toler- ance Per Cent Defect- ive	Characteristic Tost	Symbol	MIL-STD 750 Reference Test Method	Am- bient Tem- pera- ture TA ° C	Fre- quen- cy f MHz	DC	DC Collector- to- Emitter Voltage VCE V	DC Collector Current IC mA	DC Emitter Current IE mA	DC Base Cur- rent IB mA	R	CA 294 Max.	Units
1	5	Visual and Mechanical Examination		2071										
		Collector- Cutoff Current	ГСВО	3036 Bias Condi- tion D	25±3		15			0			10	nA
		Collector- Cutoff Current	CES	3041 Bias Condi- tion C	25±3			16					100	nA
		Collector-to-Base Breakdown Voltage	в∨сво	3001 Test Condi- tion D	25±3				0.001	0		30		v
		Collector-to-Emitter Breakdown Voltage	BVCE0 (sus)	3011 Test Condi- tion D	25±3				3*		0	15		v
2	3	Emitter-to-Base Breakdown Voltage	BVEBO	tion D	25±3				0	-0.001		2.5		v
		Base-to- Emitter Voltage	VBE	3066 Test Condi- tion A	25±3				10		1		1	v
		Collector- to-Emitter Voltage	V <sub>CE</sub>	3071	25±3				10		1		0.4	v
		Static Forward Current-Transfer Ratio	hfe	3076	25±3			1	3			30	150	
3	10	Small-Signal Power Gain∡	Gpe		25±3	450		6	1.5			12.5	19	dB
		Device Noise Figure <sup>Φ</sup> : Generator Resistance (RG) = 50 Ω	NF		25±3	450		6	1.5				4.5	dB
		Measured Noise Figure Generator Resistance $R_G = 50\Omega$	NF		25 ± 3	450		6	1.5				5.0	dB
		Collector-to-Base Time Constant▲	r <sub>b</sub> ,c		25±3	·31.9		6		-2		4	15	ps
		Oscillator Power Qutput	P.,		25±3	≥500	10			-12		30		m₩
		Collector-to-Base Feedback Capacitance	Ccb		25 <u>+</u> 3	≟0.1 ≰1	10			0			1	pF
4	10	Static Forward Current Transfer Ratio (Low Temperature)	hfe	3076	-55 ± 3			1	3			10		
		Collector-Cutoff Current (High Temperature)	ГСВО	3036 Bias Condi- tion D	150 <sup>+0</sup> -5		15			0			1	μΑ
		Small-Signal, Short Circuit Forward Cur- rent-Transfer Ratios	h <sub>fe</sub>	3206	25±3	0.001		6	2			50	220	
		Magnitude of Small-Signal, Short-Circuit Forward Current Transfer Ratio▲	h <sub>fe</sub>	3206	25±3	100		6	5			10	19	

\* Pulse Test

▲ Lead No. 4 (Case) Grounded

Device noise figure is approximately 0.5 dB lower than the measured noise figure. The difference is due to the insertion loss at the input of the test amplifier and the contribution of the following stages in the test setup.

• Three-terminal measurement with emitter and case leads guarded.

1		-	[	INITIAL AND ENDPOINT CHARACTERISTICS TESTS							
Subgroup	Test	MIL-STD 750 Reference	Lot Tolerance Per Cent Defective %	Charac- teristic Test	MIL-STD 750 Reference	Test Conditions	RCA-40 Initial Values Min. Max.		294 End Point Values Min. Max.		Units
1	PHYSICAL DIMENSIONS (See Dimensional Out- line Drawing on page 7)	2066	20								
2	SOLDERABILITY Solder Temp. = 260±5°C	2026		I <sub>СВО</sub>	3036D	Т <sub>А =25±3</sub> °С <sup>V</sup> CB=15 V					
	TEMPERATURE- CYCLING TEST (Condition C)	1051						10		10	۳A
	THERMAL-SHOCK TEST: T <sub>min</sub> = 0 <sup>+5</sup> <sub>-0</sub> °C T <sub>max</sub> = 100 <sup>+0</sup> <sub>-5</sub> °C	1056 Test Condi- tion A	10	hfe	3076	T <sub>A</sub> =25±3 °C V <sub>CE</sub> =1 V I <sub>C</sub> =3 mA	30	150	30	150	
	MOISTURE-RESISTANCE	1021									
	SHOCK TEST: NON-OPERATING 1500 G's, 0.5 ms 5 blows each in X1, Y1, Y2, and Z1 planes	2016		<sup>I</sup> сво	3036D	TA =25±3°C		10		10	nA
3	VIBRATION FATIGUE TEST: NON-OPERATING 60 ±20 Hz, 20 G's	2046	10	hFE	3076	T <sub>A</sub> =25±3°C V <sub>CE</sub> =1 V I <sub>C</sub> =3 mA	30	150	30	150	
	VIBRATION VARIABLE. FREQUENCY TEST	2056									
	CONSTANT-ACCELERA- TION TEST: 20,000 G's	2006									
· 4	TERMINAL STRENGTH TEST	2036 Test Condi- tion E	20	Helium Leak Test	MIL-STD 202 Method112 Condition C Procedure III A					10 <sup>-8</sup>	atm cm <sup>3</sup> /s
				Bubble Test	MIL-STD 202 Condition A	T <sub>A=</sub> 150°C (min.) 1 minute					
5	SALT-ATMOSPHERE TEST	RE 1041	20	<sup>1</sup> сво	3036D	Т д =25±3 °С v <sub>CB</sub> =15 V		10		10	nA
				<sup>h</sup> FE	3076	TA =25±3°C VCE=1 V IC=3 mA	30	150	30	150	
6	HIGH-TEMPERATURE LIFE TEST (NON- OPERATING): TA =200:10°C Duration=1000 hrs.	1031	λ= <b>7</b> %	<sup>I</sup> СВО	3036D	T <sub>A</sub> =25±3° C V <sub>CB</sub> =15 V		10		20	nA
				<sup>h</sup> FE	3076	TA =25±3°C V <sub>CE</sub> =1 V I <sub>C</sub> =3 mA	30	150	24	180	
7	STEADY-STATE OPERA- TION LIFE TEST: Common-Base Circuit			<sup>I</sup> сво	3036D	T A =25±3°C V <sub>CB</sub> =15 V		10		20	лA
	Contro on-Base Circuit TA =25:3° C VCB=12.5:0.5 V PT=200 mW Duration=1000 hrs.	TA =25±3° C VCB=12.5±0.5 V PT=200 mW Duration=1000 hrs.	1026	λ= 7%	<sup>h</sup> fe	3076	TA =25±3°C VCE=1 V IC=3 mA	30	150	24	180

### TABLE III GROUP B TESTS
#### TABLE IV

#### 100% RELIABILITY ASSURANCE TEST

THE CUMULATIVE REJECTS OF TABLES IV AND V SHALL NOT EXCEED 10% OF THE LOT

		INITIA	L AND END	РОІНТ СНИ	INITIAL AND ENDPOINT CHARACTERISTICS TESTS									
Test	MIL-STD 750	Characteristic	RCA	-40294	MIL-STD	Test								
	Reference	Test	Initial Value	Endpoint Value	750 Reference	Conditions								
POWER BURN-IN: Common-Base Circuit TA =25±3°C	mmon-Base Circuit		10 max. nA	∆= ±5 nA	3036 Bias Condi- tion D	TA =25±3 °C V <sub>CB</sub> =15 V								
VCB=12.5±0.5 V PT=200 mW Duration=340 hours	1026	Ahfe	30 min. 150 max.	∆=±15%	3076	T <sub>A</sub> =25±3°C V <sub>CE</sub> =1 V I <sub>C</sub> =3 mA								

#### TABLE V

#### 100% PERFORMANCE REQUIREMENTS TESTS THE CUMULATIVE REJECTS OF TABLES IV AND V SHALL NOT EXCEED 10% OF THELOT

					LI	NITS						
Test	Symbol	MIL-STD 750 Reference	Ambient Tempera- ture TA	Fre- quen- cy f	DC Collector- to-Base Voltage VCB	DC Collector- to-Emitter Voltage VCE	DC Col- lector Current IC	DC Emit- ter Current IE	DC Base Current IB	1 100	CA 294	Units
			°C	MHz	v	V	mA	mA	mA	Min.	Max.	1
Collector-Cutoff Current	<sup>I</sup> СВО	3036 Bias Condi- tion D	25±3		15			0			10	nA
Collector-Cutoff Current	ICES	3041 Bias Condi- tion C	25±3			16					100	nА
Collector-to-Base Breakdown Voltage	в∨сво	3001 Test Condi- tion D	25±3				0.001	0		30		v
Collector-to-Emitter Breakdown Voltage	BVCEO (sus)	3011 Test Condi- tion D	25±3				3*		0	15		v
Emitter-to-Báse Breakdown Voltage	в∨ево	3026 Test Condi- tion D	25±3				0	-0.001		2.5		v
Base-to-Emitter Voltage	¥ <sub>BE</sub>	3066 Test Condi- tion A	25±3				10		1		1	v
Collector-to-Emitter Voltage	VCE	3071	25±3				10		1		0.4	v
Static Forward Current-Transfer Ratio	<sup>h</sup> fe	3076	25±3			1	3			30	150	
Device Noise Figure≱: Generator Resistance (RG)=50 Ohms	NF		25±3	450		6	1.5				4.5	dB
Measured Noise Figure Generator Resistance RG = 50Ω+▲	NF		25±3	450		6	1.5				5.0	dB
Visual Examination (External) Under 20-Power Magnification			Examine	Examine leads, header, and shell for visual defects.								

\* Pulse Test

▲ Lead No. 4 (Case) Grounded

## **RF Power Transistors**



## 40296



## Ultra-High-Reliability Silicon N-P-N Epitaxial Planar Transistor

For UHF Applications in Critical Aerospace and Military Equipment

#### Features:

- Meets performance requirements of TX2N2857 MIL-S-19500/343 USAF, 7 March 1966
- Extra-rigorous control and inspection of all parts, materials, and internal assemblies before sealing
- 100% thermal and mechanical preconditioning after sealing

RCA-40296 is an ultra-high-reliability double-diffused, epitaxial planar transistor of the silicon n-p-n type for low-noise amplifier, mixer, and oscillator applications at frequencies up to 500 MHz (common-emitter configuration), and up to 1200 MHz (common-base configuration).

This transistor is electrically and mechanically like RCA-2N2857, but is specially processed, preconditioned, and tested for critical aerospace and military applications.

The 40296 utilizes a hermetically sealed JEDEC TO-72 package. All active transistor elements are insulated from the case, which may be grounded by a fourth lead in applications requiring shielding of the device.

- Complete electrical and mechanical QUALITY CON-FORMANCE test program
- 100% RELIABILITY ASSURANCE testing
- 100% PERFORMANCE-REQUIREMENTS testing
- 100% noise figure and power gain tests at 450 MHz

The curves of Typical Characteristics shown in the technical bulletin for RCA-2N2857 also apply for RCA-40296.

#### MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-EMITTER VOLTAGE	VCEO	15	v
COLLECTOR-TO-BASE VOLTAGE	VCBO	30	v
EMITTER-TO-BASE VOLTAGE	VEBO	2.5	v
CONTINUOUS COLLECTOR CURRENT	'c	40	mA
TRANSISTOR DISSIPATION         With heat sink, at case* temperatures up to 25°C         With heat sink, at case* temperatures above 25°C         At ambient temperatures up to 25°C         At ambient temperatures above 25°C	PT	300 Derate linearly 1.72 200 Derate linearly 1.14	mW mW/°C mW mW/°C
TEMPERATURE RANGE: Storage & Operating (Junction)		-65 to +200	°C
CASE TEMPERATURE (During soldering): At distances ≥ 1/32 in. (0.8 mm) from seating surface for 10 seconds max.		265	°C

\* Measured at center of seating surface.



Fig. 1 - High-Reliability Testing Process Flow Diagram



**NOTE 1:** (NEUTRALIZATION PROCEDURE): (A) CONNECT A 450-MHz SIGNAL GENERATOR (WITH  $R_g = 50$  OHMS) TO THE INPUT TERMINALS OF THE AMPLIFIER. (B) CONNECT A 50-OHM RF VOLTMETER ACROSS THE OUTPUT TERMI-NALS OF THE AMPLIFIER. (C) APPLY VEE, AND WITH THE SIGNAL GENERATOR ADJUSTED FOR 5 mV OUTPUT FROM THE AMPLIFIER, TUNE C1, C3, AND C4 FOR MAXIMUM OUTPUT. (D) INTERCHANGE THE CONNECTIONS TO THE SIGNAL GENERATOR AND THE RF VOLTMETER. (E) WITH SUFFICIENT SIGNAL APPLIED TO THE OUTPUT TERMI-NALS OF THE AMPLIFIER, ADJUST C2 FOR A MINIMUM INDICATION AT THE INPUT. (F) REPEAT STEPS (A), (B), AND (C) TO DETERMINE IF RETUNING IS NECESSARY.

NOTE 2: L1 & L2-SILVER-PLATED BRASS ROD, 1-1/2" LONG × 1/4" DIA. INSTALL AT LEAST 1/2" FROM NEAR-EST VERTICAL CHASSIS SURFACE.

NOTE 3: EXTERNAL INTERLEAD SHIELD TO ISOLATE THE COLLECTOR LEAD FROM THE EMITTER AND BASE LEADS.

Fig. 2 - Neutralized Amplifier Circuit Used to Measure 450-MHz Power Gain and Noise Figure.

## TABLE I 100% PRECONDITIONING BEFORE FACTORY, QUALITY, RELIABILITY-ASSURANCE AND PERFORMANCE REQUIREMENTS TESTS

STABILIZATION BAKE
TEMPERATURE CYCLING (PER MIL-STD-750 METHOD 1051, COND. C) 5 complete cycles from -65° C to +200° C, each including 15 minutes at -65° C, 15 minutes at +200° C, and 5 minutes at 25° C
HELIUM-LEAK TEST (PER MIL-STD-202, METHOD 112 COND. C, PROC.IIIA) Leakage may not exceed 10 <sup>-8</sup> atm cc/s
BUBBLE TEST (PER MIL-STD-202, METHOD 112 COND. A) 150° C minimum, 1 minute, ethylene glycol
CONSTANT-ACCELERATION (CENTRIFUGE) TEST (PER MIL-STD-750, METHOD 2006). 20,000 G's; Y1 plane, 1 minute

\_

#### TABLE II GROUP A TESTS

							TES	T CONDITI	085			1.1	MITS	
Sub- group	Lot Toler- ance Per Cent Defect- ive	Characteristic Test	Symbol	MIL-STD 750 Reference Test Method	Am- bient Tem- pera- ture T <sub>A</sub> ° C	Fre- quen- cy f	DC Collector- to-Base Voltage VCB	DC Collector- to- Emitter Voltage VCE	DC Collector Current IC	Current IE	Cur- rent IB	R 40	<b>CA</b> 296	Units
1	5	Visual and Mechanical Examination		2071		MHz	v 		mA 	mA 	mA 	Min.	Max.	
		Collector- Cutoff Current	Ісво	3036 Bias Condi- tion D	25±3		15			0			10	nA
		Collector- Cutoff Current	ICES	3041 Bias Condi- tion C	25±3			16					100	nA
		Collector-to-Base Breakdown Voltage	в∨сво	3001 Test Condi- tion D	25±3				0.001	0		30		v
		Collector-to-Emitter Breakdown Voltage	BVCE0 (sus)	3011 Test Condi- tion D	25±3				3*		0	15		v
2	3	Emitter-to-Base Breakdown Voltage	BVEBO	3026 Test Condi- tion D	25±3				0	0.001		2.5		v
		Base-to- Emitter Voltage	VBE	3066 Test Condi- tion A	25±3				10		٦,		1	v
		Collector- to-Emitter Voltage	V <sub>CE</sub>	3071	25±3'				10		1		0.4	v
		Static Forward Current-Transfer Ratio	hFE	3076	25±3			1	3			30	150	
		Small-Signal Power Gain <b>a</b>	Gpe		25±3	450		6	1.5			11.5	16.5	dB
		Device Noise Figure®: Generator Resistance (RG) = 50 Ω	NF		25±3	450		6	1.5				3.4	dB
3	10	$\begin{array}{l} \mbox{Measured Noise Figure} \\ \mbox{Generator Resistance} \\ \mbox{RG} = 50 \Omega \end{array}$	NF		25 ± 3	450		6	1.5				4.2	dB
		Collector-to-Base Time Constanta	r <sub>b</sub> ,C <sub>c</sub>		25±3	31.9		6		-2		4	15	ps
		Oscillator Power Output	Po		25±3	≥500	10			-12		30		m₩
		Collector-to-Base Feedback Capacitance	Ccb		25 <u>:</u> 3	≜0.1 ≝1	10			0			1	pF
		Static Forward Current Transfer Ratio (Low Temperature)	hfe	3076	-55 <u>+</u> 3			1	3			10		
4	10	Collector-Cutoff Current (High Temperature)	<sup>1</sup> СВО	3036 Bias Condi- tion D	150 <sup>+0</sup> -5		15			0			1	μA
		Small-Signal, Short Circuit Forward Cur- rent-Transfer Ratios	h <sub>fe</sub>	3206	25±3	0.001		6	2			50	220	
		Magnitude of Small-Signal, Short-Circuit Forward Current Transfer Ratio▲	h <sub>fe</sub>	3206	25±3	100		6	5			10	20	

\* Pulse Test

▲ Lead No. 4 (Case) Grounded

Device noise figure is approximately 0.5 dB lower than the measured noise figure. The difference is due to the insertion loss at the input of the test amplifier and the contribution of the following stages in the test setup.

• Three-terminal measurement with emitter and case leads guarded.

#### TABLE III GROUP B TESTS

[						TIAL AND EN					
Subgroup	Test	MIL-STD 750 Reference	Lot Tolerance Per Cent Defective %	Charac- teristic Test	MIL-STD 750 Reference	Test Conditions	Val	RCA-41 tial ues Max.	End	Point lues Max.	Units
1	PHYSICAL DIMENSIONS (See Dimensional Out- line Drawing on page 7)	2066	20								
	SOLDERABILITY Solder Temp. = 260±5°C	2026				-					
	TEMPERATURE- CYCLING TEST (Condition C)	1051		Сво	3036D	T <sub>A</sub> =25±3 °C V <sub>CB</sub> =15 V		10		10	nA
2	THERMAL-SHOCK TEST: T <sub>min</sub> = 0 <sup>+5</sup> <sub>-0</sub> °C T <sub>max</sub> = 100 <sup>+0</sup> <sub>-5</sub> °C	1056 Test Condi- tion A	10	h <sub>FE</sub> <sup>ë</sup>	3076	T <sub>A</sub> =25±3 °C <sup>V</sup> CE=1 V Ic=3 mA	30	150	30	150	
	MOISTURE-RESISTANCE	1021				1C-3					
	SHOCK TEST: NON-OPERATING 1500 G's, 0.5 ms 5 blows each in X1, Y1, Y2, and Z1 planes	2016		I <sub>СВО</sub>	3036D	TA =25:3°C		10		10	пА
3	VIBRATION FATIGUE TEST: NON-OPERATING 60 ±20 Hz , 20 G's	2046	10			TA =25:3°C	-				
	VIBRATION VARIABLE.	2056		hfe	3076	V <sub>CE</sub> =1 V IC=3 mA	30	150	30	150	
	CONSTANT-ACCELERA- TION TEST: 20,000 G's	2006									
4	TERMINAL STRENGTH TEST	2036 Test Condi- tion E	20	Helium Leak Test	MIL-STD 202 Method112 Condition C Procedure III A					10 <sup>-8</sup>	atm cm <sup>3</sup> /s
				Bubble Test	MIL-STD 202 Condition A	T <sub>A=</sub> 150°C					
5	SALT-ATMOSPHERE	1041	20	<sup>I</sup> сво	3036D	T A =25: 3 °C VCB=15 V		10		10	nA
	TEST			<sup>h</sup> FE	3076	TA =25:3°C VCE=1 V IC=3 mA	30	150	30	150	
	HIGH-TEMPERATURE		. 707	<sup>I</sup> сво	3036D	T <sub>A</sub> =25:3°C V <sub>CB</sub> =15 V		10		20	nA
6	OPERATING): TA =200:10+C Duration=1000 hrs.	1031	λ= <b>7</b> %	<sup>h</sup> fe	3076	T A =25:3°C V <sub>CE</sub> =1 V I <sub>C</sub> =3 mA	30	150	24	180	
	STEADY-STATE OPERA- TION LIFE TEST: Common-Base Circuit		707	<sup>I</sup> сво	3036D	T A =25±3°C V <sub>CB</sub> =15 V		10		20	nA
7	Common-Base Circuit TA =25±3° C VCB=12.5±0.5 V PT=200 mW Duration≈1000 hrs.	1026	λ= 7%	hFE	3076	TA =25±3°C VCE=1 V IC=3 mA	30	150	24	180	

### TABLE IV 100% RELIABILITY ASSURANCE TEST THE CUMULATIVE REJECTS OF TABLES IV AND V SHALL NOT EXCEED 10% OF THE LOT

		INITIAL AND ENDPOINT CHARACTERISTICS TESTS									
Test	MIL-STD 750	Characteristic	RCA	MIL-STD	Test						
	Reference	Test	Initial Value	Endpoint Value	750 Reference	Conditions					
POWER BURN-IN: Common-Base Circuit TA =25:3°C		Ансво	10 max. nA	Δ= ±5 nA	3036 Bias Condi- tion D	TA =25±3 °C VCB=15 V					
VCB=12.5±0.5 V PT=200 mW Duration=340 hours	1026	Ahfe.	30 min. 150 max.	Δ=±15%	3076	T <sub>A</sub> =25±3°C VCE=1 V IC=3 mA					

#### TABLE V

### 100% PERFORMANCE REQUIREMENTS TESTS

### THE CUMULATIVE REJECTS OF TABLES IV AND V SHALL NOT EXCEED 10% OF THELOT

					TEST	CONDITION	IS			LI	MITS	
Test	Symbol	MIL-STD 750 Reference	Ambient Tempera- ture TA	Fre- quen- cy f	DC Collector- to-Base Voltage VCB	DC Collector- to-Emitter Voltage VCE	DC Col- lector Current IC	DC Emit- ter Current <sup>1</sup> E	DC Base Current IB		CA 296	Units
			°C	MHz	V	v	mA	mA	mA	vlin.	Max.	
Collector-Cutoff Current	<sup>і</sup> сво	· 3036 Bias Condi- tion D	25+3		15			0			10	nA
Collector-Cutoff Current	<sup>I</sup> CES	3041 Bias Condi- tion C	25•3			16					100	nA
Collector-to-Base Breakdown Voltage	в∨сво	3001 Test Condi- tion D	25·3				0.001	0		30		v
Collector-to-Emitter Breakdown Voltage	BVCEO (sus)	3011 Test Condi- tion D	25 · 3				3.		o	15		v
Emitter-to-Base Breakdown Voltage	в∨ево	3026 Test Condi- tion D	25+3				0	0.001		2.5		v
Base-to-Emitter Voltage	VBE	3066 Test Condi- tion A	25•3				10		1		1	v
Collector-to-Emitter Voltage	VCE	3071	25-3				10		1		0.4	v
Static Forward Current-Transfer Ratio	hfe	3076	25.3			1	3			30	150	
Device Noise Figure⊥: Generator Resistance (RG)=50 Ohms (See Fig. 3 for Test Circuit)	NF		25+3	450		6	1.5				3.9	dB
Visual Examination (External) Under 20-Power Magnification			Examine	leads,	header, an	d shell for	visual def	ects.				

\* Puise Test

▲ Lead No. 4 (Case) Grounded

JEDEC TO-72



#### **TERMINAL CONNECTIONS**

Lead 1		Emitter
Lead 2	-	Base
Lead 3		Collector

Lead 4 - Connected to case

	INC	CHES	MILLIM	ETERS	NOTES
SYMBOL	MIN.	MAX.	MIN.	32 5.33 406 0.533 406 0.483 31 5.84 52 4.95 2.54 T.P. 1.27 T.P. 0.762 914 1.17 711 1.22	NOTES
A	0.170	0.210	4.32	5.33	
ψb	0.016	0.021	0.406	0.533	2
¢b <sub>2</sub>	0.016	0.019	0.406	0.483	2
¢D	0.209	0.230	5.31	5.84	
φD <sub>1</sub>	0.178	0.178 0.195		4.95	
e	0.10	0 T.P.	2.54	Т.Р.	4
e1	0.05	0 T.P.	1.27	т.Р.	4
h		0.030	1 1	0.762	
i	0.036	0.046	0.914	1.17	
k	0.028	0.048	0.711	1.22	3
1	0.500		12.70		2
11		0.050		1.27	2
12	0.250		6.35	2	
a	45°	Т.Р.	45°	4,6	

Note 1: (Four leads). Maximum number leads omitted in this outline, "none" (0). The number and position of leads actually present are indicated in the product registration. Outline designation determined by the location and minimum angular or linear spacing of any two adjacent leads.

Note 2: (All leads)  $\phi b_2$  applies between  $I_1$  and  $I_2$ .  $\phi b$  applies between  $I_2$  and 0.50 in. (12.70 mm) from seating plane. Diameter is uncontrolled in  $I_1$  and beyond 0.50 in. (12.70 mm) from seating plane.

Note 3: Measured from maximum diameter of the product.

Note 4: Leads having maximum diameter 0.019 in. (0.484 mm) measured in gaging plane 0.054 in. (1.37 mm)  $\pm$ 0.001 in. (0.025 mm) - 0.000 (0.000 mm) below the seating plane of the product shall be within 0.007 in. (0.178 mm) of their true position relative to a maximum width tab.

Note 5: The product may be measured by direct methods or by gage.

Note 6: Tab centerline.

40306

40307

## RB/I Solid State Division

## RF Power Transistors 40305

RCA-40305, 40306, and 40307 are high-reliability variants of RCA-2N3553, 2N3375, and 2N3632 epitaxial silicon n-p-n overlay transistors. They are intended for Class-A<sup>\*</sup>, -B, or -C amplifier, frequency multiplier, or oscillator operation.

These devices are subjected to special preconditioning tests for selection in high-reliability, large-signal, high-power, VHF-UHF applications in Space, Military, and Industrial communications equipment. High Reliability High-Power VHF-UHF Amplifier



### FEATURES

- High-Reliability Assured By Seven (7) Preconditioning Steps
- Data Recorded Before and After "Power-Age Test" and Held to Critical Delta Criteria

High Voltage Ratings —

V<sub>CB0</sub> = 65 volts max. V<sub>CEV</sub> = 65 volts max. V<sub>CE0</sub> = 40 volts max.

- 100 Per-Cent Tested to Assure Freedom from Second Breakdown for Operation in Class-A Applications
- High Power Output, P<sub>OUT</sub>, Unneutralized Class-C Amplifier —
  - At 400 Mc, 3 w min. (40306) 175 Mc 175 Mc 100 Mc, 7.5 w min. (40307) 100 Mc, 7.5 w min. (40306)

### RF SERVICE\*

Maximum Ratings, Absolute-Maximum Values

	40305	40306	40307		4	40305 40306 40307	
COLLECTOR-TO-BASE VOLTAGE, VCBO COLLECTOR-TO-EMITTER VOLTAGE:	65	65	65	volts	At case temperatures above 25 <sup>o</sup> CDerate	linearly to 0 watts at	έ 200 <sup>0</sup> C
With base open, $V_{CEO}$ With $V_{BE}$ = -1.5 volts, $V_{CEV}$ .	40 65	40 65	40 65	volts volts	TEMPERATURE RANGE: Storage Operating (Junction)	-65 to 200 -65 to 200	°C °C
EMITTER-TO-BASE VOLTAGE, VEBO COLLECTOR CURRENT, IC TRANSISTOR	4 1.0	4 1.5	4 3.0	volts amperes	PIN OR LEAD TEMPERATURE (During soldering): At distances → 1/32" from		
DISSIPATION, PT <sup>A</sup> : At case temperatures up to 25° C	7.0	11.6	23	watts	insulating wafer (TO-60 package) or from seating plane (TO-39 package) for 10 sec. max	230	°C

ASecondary breakdown considerations limit maximum DC operating conditions - contact your RCA representative for specific data.

			TE	STC	NDIT	IONS		LIMITS						
Characteristic	Symbol	D Colle Vo	octor	DC Base Volts	()	D Curi lillian		40	305	403	306	40	307	Units
		۷св	۷CE	VBE	ΙE	Iв	<sup>I</sup> c	Min.	Max.	Min.	Max.	Min.	Max.	
Collector-Cutoff Current	ICEO		30			0		-	0.1	-	0.1	-	0.25	$\mu$ amp
Collector-to-Base Breakdown Voltage	<sup>BV</sup> CBO				0 0 0		0.1 0.3 0.5	- 65 -		65 - -		- 65	-	volts
Emitter-to-Base Breakdown Voltage	<sup>BV</sup> EBO				0.1 0.25		0 0	4 -	-	4	-	-4	-	volts
Collector-to-Emitter	BVCEO					0	0 to 200 <sup>a</sup>	40 <sup>b</sup>	-	40 <sup>b</sup>	-	40 <sup>b</sup>	-	volts
Breakdown Voltage	BVCEX			-1.5			0 to 200ª	65 <sup>b</sup>	-	65 <sup>b</sup>	-	65 <sup>b</sup>	-	volts
Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)					100 50	500 250		ī	-	1 -	-	1 -	volt
DC Forward-Current Transfer Ratio	h <sub>FE</sub>		5 5				150 300	10 -	-	10 -	-	10	-	
Collector-to-Base Capacitance Measured at 1 Mc	C <sub>ob</sub>	30			0			-	10	-	10	-	20	pf
RF Power Output Amplifier, Unneutralized At 100 Mc 175 Mc 175 Mc 400 Mc	<sup>Р</sup> оит		28 28 28 28 28					2.5 <sup>d</sup>		7.5° - - 3f		- 13.5°	:	watts
Pulsed through an inductor (25 mh); duty factor = 50%. Measured at a current where the breakdown voltage is a minimum.									<sup>d</sup> For P <sub>IN</sub> = 1/4 w; minimum efficiency <sup>e</sup> For P <sub>IN</sub> = 3.5 w; minimum efficiency					

ELECTRICAL CHARACTERISTICS

<sup>c</sup> For  $P_{IN} = 1.0$  w; minimum efficiency = 65%.

<sup>f</sup> For  $P_{IN} = 1.0$  w; minimum efficiency = 40%.

### RELIABILITY TESTING

RCA types 40305, 40306, and 40307 are electrically lower collector-cutoff current.  $I_{\rm CEO}$  for the 40305 and similar to RCA-2N3553, 2N3375, and 2N3632 respec- 40306 is 100 nanoamperes maximum and  $I_{\rm CEO}$  for the tively; but they differ in that they have substantially 40307 is 250 nanoamperes maximum.

#### Preconditioning (100 Per-Cent Testing of Each Transistor)

<ol> <li>Helium Leak, 1 x 10<sup>-8</sup> cc/sec. max.</li> <li>Temperature Cycling-Method 102A of MIL-STD-202.</li> </ol>	8. Power Age, $T_A = 25^{\circ}$ C, $V_{CB} = 28$ V, t = 168 hours, free air $P_D(40305) = 1$ watt $P_D(40306, 40307) = 2.6$ watts
3 cycles, -65° C to +200° C	* 9. Record $I_{CEO}$ , $h_{FE}$ , $V_{CE}$ (sat)
3. Methanol Bomb, 70 psig, 16 hours minimum	10. X-Ray Inspection, RCA Spec. 1750326
4. Bake, 72 hours minimum, +200° C	11. Record Subgroups 2 and 3 of Group A Tests.
	* Delta criteria after 168 hours Power Age
5. Constant Acceleration-Method 2006 of MIL-STD-750, 10,000 G, Y <sub>1</sub> axis	$I_{CEO}$ $\begin{cases} 40305 + 100\% \text{ or } + 10 \text{ nanoamperes} \\ 40306 \text{ whichever is greater} \end{cases}$
6. Serialization	I <sub>CEO</sub> 40307 +100% or +25 nanoamperes whichever is greater
	h <sub>FE</sub> ±30%
7. Record $I_{CEO}$ , $h_{FE}$ , $V_{CE}$ (sat)	$V_{CE}(sat) \pm 0.1 V$

### Group A Tests

TEST	EXAMINATION						LIM	ITS			
METHOD PER	OR	SYMBOL	CONDITIONS	LTPD	403	305	403	806	403	807	UNITS
MIL-STD-750	1 = 3 1				Min.	Max.	Min.	Max.	Min.	Max.	
2071	Subgroup 1 Visual and Mechanical Examination	-	-	10 -	-	-	-	-	-	-	-
3041D	Subgroup 2 Collector-To-Emitter Cutoff Current	I <sub>CEO</sub>	$v_{CE} = 30 v, I_{B} = 0$	5 -	-	0.1	-	0.1	-	0.25	µamp
			$I_{\rm C} = 300 \ \mu {\rm a}, \ I_{\rm E} = 0$	-	65	-	-	-	-	-	volts
3001D	Collector-To-Base Breakdown Voltage	вv <sub>сво</sub>	$I_{\rm C} = 100 \ \mu {\rm a}, \ I_{\rm E} = 0$	-	-	-	65	-	-	-	volts
	°,		$I_{C} = 500 \ \mu a, I_{E} = 0$	-	-	-	-	-	65	-	volts
3026D	Emitter-To-Base		$I_{\rm E} = 100 \ \mu {\rm a}, \ I_{\rm C} = 0$	-	4	-	4	-	-	-	volts
30200	Breakdown Voltage	<sup>BV</sup> EBO	$I_{E} = 250 \ \mu a, I_{C} = 0$	-	-	-	-	-	4	-	volts
3011D	Collector-To-Emitter Breakdown Voltage	BV <sub>CEO</sub>	$I_{\rm C} = 0$ to 200 ma <sup>a</sup> , $I_{\rm B} = 0$	-	40 <sup>b</sup>	-	40 <sup>b</sup>	-	40 <sup>b</sup>	-	volts
3011A	Collector-To-Emitter Breakdown Voltage	BVCEX	$I_{C} = 0 \text{ to } 200 \text{ ma}^{a}, V_{BE} = -1.5 \text{ V}$	-	65 <sup>b</sup>	-	65 <sup>b</sup>	-	65 <sup>b</sup>	-	volts
3071	Collector-To-Emitter		$I_{C} = 250 \text{ ma}, I_{B} = 50 \text{ ma}$	-	-	1	-	-	-	-	volts
3071	Saturation Voltage	V <sub>CE</sub> (sat)	$I_{C} = 500 \text{ ma}, I_{B} = 100 \text{ ma}$	-	-	-	-	1	-	1	volts
3076	Forward Current		$I_{C} = 150 \text{ ma}, V_{CE} = 5 \text{ V}$	-	10	-	10	-	-	-	
3010	Transfer Ratio	<sup>h</sup> FE	$I_{C} = 300 \text{ ma}, V_{CE} = 5 \text{ V}$	-	•	1	-	-	10	-	
3236	Subgroup 3 Open Circuit Output Capacitance	C ob	$f = 1 \text{ Mc}, V_{CB} = 30 \text{ V},$ $I_E = 0$	5 -	-	10	-	10	-	20	pf
	R.F. Power Output	POUT	$V_{CE} = 28 V,$ $P_{IN} = 0.25 watt,$ f = 175 Mc, Min. Effic. = 50%	-	2.5	-	-	-	-	-	watts
			$V_{CE} = 28 V,$ $P_{IN} = 1 watt,$ f = 100 Mc, Min, Effic. = 65%	-	-	-	7.5	-	-	-	watts
			$V_{CE} = 28 V,$ $P_{IN} = 3.5 watts,$ f = 175 Mc, Min. Effic. = 70%	-	-	-	-	-	13.5	-	watts
			$V_{CE} = 28 V,$ $P_{IN} = 1 watt,$ f = 400 Mc, Min. Effic. = 40%	-	-	-	3	-	-	-	watts
3036D	Subgroup 4 Collector Cutoff Current	I <sub>CBO</sub>	$T_A = 150^{\circ}C \pm 3^{\circ}C,$ $V_{CB} = 30 V, I_E = 0$	15 -	-	100	-	100	-	250	µamp
3076	Forward Current	ь.	$T_A = 150^{\circ}C \pm 3^{\circ}C,$ $I_C = 150 \text{ ma}, V_{CE} = 5 \text{ V}$	-	-	200	-	200	•	-	
0010	Transfer Ratio	<sup>h</sup> FE	$T_A = 150^{\circ}C \pm 3^{\circ}C,$ $I_C = 300 \text{ ma}, V_{CE} = 5 \text{ V}$	-	-	-	-	-	-	200	

<sup>a</sup> Pulsed through an inductor (25 mh); duty factor = 50%.

**b** Measured at a current where the breakdown voltage is a minimum.

#### DIMENSIONAL OUTLINES

#### FOR TYPES 40306, 40307 JEDEC TO-60





92CS-12045R5

Dimensions in Inches

NOTE 1: THE PIN SPACING PERMITS INSERTION IN ANY SOCKET HAVING A PIN-CIRCLE DIAMETER OF 0.200° AND CONTACTS WHICH WILL ACCOMMODATE PINS HAVING A DIAMETER OF 0.035° MIN., 0.045° MAX.

NOTE 2: THE TORQUE APPLIED TO A 10-32 HEX NUT ASSEMBLED ON THE THREAD DURING INSTALLATION SHOULD NOT EXCEED 12 INCH-POUNDS.

NOTE 3: THIS DEVICE MAY BE OPERATED IN ANY POSI-TION.

#### TERMINAL CONNECTIONS

Pin or Lead No.1 - Emitter

Pin or Lead No.2 - Base

Pin or Lead No.3 - Collector (For 40306, 40307) Collector, Case (For 40305)



## **RF Power Transistors**

## 40414



## High-Reliability Silicon N-P-N **Epitaxial Planar Transistor**

For UHF Applications in Industrial and Military Equipment

#### Features:

- High gain-bandwidth product: fT = 1000 MHz min.
- High converter (450-to-30 MHz) gain: G<sub>c</sub> = 15 dB typ. for circuit bandwidth of approximately 2 MHz
- High power gain as neutralized amplifier: GpF = 12.5 dB min. at 450 MHz for circuit bandwidth of 20 MHz
- High power output as uhf oscillator: POE = 30 mW min., 40 mW typ. at 500 MHz 20 mW typ., at 1 GHz

RCA-40414 is a double-diffused epitaxial planar transistor of the silicon n-p-n type. It is extremely useful in low-noiseamplifier, oscillator, and converter applications at frequencies up to 500 MHz in the common-emitter configuration, and up to 1200 MHz in the common-base configuration.

The 40414 is electrically and mechanically like the RCA-2N2857, but each shipment of the RCA-40414 is accompanied by a certified summary of the results of the Group A Electrical Tests and the Group B Environmental Tests shown in Tables I and II, respectively. The Test Data Summary and Certification shown in the Specimen Copy on page 5 are the results of the acceptance tests for the production lot from which the shipment is made.

Maximum Ratings, Absolute-Maximum Values:

Low device noise figure:

NF =  $\begin{cases} 4.5 \text{ dB max. as } 450 \text{ MHz amplifier} \end{cases}$ 

- 7.5 dB typ., as 450-to-30 MHz converter
- Low collector-to-base time constant:  $r_b'C_c = 7$  ps typ.
- Low collector-to- base feedback capacitance:  $C_{ch} = 0.6 \text{ pF typ.}$

RCA-40414 utilizes a hermetically sealed 4-lead JEDEC TO-72 package. All active elements of the transistor are insulated from the case, which may be grounded by means of the fourth lead in applications requiring shielding of the device.

The curves of Typical Characteristics shown in the Technical Bulletin for RCA-2N2857 also apply for RCA-40414.

#### COLLECTOR-TO-EMITTER VOLTAGE . . . . VCEO 15 COLLECTOR-TO-BASE VOLTAGE . . . . . . VCBO 30 EMITTER-TO-BASE VOLTAGE 25 VEBO 40 1C TRANSISTOR DISSIPATION . . . . . . Рτ At case temperatures<sup>\*</sup> up to 25<sup>o</sup>C . . . . 300 At case temperatures\* above 25°C . . . . . . . Derate linearly 1,71 200 At ambient temperatures above 25°C . . . . . . . . Derate linearly 1,14 **TEMPERATURE RANGE:** -65 to +200 CASE TEMPERATURE (During soldering): At distances ≥ 1/32 in. (0.8 mm) from seating surface for 10 seconds max. . . . . . . 265 . . . . . . Measured at center of seating surface.

v

v

v

mΑ

mW

mW mW/ºC

°C

°C

mW/°C

							TEST (	CONDITION	s		LI	MITS	
Sub- group	Defect-	Characteristic Test	Symbol	MIL-STD 750 Reference Test Method	Am- bient Tem- pera- ture T <sub>A</sub>	Fre- quen- cy f	DC Collector- to-Base Voltage V <sub>CB</sub>	DC Collector- to- Emitter Voltage V <sub>CE</sub>	DC Collector Current I <sub>C</sub>	DC Emitter Current I <sub>E</sub>		CA 1414	Units
	ive				0C	MHz	V	V	mA	mA	Min.	Max.	
1	10	Visual and Mechanical Examination		2071						-			
		Collector- Cutoff Current	ICBO	3036 Bias Condi- tion D	25±3		15			0		10	nA
		Collector-to-Base Breakdown Voltage	вусво	3001 Test Condi- tion D	25 ± 3				0.001	0	30		v
2	5	Collector-to-Emitter Breakdown Voltage	BV <sub>CEO</sub>	3011 Test Condi- tion D	25±3				3*	IB = 0	15	-	v
		Emitter-to-Base Breakdown Voltage	BVEBO	3026 Test Condi- tion D	25 ± 3				0	-0.01	2.5	-	v
		Static Forward Current-Transfer Ratio	hfe	3076	25 ± 3			1	3		30	150	
		Small-Signal Power Gain≜	Gpe		253	450		6	1.5		12.5	19	dB
		Device Noise Figure≪ Generator Resistance (R <sub>G</sub> ) = 50 Ω	NF		25 · 3	450		6	1.5			4.5	dB
3	15	Measured Noise Figure: Generator Resistance (RG)= 50 \277 ▲	NF		25 : 3	450		6	1.5			5.0	dB
		Collector-to-Base Time Constant <sup>▲</sup>	ıp,C <sup>c</sup>		25+3	31.9	6		2		4	15	ps
•		Oscillator Power Output (See Fig.4 for Test Circuit)	Po		25±3	≥500	10			-12	30		mW
		Collector-to-Base Feedback Capacitance	Ccb		25 * 3	≥ 0.1 ± 1	10			0		1	pF
		Static Forward Current Transfer Ratio (Low Temperature)	<sup>h</sup> FE	3076	-55 · 3	-		1	3		10	-	
4	15	Collector-Cutoff Current (High Temperature)	СВО	3036 Bias Condi- tion D	+0 150 -5		15			0		1	Au
4	15	Small-Signal, Short Circuit Forward Cur- rent-Transfer Ratio <sup>▲</sup>	h <sub>fe</sub>	3206	25±3	0.001		6	2		50	220	
		Magnitude of Small- Signal, Short-Circuit Forward Current- Transfer Ratio▲	hfe	3206	25+3	100		6	5		10	19	

### TABLE I - GROUP A TESTS

\* Pulse Test

Lead No.4 (Case) Grounded

• Three-terminal measurement with emitter and case leads guarded.

Device noise figure is approximately 0.5 dB lower than the measured noise figure. The difference is due to the insertion loss at the input of the test amplifier and the contribution of the following stages in the test setup.

TABLE II - GROUP B TESTS

				IN	TIAL AND I	ENDPOINT CHARA	CTERI	STICS	TESTS		
Subgroup	Test	MIL-STD 750 Reference	Lot Tolerance Per Cent Defective	Charac- teristic Test	MIL-STD 750 Reference	Test Conditions		RCA- tial ues		Point lues	Units
			%	. 1030	Mercrenee		Min.	Max.	Min.	Max.	
1	PHYSICAL DIMENSIONS (See Dimensional Out- line Drawing on page 6)	2066	20		-					-	
	SOLDERABILITY Without Aging	2026				$T_{A} = 25 \pm 3^{\circ}C$					
	TEMPERATURE- CYCLING TEST (Condition C)	1051		<sup>I</sup> CBO	3036 D	V <sub>CB</sub> = 15 V	-	10		30	nA
2	THERMAL-SHOCK TEST: $T_{min} = 0^{+5}_{-0} {}^{\circ}C$ $T_{max} = 100^{+0}_{-5} {}^{\circ}C$	1056 Test Condi- tion A	20	hfe	3076	$T_A = 25 \pm 3^{\circ}C$ $V_{CE} = 1 V$	30	150	18		
	MOISTURE-RESISTANCE TEST	1021				IC = 3 mA					
	SHOCK TEST: NON-OPERATING 1500 G's, 0.5 ms 5 blows each in X <sub>1</sub> , Y <sub>1</sub> , Y <sub>2</sub> and Z <sub>1</sub> planes	2016		<sup>і</sup> сво	3036 D	T <sub>A</sub> = 25 ± 3 <sup>o</sup> C VCB = 15 V		10		, 30	nA
3	VIBRATION FATIGUE TEST: NON-OPERATING 60 ± 20 Hz, 20 G's	2046	20								
	VIBRATION VARIABLE- FREQUENCY TEST	2056		hfe	3076	$T_A = 25 \pm 3^{\circ}C$ $V_{CE} = 1 V$	30	150	18		
	CONSTANT-ACCELERA- TION TEST: 20,000 G's	2006				IC = 3 mA					
4	TERMINAL STRENGTH	2036 Test Condi-	20				-	-	-	-	
	TEST	tion E						-		-	
				сво	3036D	$T_A = 25 \pm 3^{\circ}C$ VCB = 15 V	-	10		30	nA
5	SALT-ATMOSPHERE TEST	1041	20	ħFE	3076	$T_A = 25 \pm 3^{\circ}C$ $V_{CE} = 1 V$ $I_C = 3 mA$	30	150	18	-	
	HIGH-TEMPERATURE LIFE TEST (NON-			ІСВО	3036D	$T_A = 25 \pm 3^{\circ}C$ VCB = 15 V		10	-	30	nA
6	OPERATING): $T_A = 200 \pm 10^{\circ}C$ Duration = 1000 hrs.	1031	λ= <b>10%</b>	ħFE	3076	$T_A = 25 \pm 3^{\circ}C$ $V_{CE} = 1 V$ $I_C = 3 mA$	30	150	18	-	
	STEADY-STATE OPERA- TION LIFE TEST: Common-Base Circuit			Сво	3036D	$T_A = 25 \pm 3^{0}C$ $V_{CB} = 15 V$		10	-	30	nA
7	$T_A = 25 \pm 3^{0}C$ $V_{CB} = 12.5 \pm 0.5 V$ $P_T = 200 \text{ mW}$ Duration = 1000 hrs.	1026	λ= 10%	ħFE	3076	$T_A = 25 \pm 3^{\circ}C$ $V_{CE} = 1 V$ $I_C = 3 mA$	30	150	18	-	

 $\dot{\mathbb{C}}$ 

DIMENSIONAL OUTLINE



#### 9265-17444

#### **TERMINAL CONNECTIONS**

Lead 1 – Emitter Lead 2 – Base Lead 3 – Collector Lead 4.– Connected to case

	INC	HES	MILLIM	ETERS	NOTES
SYMBOL	MIN.	MAX.	MIN.	MAX.	NUTES
A	0.170	0.210	4.32	5.33	
¢b	0.016	0.021	0.406	0.533	2
¢b <sub>2</sub>	0.016	0.019	0.406	0.483	2
φD	0.209	0.230	5.31	5.84	
φD	0.178	0.195	4.52	4.95	
e	0.10	0 T.P.	2.54	T.P.	4
e1	0.05	0 T.P.	1.27	т.р.	4
h	1	0.030		0.762	
i	0.036	0.046	0.914	1.17	
k	0.028	0.048	0.711	1.22	3
1	0.500		12.70		2
4		0.050	1	1.27	2
12	0.250		6.35		2
α	45°	т.р.	45°	Т.Р.	4,6

Note 1: (Four leads). Maximum number leads omitted in this outline, "none" (0). The number and position of leads actually present are indicated in the product registration. Outline designation determined by the location and minimum angular or linear spacing of any two adjacent leads.

Note 2: (All leads)  $\phi b_2$  applies between  $I_1$  and  $I_2$ .  $\phi b$  applies between  $I_2$  and 0.50 in. (12.70 mm) from seating plane. Diameter is uncontrolled in  $I_1$  and beyond 0.50 in. (12.70 mm) from seating plane.

Note 3: Measured from maximum diameter of the product.

Note 4: Leads having maximum diameter 0.019 in. (0.484 mm) measured in gaging plane 0.054 in. (1.37 mm) +0.001 in. (0.025 mm) - 0.000 (0.000 mm) below the seating plane of the product shall be within 0.007 in. (0.178 mm) of their true position relative to a maximum width tab.

Note 5: The product may be measured by direct methods or by gage.

Note 6: Tab centerline.



## 40577

## **HIGH-RELIABILITY TRANSISTOR**

RCA-40577\* is a high-reliability variant of the RCA-2N3118, a triple-diffused transistor. It is especially processed for high reliability. It is intended for Class A and C amplifier, frequency multiplier or oscillator operation in high-reliability, large-signal, highpower VHF applications in Space, Military, and Industrial communications equipment.

High reliability is assured by eight preconditioning steps, including drift temperature measurements after the High Temperature Reverse Bias and Power Age tests. The 40577 also features complete qualification and lot acceptance testing.

\*Formerly RCA-Dev. No. TA7079

Solid State Division

#### RATINGS

Maximum Ratings, Absolute-Maximum Values:	
COLLECTOR-TO-EMITTER VOLTAGE:	
With $V_{BE} = -1.5$ volts	v
With base open	v
EMITTER-TO-BASE VOLTAGE V <sub>EBO</sub> 4	v
COLLECTOR CURRENT $I_C$ 0.5	A
TRANSISTOR DISSIPATION $\dots \dots P_T$	
At case temperatures up to 25° C	W
At free-air temperatures up to 25° C 0.5	W
At case temperatures above 25° C See Fig.	.4
TEMPERATURE RANGE:	
Storage & Operating (Junction)65 to 200 °	C
LEAD TEMPERATURE (During soldering):	
At distances ≥ 1/32 in. from insulating wafer for 10 s max 230 °	C

High-Gain Device for Class A or C Operation in VHF Circuits

- 8 Preconditioning Steps
- Complete Qualification and Lot Acceptance Testing
- 1.0 Watt Output Min. at 50 MHz
- 0.4 Watt Output Min. at 150 MHz



TYPICAL POWER OUTPUT vs. POWER INPUT



## ELECTRICAL CHARACTERISTICS Case Temperature = 25° C Except As Indicated

		· · · ·		TEST CO	NDITIC	)NS					
Characteristics	Symbols	Fre- quency (MHz)	DC Collector- to-Base Voltage (volts)	DC Collector- to-Emitter Voltage (volts)	DC Base Volts		C rent mpere	s)	LIM	ITS	Units
		f	∀св	VCE	VBE	١c	١E	IB	Min.	Max.	
Collector-Cutoff 25 °C <sup>a</sup> Current 150 °C <sup>a</sup>	I <sub>CBO</sub>		30 30				0 0			10 5	nA µA
Emitter-to-Base Breakdown Voltage	BVEBO					0	0.1		4		volts
Collector-to-Emitter Breakdown Voltage (Sustaining)	BV <sub>CEO</sub> (sus)					10 pulsed <sup>b</sup>		0	60		volts
Reverse Collector-to-Emitter Breakdown Voltage	BVCEX				-1.5	0.1			85		volts
Output Capacitance	Cob	1	28			0				6	pF
rbb' Cb'c Product	r <sub>bb</sub> 'Cb'c	50		28		25				60	ps
DC Forward-Current Transfer Ratio <sup>b.</sup>	h <sub>FE</sub>			5		100			50	275	
Small-Signal Forward-Current Transfer Ratio	h <sub>fe</sub>	50		28		25			5		
Real Part of Short-Circuit Input Impedance	h <sub>ie</sub> (real)	50		28		25			25	75	ohms
Real Part of Short-Circuit Output Impedance	1/Y <sub>22(real)</sub>	50		28		25			500	1000	ohms
Output Power Class-C Service Pin = 0.1 watt (with heat sink)	P <sub>OUT</sub>	50 150		28 28					1.0 0.4		watt watt
Power Gain Class-A Service P <sub>out</sub> = 0.2 watt (with heat sink)	PG	50		28		25			18		dB

<sup>α</sup>T<sub>FA</sub> = free air temperature. <sup>b</sup>Pulse duration 300 μs; duty factor, less than 1.8%.

#### TYPICAL LARGE-SIGNAL OPERATION, CLASS-C SERVICE

150 MH:



Fig. 2

# **RELIABILITY SPECIFICATIONS**

In addition to Preconditioning and Group A tests, a Qualification Approval test series (Group B tests) is performed on each lot.

Preconditioning (100 Per Cent Testing of Each Transistor)

- 1. Serialization
- 2. Record I<sub>CBO</sub>, h<sub>FE</sub>
- 3. Temperature Cycling-Method 107B, Cond. C of MIL-STD-202, 5 cycles, -65° C to 200° C
- 4. Bake, 72 hours minimum, 200° C
- 5. Constant Acceleration-Method 2006 of MIL-STD-750, 10,000g,  $\rm Y_1$  and  $\rm Y_2$  axes
- 6. X-Ray
- 7. Record I<sub>CBO</sub>, h<sub>FE</sub>
- 8. Reverse Bias Age,  $\mathrm{T}_{\mathrm{A}}$  = 175° C,  $\mathrm{V}_{\mathrm{CB}}$  = 60 V, t = 96 hours
- <sup>d</sup>9. Record I<sub>CBO</sub>, h<sub>FE</sub>.

- 10. Power Age,  $T_A = 25^{\circ}$  C,  $V_{CB} = 28$  V, t = 340 hours,  $P_T = 1$  W, free air
- <sup>d</sup>11. Record I<sub>CBO</sub>, h<sub>FE</sub> at 340 hours
- 12. Helium Leak,  $1 \times 10^{-7}$  cc/sec. max.
- 13. Gross Leak, MIL-STD-202, Method 112
- 14. Record Subgroups 2 and 3 of Group A Tests
- <sup>d</sup>Delta criteria after 96 hours Reverse Bias Age and 340 hours Power Age.
- Δ I<sub>CBO</sub> +100% or +5 nanoamperes whichever is greater
- $\Delta h_{FE} \pm 20\%$

#### Definitions

Delta (△): Delta shall be determined by subtracting the parameter value measured before application of stress from the value measured after the application of stress.

TEST METHOD PER	EXAMINATION OR TEST	CONDITIONS	LTPD	SYMBOL	LIN	ITS	UNITS
MIL-STD-750					Min.	Max.	
2071	Subgroup 1 Visual and Mechanical Examination	. –	10 -	-	-	-	-
	Subgroup 2		5.				
3036D	Collector-Cutoff Current	$V_{CB} = 30V, IE = 0$	-	ICB0		10	nA
3001D	Collector-to-Emitter Breakdown Voltage	$I_{C} = 100 \ \mu A, V_{BE} = -1.5 V$	-	BVCEV	85 <b>9</b>	-	volts
3026D	Emitter-to-Base Breakdown Voltage	$I_E = 100 \ \mu A, \ I_C = 0$	-	BVEBO	4	-	volts
3011D	Collector-to-Emitter Breakdown Voltage	$IC = 10 mA^{f}$					
		$I_B = 0$	-	VCEO	60 <b>9</b>	-	volts
3076	DC Forward-Current Transfer Ratio	$I_{C} = 100 \text{ mA}, V_{CE} = 5V$	-	hFE	50	275	
	Subgroup 3		5				
3236	Output Capacitance	$f = 0.1 \text{ to } 1.0 \text{ MHz}, V_{CB}=28V,$ $I_E = 0$	-	Cob	_	6.0	pF
	Power Output	f = 50  MHz,  VCE = 28 V Pin = 0.1 W		POUT	1.0	_	watts
	RF Power Output (Min. Eff. = 45%)	$V_{CE} = 28 \text{ V}, P_{IN} = 0.1 \text{ W}$ f = 150 MHz	_	POUT	0.4	-	watts
3306	Small-Signal Forward-Current						
	Transfer Ratio	$I_{C} = 25 \text{ mA}, V_{CE} = 28 \text{ V}$ f = 50 MHz	-	hfe	_	5.0	
	Subgroup 4		15				
-3036D	Collector-Cutoff Current	$T_A = 150^{\circ} C$ , $V_{CB} = 30 V$	-	ICBO	-	5	μΑ
3201	Input Impedance	$V_{CE} = 28 V, IC = 25 mA$ f = 50 MHz	-	hie	25	75	ohms
3231	Qutput Admittance	$V_{CE} = 28 \text{ V}, \text{ IC} = 25 \text{ mA}$ f = 50 MHz	-	¥22	1	2	mmho

**Group A Tests** 

<sup>f</sup> Pulsed through an inductor (25  $\mu$ H); duty factor = 50%.

<sup>9</sup>Measured at a current where the breakdown voltage is a minimum.

General Reliability Specifications that are applicable to all rf power transistors are given in booklet RFT-701 and must be used in conjunction with the specific Preconditioning, Group A Tests, and Group B Tests shown below.

### Group B Testsh

TEST METHOD PER MIL-STD-750	EXAMINATION OR TEST	CONDITIONS
2066	Subgroup 1 Physical Dimensions	(13 Samples) JEDEC TO-5 Pkg.
2026 1051 1056	Subgroup 2 Solderability Thermal Shock (Temp. Cycling) Thermal Shock (Glass Strain) Seal (Leak Rate)	(13 Samples) Omit aging, Dwell time = 10 s ± 1 s Test Condition C Test Condition B Method 112 of MIL-STD-202 Test Cond. C, procedure III;
1021	Moisture Resistance	Test Cond. A for gross leaks
2016	Subgroup 3 Shock	(13 Samples) 1,500 g, 0.5 ms, 5 blows each orientation: X <sub>1</sub> , Y <sub>1</sub> , Y <sub>2</sub> , Z <sub>1</sub>
2046 2056 2006	Vibration Fatigue Vibration Var. Freq. Constant Acceleration	Nonoperating 20,000 G Y <sub>1</sub> , Y <sub>2</sub>
2036	Subgroup 4 Terminal Strength (Lead Fatique)	(13 Samples) Test Cond. E
1041	Subgroup 5 Salt Atmosphere	(13 Samples)
1031	Subgroup 6 High Temperature Life (Non-operating)	(25 Samples) $T_{storage} = 200^{\circ} C$ t = 1000  hrs.
1026	Subgroup 7 Steady-State Operation	(25  Samples) $P_T = 1.5 \text{ W}, T_C = 100^{\circ} \text{ C}$ t = 1000  hrs.  VCB = 40  V

TEST METHOD	EXAMINATION OR TEST	CONDITIONS	SYMBOL	LIN	AITS	UNITS
MIL-STD-750		CONDITIONS	STMBUL	Min.	Max.	UNITS
3036D 3001D 3076	End Points Subgroups (2, 3, 5, 6) Collector Base Cutoff Current Collector Base Breakdown Voltage DC Forward-Current Transfer Ratio		I <sub>CBO</sub> BV <sub>CEV</sub> hFE	80 35	1.0 325	μA _

<sup>h</sup>Acceptance/Rejection Criteria of Group B tests: For an LTPD plan of 7% the total sample size is 115 for which the maximum number of rejects allowed is 4. Acceptance is also subject to a maximum of one (1) reject per Sub-group. Group B tests are performed on each lot for Qualification or Lot Acceptance.

i Pulsed through an inductor (25 mH); duty factor = 50%.

 $k_{\text{Measured at a current where the breakdown voltage is a minimum.}}$ 

DIMENSIONAL OUTLINE JEDEC No.TO-5



Note Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

#### TERMINAL CONNECTIONS

Lead 1 - Emitter Lead 2 - Base Lead 3 - Collector, Case RB/A Solid State Division

## **RF Power Transistors**

40578

## HIGH-RELIABILITY TRANSISTOR

RCA-40578\* is a high-reliability variant of the RCA-2N3866, an epitaxial n-p-n planar transistor of "overlay" emitter electrode construction. It is especially processed for high reliability. It is intended for Class A, B, and C amplifier, frequency multiplier, or oscillator operation in high-reliability, driver or predriver stages, VHF-UHF applications in Space, Military, and Industrial communications equipment.

High reliability is assured by eight preconditioning steps, including drift temperature measurements after the High Temperature Reverse Bias and Power Age tests. The 40578 also features complete qualification and lot acceptance testing.

\* Formerly RCA-Dev. No. TA7080

RATINGS			
Maximum Ratings, Absolute-Maximum Valu	es:		
COLLECTOR-TO-BASE VOLTAGE	v <sub>CBO</sub>	55	v
COLLECTOR-TO-EMITTER VOLTAGE:			
With external base-to-emitter			
resistance	$v_{CER}$	55	v
$R_{BE} = 10 \text{ ohms}$			
With base open	V <sub>CEO</sub>	30	v
EMITTER-TO-BASE VOLTAGE	$v_{EBO}$	3.5	v
COLLECTOR CURRENT	IC	0.4	Α
TRANSISTOR DISSIPATION	$P_{T}$		
At case temperatures up to 25° C		5	W
At free-air temperatures up to 25° C		1.0	W
At temperatures above 25° C		See F	ig. 1
TEMPERATURE RANGE:			
Storage & Operating (Junction)	-65 t	o 200	oC
LEAD TEMPERATURE (During soldering	):		
At distances ≥ 1/32 in. from seating plane for 10 s max		230	°C
		-50	-

## High-Gain Device for Class A,B, or C Operation in VHF-UHF Circuits



©8 Preconditioning Steps

OComplete Qualification and Lot Acceptance Testing

High Power Gain, Unneutralized Class C Amplifier At 400 MHz, 1 W output with 10 dB gain (min.) 250 MHz, 1 W output with 15 dB gain (typ.) 175 MHz, 1 W output with 17 dB gain (typ.) 100 MHz, 1 W output with 20 dB gain (typ.)

#### DISSIPATION DERATING CURVE



### ELECTRICAL CHARACTERISTICS

Case Temperature =  $25^{\circ}$  C

		TEST CONDITIONS								
Characteristic	Symbol	DC Collector Volts		DC Base Volts	DC Current (mA)				NTS	Units
		VCB	VCE	VBE	ΙE	IB	۱c	Min.	Max.	
Collector-Cutoff Current	ICEO		28			0		-	100	nA
Collector-to-Base Breakdown Voltage	BV <sub>CBO</sub>				0		0.1	55	-	v
Collector-to-Emitter	V <sub>CER</sub> (sus) <sup>a</sup>						5	55	-	v
Voltage (Sustaining)	VCEO(sus)					0	5	30	-	v
Emitter-to-Base Breakdown Voltage	bv <sub>ebo</sub>				0.1		0	3.5	-	v
Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)					20	100	-	1.0	v
Collector-to-Base Capacitance (Measured at 1 MHz)	Cob	30			0			-	3.0	pF
RF Power Output Class-C Amplifier, Unneutralized At 100 MHz At 250 MHz At 400 MHz	POUT		28 <sup>b</sup> 28 <sup>b</sup> 28 <sup>b</sup>					1.8 (1 1.5 (1 1.0 <sup>e</sup>	typ.) <sup>c</sup> typ.) <sup>d</sup>	w
Gain-Bandwidth Product	fT		15				50	800 (	typ.)	MHz

<sup>o</sup>With external base-emitter resistance ( $R_{BE}$ ) = 10  $\Omega$ .

 ${}^{b}V_{CC}$  value.

<sup>c</sup>For  $P_{IN} = 0.05$  W; minimum efficiency = 60%.

<sup>d</sup>For  $P_{IN} = 0.1$  W; minimum efficiency = 50%.

<sup>e</sup>For P<sub>IN</sub> = 0.1 W; minimum efficiency = 45%.

DIMENSIONAL OUTLINE JEDEC TO-39



#### TERMINAL CONNECTIONS

Lead No. 1 - Emitter Lead No. 2 - Base Case, Lead No. 3 - Collector

#### DIMENSIONS IN INCHES AND MILLIMETERS

Note: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

# RELIABILITY SPECIFICATIONS

In addition to Preconditioning and Group A tests, a Qualification Approval test series (Group B tests) is performed on each lot.

#### Preconditioning (100 Per Cent Testing of Each Transistor)

- 1. Serialization
- 2. Record I<sub>CEO</sub>, h<sub>FE</sub>
- Temperature Cycling-Method 107B Cond. C of MIL-STD-202, 5 cycles, -65° C to 200° C
- 4. Bake, 72 hours minimum, 200° C
- 5. Constant Acceleration-Method 2006 of MIL-STD-750, 10,000g, Y<sub>1</sub> and Y<sub>2</sub> axes
- 6. X-Ray
- 7. Record I<sub>CEO</sub>, h<sub>FE</sub>
- 8. Reverse Bias Age,  $T_A = 200^{\circ}$  C,  $V_{CB} = 50$  V, t = 96 hours
- <sup>d</sup>9. Record I<sub>CEO</sub>, h<sub>FE</sub>
- 10. Power Age,  $T_A$  =  $25^0$  C,  $V_{CB}$  = 28 V,t = 340 hours,  $P_T$  = 1 W, free air

- <sup>d</sup>11. Record I<sub>CEO</sub>, h<sub>FE</sub>, V<sub>CE</sub> at 340 hours
  - 12. Helium Leak,  $1 \times 10^{-7}$  cc/sec. max.
- 13. Gross Leak, MIL-STD-202, Method 112
- 14. Record Subgroups 2 and 3 of Group A Tests
- <sup>d</sup>Delta criteria after 96 hours Reverse Bias Age and 340 hours Power Age

 $\Delta I_{CEO}$  +100% or +20 nanoamperes whichever is greater  $\Delta h_{FE}$  ±20%

#### Definitions

Delta (△): Delta shall be determined by subtracting the parameter value measured before application of stress from the value measured after the application of stress.

### **Group A Tests**

TEST METHOD PER	EXAMINATION OR TEST	CONDITIONS	LTPD	SYMBOL	LIM	ITS	UNITS
MIL-STD-750					Min.	Max.	
2071	Subgroup 1 Visual and Mechanical Examination	_	10 -	-	-	-	-
3041D 3001D 3026D 3011D 3011B 3071 3076	Subgroup 2 Collector-Cutoff Current Collector-to-Base Breakdown Voltage Emitter-to-Base Breakdown Voltage Collector-to-Emitter Breakdown Voltage Collector-to-Emitter Breakdown Voltage Collector-to-Emitter Saturation Voltage DC Forward-Current Transfer Ratio		5    	$I_{CEO} \\ BV_{CBO} \\ BV_{EBO} \\ BV_{CEO} \\ BV_{CEE} \\ V_{CE}^{(sat)} \\ h_{FE} $		100 - - 1 -	nA volts volts volts volts volts 
3236 3261	Subgroup 3 Output Capacitance Extrapolated Unity Gain Frequency RF Power Output (Min. Eff. = 45%)		5 - -	C <sub>ob</sub> f <sub>T</sub> P <sub>OUT</sub>	- 500 1.0	3.0 - _	pF MHz watts
3036D 3076	Subgroup 4 Collector-Cutoff Current DC Forward-Current Transfer Ratio	$T_{A} = 150^{\circ} C \pm 3^{\circ} C,$ $V_{CB} = 30 V$ $T_{A} = -55^{\circ} C \pm 3^{\circ} C,$ $I_{C} = 100 \text{ mA}, V_{CE} = 5 V$	15 - -	I <sub>CBO</sub>	- 5	100	μA -

<sup>f</sup>Pulsed through an inductor (25  $\mu$ H); duty factor = 50%.

<sup>9</sup>Measured at a current where the breakdown voltage is a minimum.

General Reliability Specifications that are applicable to all rf power transistors are given in booklet RFT-701 and must be used in conjunction with the specific Preconditioning, Group A Tests, and Group B Tests shown below.

#### **Group B Tests**

TEST METHOD PER MIL-STD-750	EXAMINATION OR TEST	CONDITIONS
2066	Subgroup 1 Physical Dimensions	(13 Samples)
2026 1051 1056 2036	Subgroup 2 Solderability Thermal Shock (Temp. Cycling) Thermal Shock (Glass Strain) Terminal Strength (Tension) Seal (Leak Rate) Moisture Resistance	(13 Samples) Test Condition C Test Condition B Test Condition A, weight = 5 lbs. time = 15 s each terminal Method 112 of MIL-STD-202 Test Cond. C, procedure IIIa, Test Cond. A for gross leaks 10-8 cc/s
2016 2046 2056 2006	Subgroup 3 Shock Vibration Fatigue Vibration Var. Freq. Constant Acceleration	(13 Samples) 1,500 g, 0.5 ms, 5 blows each orientation: X <sub>1</sub> , Y <sub>1</sub> , Z <sub>1</sub> (15 blows total) Nonoperating 20,000 G Y <sub>1</sub> , Y <sub>2</sub>
2036E	Subgroup 4 Terminal Strength (Lead Fatigue)	(13 Samples)
1041	Subgroup 5 Salt Atmosphere	(13 Samples)
1031	Subgroup 6 High Temperature Life (Nonoperating)	(25 Samples) T <sub>storage</sub> = 200 <sup>°</sup> C
1026	Subgroup 7 Steady-State Operation	(25 Samples) $T_{FA} = 25^{\circ} C t = 1000 hrs.$ $P_T = 1 W, V_{CB} = 28 V$ free air, no heat sink

TEST METHOD PER MIL-STD-750	EXAMINATION OR TEST	CONDITIONS	SYMBOL		Max.	UNITS
MIL-31D-/50			1	min.	mux.	ļ
3041D 3011B	End Points Subgroups (2, 3, 5, 6, 7) Collector-to-Emitter Cutoff Current Collector-to-Emitter Breakdown	V <sub>CE</sub> = 28 V	I <sub>CEO</sub>	-	1.0	μΑ
	Voltage RF Power Output (Min. Eff. = 45%)	I <sub>C</sub> = 5 mA (Inductive) <sup>i</sup> R <sub>BE</sub> = 10 V <sub>CE</sub> = 28 V, P <sub>IN</sub> = 0.1 W,	BVCER	50 <sup>k</sup> u	-	volts
3076 3026D	DC Forward-Current Transfer Ratio Emitter-to-Base Breakdown Voltage	f = 400  MHz $I_C = 100 \text{ mA} \text{ V}_{CE} = 5 \text{ V}$ $I_E = 100 \text{ mA}$	P <sub>OUT</sub> h <sub>FE</sub> BV <sub>EBO</sub>	0.95 9 3.0		vätts – volts

<sup>h</sup>Acceptance/Rejection Criteria of Group B tests: For an LTPD plan of 7% the total sample size is 115 for which the maximum number of rejects allowed is 4. Acceptance is also subject to a maximum of one (1) reject per Sub-group. Group B tests are performed on each lot for Qualification or Lot Acceptance.

Pulsed through an inductor (25 mH); duty factor = 50%.

k<sub>Measured</sub> at a current where the breakdown voltage is a minimum.



## **RF Power Transistors**

40605

 $RCA-40605^*$  is an epitaxial silicon n-p-n planar transistor featuring "overlay" emitter electrode construction. It is intended for class-A, -B, or -C amplifier, frequency multiplier, and oscillator service in VHF/UHF equipment.

Premium high-reliability type 40605 is identical to RCA-2N3553 but is preconditioned and tested for use in critical aerospace and industrial equipment.

\*Formerly RCA Dev. Type No. TA7361.

Maximum	Ratings,	Absolute-Maximum	Values:
---------	----------	------------------	---------

Maximum Kanngs, Absorbie-maximum Farbes.
COLLECTOR-TO-BASE VOLTAGE $V_{CBO}$ 65 V
COLLECTOR-TO-EMITTER VOLTAGE:
With-1.5 volts (V $_{ m BE}$ ) of reverse bias &
external base-to-emitter resistance
$(R_{BE}) = 33 \Omega \dots K_{CEX}$ 65 V
With base open
EMITTER-TO-BASE VOLTAGE V <sub>EBO</sub> 4 V
CONTINUOUS COLLECTOR CURRENT IC 0.33 A
PEAK COLLECTOR CURRENT I <sub>Cpk</sub> 1 A
TRANSISTOR DISSIPATION: PT
At case temperatures up to 25°C 7 W
At case temperatures above 25°C
derate linearly at 0.04 W/°C
At ambient temperatures up to 25°C 1 W
At ambient temperatures above 25°C
derate linearly at 5.71 mW/°C
TEMPERATURE RANGE:
Storage & Operating (Junction)65 to +200°C
LEAD TEMPERATURE (During Soldering):
At distances $\geq$ 1/32 in. (0.8 mm) from
seating plane for 10 s max 230°C

# SILICON N-P-N ''overlay'' TRANSISTOR

''Premium'' High-Reliability Type

For Class-A,-B, or -C Service in VHF/UHF Military, Industrial, and Commercial Equipment



JEDEC TO-39

#### FEATURES:

• High Power Output

Class - C Amplifier . . . 2.5 - W (min.) at 175 MHz

Oscillator . . .

1.5 - W (typ.) at 500 MHz



Fig.1 - Typical power output vs. frequency.

# ELECTRICAL CHARACTERISTICS, Case Temperature $(T_C) = 25^{\circ}C$ STATIC

		TEST CONDITIONS							
CHARACTERISTIC	SYMBOL	DC Collector Volts	DC Base Volts		DC Curre mA	nt	LIN	ITS	UNITS
		VCE	VBE	IE	IB	IC	MIN.	MAX.	
Collector-Cutoff Current	ICE0	30			0		-	0.1	μA
Collector-to-Base Breakdown Voltage	V <sub>(BR)CB0</sub>			0		0.3	65	-	v
Collector-to-Emitter Breakdown Voltage: (See Fig. 2.) With base open	V <sub>(BR)CEO</sub>				0	200ª	40 <sup>b</sup>	-	v
With base-emitter junction reverse biased & external base-to-emitter resistance (RBE) = 33 $\Omega$	V <sub>(BR)CEX</sub>		-1.5			200ª	65ь	-	
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EB0</sub>			0.1		0	4	-	v
Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)				50	250	-	1	v

<sup>a</sup> Pulsed through a 25-mH inductor; duty factor = 50%

b Measured at a current where the breakdown voltage is a minimum.

#### DYNAMIC

		TE	LIMITS				
CHARACTERISTIC	SYMBOL	DC Collector Input Power Frequency			UNITS		
		Supply (V <sub>CC</sub> ) – V	(PIE) - W	(f) – MHz	MIN.	TYP.	
Power Output	P <sub>OE</sub>	28	0.25	175	2.5¢	-	W
Collector-to- Base Capacitance	C <sub>obo</sub>	V <sub>CB</sub> = 30 V I <sub>C</sub> = 0	-	1	-	10	pF
Gain-Bandwidth Product	fŢ	V <sub>CE</sub> = 28 V I <sub>C</sub> = 125 mA	-	-	350	-	MHz

<sup>c</sup> Minimum efficiency = 50%





General Reliability Specifications that are applicable to all rf power transistors are given in booklet RFT-701 and must be used in conjunction with the specific lot screening, Group A Tests, and Group B Tests shown below.

#### Lot Acceptance Data

Conditioning Screens (100% Testing, see	Table I)		
a) Attributes Data on Burn-In	b) Attributes Data on Radiographic Inspection	c) Variables Data on Burn-In	
Group A (Lot Sampling, see Table II)	Group B (Lot Sampling, see Table III)		
a) Variables Data	a) Attributes Data (I	From a member of the family)	

#### Table 1. Description of Total Lot Screening - 100% Testing

TEST	CONDITIONS	MIL-	STD-750	MIL-STD-202		
1231	CONDITIONS	METHOD	CONDITIONS	METHOD	CONDITIONS	
1. Lot identification	-	-	-	-	-	
2. Pre-seal visual inspection	In accordance with RCA's RFT-701 (See note 1)	-	-	-	-	
3. Temp. cycling	5 cycles	1051	С	-	-	
4. High Temp. storage	72 hrs. min. at T <sub>A</sub> = 200 <sup>o</sup> C	-	-	-	-	
5. Acceleration	20,000 g min.; Y <sub>1</sub> direction only	2006	-	-	-	
6. Fine leak	-	-	-	112	С	
7. Gross leak	Fluorocarbon bubble test (See note 2)	-	-	-	-	
8. Serialize	-	-	-	-	-	
9. Pre burn-in electrical	See Table 1 A	-	-	-	-	
10. Burn-in	(See note 3)	-	-	-	-	
11. Post burn-in electrical	Delta requirements See table 1 A	-	-	-	-	
12. Radiographic inspection	-	-	-	-	-	

Note 1: Complete title of RFT-701 is: "General Reliability Specifications of RCA RF Power Transistors".

Note 2: Immersed in fluorochemical FC 78 at 65 psig for 4 hrs, unit is than placed in fluorochemical FC 48 at 80<sup>0</sup> C (nominal) and observed for bubbles.

Note 3: Burn-in tests:

Reverse bias age – all transistors shall be operated for 96 hrs at  $T_A = 150^{\circ}$  C,  $V_{CB} = 50$  V Power age – all transistors shall be operated for 340 hrs at  $T_A = 25^{\circ}$  C  $\pm 3^{\circ}$  C,  $V_{CB} = 30$  V,  $P_T = 1$  W.

### Table 1 A. Pre Burn-In & Post Burn-In Tests and Delta (△) Limits

TEST	SYMBOL		MIL-STD-750	LI	MITS	UNITS	
I LUI	STMDUL	METHOD	CONDITIONS	MIN. MAX.		01113	
Collector-Cutoff Current	<sup>I</sup> CE0	3041	V <sub>CE</sub> = 30 V, bias cond. D	-	0.1	μA	
DC Forward-Current Transfer Ratio	hFE	3076	$V_{CE}$ = 5 V, $I_{C}$ = 150 mA pulsed	15	150	-	

Delta ( $\Delta$ ) Limits:

 $I_{CEO}$  and  $h_{FE}$  of Table 1A shall be retested after each burn-in test and the data recorded for all devices in the lot. The tests measured shall not have changed during each burn-in test from the initial value by more than the specified amount as follows:

 $\Delta$  I\_{CEO} =  $\pm$  100% or 10 nA, whichever is greater  $\Delta$  h\_{FF} =  $\pm$  20%

All transistors that exceed the delta ( $\Delta$ ) limits or the limits of Table 1A after each burn-in test shall be removed from the lot and the quantity removed shall be recorded in the lot history.

Table II.	Group A	Electrical	Sampling	Inspection
-----------	---------	------------	----------	------------

EXAMINATION OR TEST	MIL-STD-750		LTPD	SYMBOL	LIMITS		UNITS	
EXAMINATION OF TEST	METHOD	CONDITIONS	1110	STMDUL	MIN. MAX.		01113	
Subgroup 1 Visual and Mechanical Examination	2071	_	10 -	-	-	-	_	
Subgroup 2			5					
Collector-Cutoff Current	3041D	$V_{CE} = 30 V, I_B = 0$	-	CEO	-	100	nA	
Collector-to-Base Breakdown Voltage	3001D	I <sub>C</sub> = 0.3 mA	-	V(BR)CBO	65	-	v	
Emitter-to-Base Breakdown Voltage	3026D	i <sub>E</sub> = 0.1 mA	-	V(BR)EBO	4	-	v	
Collector-to-Emitter Breakdown Voltage	3011D See Fig. 2.	I <sub>C</sub> = 200 mA <sup>a</sup>	-	V(BR)CEO	40 b	-	v	
Collector-to-Emitter Breakdown Voltage	3011B See Fig. 2.	${}^{I}C = 200 \text{ mA}^{a}, \text{ V}_{BE} = -1.5 \text{ V}, \\ {}^{R}BE = 33 \Omega$	-	V(BR)CEX	65 <sup>b</sup>	-	v	
Collector-to-Emitter Saturation Voltage	3071	I <sub>C</sub> = 250 mA, I <sub>B</sub> = 50 mA	-	V <sub>CE</sub> (sat)	_	1	v	
DC Forward-Current Transfer Ratio	3076	$I_{C} = 150 \text{ mA}, V_{CE} = 5 \text{ V}$	-	hFE	15	150	-	
Subgroup 3			5					
Output Capacitance	3236	V <sub>CB</sub> = 30 V, I <sub>C</sub> = 0	-	Cobo	-	10	pF	
Extrapolated Unity Gain Frequency	3261	$I_{C} = 125 \text{ mA}, V_{CE} = 28 \text{ V},$ f = 100 MHz	-	fт	350	-	MHz	
RF Power Output (Min. Eff. = 50%)	See Fig. 3.	V <sub>CE</sub> = 28 V, P <sub>IE</sub> = 0.25 W, f = 175 MHz	-	POE	2.5	-	w	
Subgroup 4			15					
Collector-Cutoff Current	3036 D	$T_A = 150^{\circ} C \pm 3^{\circ} C,$ $V_{CB} = 30 V$	-	сво	-	100	μA	
DC Forward-Current Transfer Ratio	3076	$T_A = -55^{\circ} C \pm 3^{\circ} C,$ $I_C = 150 \text{ mA, } V_{CE} = 5 \text{ V}$	-	<sup>h</sup> FE	10	-	-	

<sup>a</sup> Pulsed through a 25 mH inductor; duty factor = 50%

<sup>b</sup> Measured at a current where the breakdown voltage is a minimum

Table III. Group B Environmental Sampling Inspection

\_\_\_\_\_

EXAMINATION OR TEST	MIL-STD-750			SYMBOL	LIMITS		UNITS
	METHOD	CONDITIONS	LTPD	STWDUL	MIN.	MAX.	UNITS
Subgroup 1 Physical Dimensions	2066	-	20	-	-	-	_
Subgroup 2 Solderability Thermal Shock (Temp. Cycling) Thermal Shock (Glass Strain) Seal (Leak Rate)	2026 1051 1056 	Test Condition C Test Condition B Method 112 of MIL-STD-202 Test Cond. C, procedure III a For Gross Leaks, Refer to Note 1 in Lot Screen- ing sequence	15		-	- - 1 X 10 <sup>-7</sup>	- - atmcc/s
Moisture Resistance End Points:	1021	_		-	-	-	-
Collector-Cutoff Current Collector-to-Emitter Breakdown Voltage	3041D 3011D See Fig. 2.	$V_{CE} = 30 \text{ V}, \text{ I}_{B} = 0$ $I_{C} = 200 \text{ mA}^{\circ}$		I <sub>CEO</sub> V <sub>(BR)CEO</sub>	 40	100 -	nA V
DC Forward-Current Transfer Ratio	3076	I <sub>C</sub> = 150 mA, V <sub>CE</sub> = 5 V		hFE	12	-	-
RF Power Output (Min. Eff = 50%)	See Fig. 3	V <sub>CE</sub> = 28 V, P <sub>IE</sub> = 0.25 W, f = 175 MHz		P <sub>OE</sub>	2.5	-	w
Subgroup 3 Shock	2016	1,500 g, 0.5 ms, 5 blows each orientation: X <sub>1</sub> , Y <sub>1</sub> , Z <sub>1</sub> , Y <sub>2</sub> ,(15 blows	15				
Vibration Fatigue Vibration, Variable Frequency Constant Acceleration End Points: (Same as Subgroup 2)	2046 2056 2006	total) Nonoperating – 20,000 g Y <sub>1</sub> , Y <sub>2</sub>				-	
Subgroup 4 Terminal Strength (Lead Fatigue)	2036E	-	15	-	-	-	-
Subgroup 5 Sait Atmosphere	1041	-	15	-	-	-	-
Subgroup 6 High Temperature Life (Nonoperating)		$T_{stg} = +200^{\circ} \text{ C}, \text{ t} = 1000 \text{ hrs.}$	-	-	-	-	-
End Points: Collector-Cutoff Current Collector-to-Emitter Breakdown Voltage	3041D 3011D See Fig. 2.	$V_{CE} = 30 \text{ V}, \text{ I}_{B} = 0$ I <sub>C</sub> = 200 mA <sup>a</sup>	-	I <sub>CEO</sub> V <sub>(BR)CEO</sub>	 40	1 -	μA V
DC Forward-Current Transfer Ratio	3076	I <sub>C</sub> = 150 mA, V <sub>CE</sub> = 5 V	-	<sup>h</sup> FE	12	-	-
RF Power Output (Min. Eff. = 50%)	See Fig. 3	V <sub>CE</sub> = 28 V, P <sub>IE</sub> = 0.25 W, f = 175 MHz	-	P <sub>OE</sub>	2.3	-	w

<sup>a</sup> Pulsed through a 25  $\mu$ H inductor; duty factor = 50%

#### DIMENSIONAL OUTLINE JEDEC No. TO-39



92CS-15641

- Note 1: This zone is controlled for automatic handling. The variation in actual diameter within this zone shall not exceed .010 in  $\{.254~mn\}$ .
- Note 2: (Three leads)  $\phi b_2$  applies between  $l_1$  and  $l_2$ .  $\phi b$  applies between  $l_2$  and .5 in (12.70 mm) from seating plane. Diameter is uncontrolled in  $l_1$  and beyond .5 in (12.70 mm) from seating plane.
- Note 3: Measured from maximum diameter of the actual device.
- Note 4: Details of outline in this zone optional.

	INC	HES	MILLIM	ETERS	
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
$\phi$ a	.190	.210	4.83	5.33	
Α	.240	.260	6.10	6.60	
∕¢b	.016	.021	.406	.533	2
$\phi$ b2	.016	.019	.406	.483	2
$\phi \bar{D}$	.350	.370	8.89	9.40	
$\phi D_1$	.315	.335	8.00	8.51	
h	.009	.125	.229	3.18	
j	.028	.034	.711	.864	
k	.029	.040	.737	1.02	3
1	.500		12.70		2
11		.050		1.27	2
12	.250		6.35		2
Р	.100	}	2.54		1
Q					4
a	45 <sup>0</sup> NO	MINAL			
β	90 <sup>0</sup> NO	MINAL			

TERMINAL DIAGRAM



LEAD 1 - EMITTER LEAD 2 - BASE CASE, LEAD 3 - COLLECTOR

## RBA Solid State Division

## **RF** Power Transistors

## 40606



## High-Reliability Silicon N-P-N Overlay Transistor

For Large-Signal, High-Power VHF/UHF Applications in Military and Industrial Communications Equipment

Features:

- High power output, unneutralized class C amplifier
- High voltage ratings
- 100 per cent tested to assure freedom from second breakdown for operation in class A applications
- All three electrodes electrically isolated from case for design flexibility

RCA-40606 is an epitaxial silicon n-p-n planar transistor. This device is intended for class A, B, C amplifier, frequency multiplier, or oscillator operation. The device was developed for vhf/uhf applications.

The transistor employs the overlay concept in emitterelectrode design - an emitter electrode consisting of many microscopic areas connected together through the use of a diffused-grid structure and an overlay of metal which is applied on the silicon wafer by means of a photo-etching technique. This arrangement provides the very high emitter periphery-to-emitter area ratio required for high efficiency at high frequencies.

#### MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-BASE VOLTAGE	V <sub>CBO</sub>	65	v
With base-emitter junction reverse-biased ( $V_{BE} = -1.5 \text{ V}$ )	V <sub>CEV</sub>	65	v
With base open	VCEO	40	v
EMITTER-TO-BASE VOLTAGE	V <sub>EBO</sub>	4	v
COLLECTOR CURRENT	IC	3	А
	PT		
At case temperatures up to $25^{\circ}C$		23	w
At case temperatures above 25°C		Derate linearly to 0 watts at 200°C	
TEMPERATURE RANGE:			
Storage and operating (junction)		-65 to 200	°C
TEMPERATURE (During soldering):			
At distances $\geqslant$ 1/32 in. (0.8 mm) from insulating wafer for 10 s max		230	°C

### ELECTRICAL CHARACTERISTICS, At Case Temperature (T<sub>C</sub>) = 25°C

			т	EST CON	DITION	15				
Characteristic	Symbol	DC Collector Volts		DC Base Volts	DC Current (Milliamperes)		ent			Units
		v <sub>св</sub>	V <sub>CE</sub>	V <sub>BE</sub>	ιE	ЧB	<sup>l</sup> c	Min.	Max.	
Collector-Cutoff Current	I <sub>CEO</sub>		30			0		-	0.25	mA
Collector-to-Base Breakdown Voltage	BVCBO				0		0.5	65	-	volts
Collector-to-Emitter	BVCEO					0	0 to 200*	40**	-	volts
Breakdown Voltage	BVCEV			-1.5			0 to 200*	65**	-	volts
Emitter-to-Base Breakdown Voltage	BVEBO				0.25		0	4	-	volts
Collector-to-Emitter Saturation Voltage	V <sub>CE</sub> (sat)					100	500	-	1	volt
Collector-to-Base Capacitance Measured at 1 MHz	Cob	30			0			-	20	pF
RF Power Output Amplifier, Unneutralized At 260 MHz 400 MHz	P <sub>OE</sub>		V <sub>CC</sub> = 28 28					14.5 • 10 •	typ.)	watts
Gain-Bandwidth Product	fT		28				150	400 (r)	/p.)	MHz
Base-Spreading Resistance Measured at 200 MHz	rьь		· 28				250	6.5 (	yp.)	ohmis
Collector-to-Case Capacitance	C <sub>s</sub>							-	6	pF
DC Forward-Current Transfer Ratio	h <sub>FE</sub>		5				300	10		
Second-Breakdown Collector Current <sup>a</sup> (Base forward-biased)	I <sub>S/b</sub>		28					0.33	-	А

\* Pulsed through an inductor (25 mh); duty factor = 50%.

\*\* Measured at a current where the breakdown voltage is a minimum.

• For PIE = 4.0 w; minimum efficiency = 60%.

- For P<sub>1E</sub> = 4.0 w; minimum efficiency = 45%.
- a Pulse duration = 1 s.







### File No. 600 \_

### RELIABILITY SPECIFICATIONS:

Lot Acceptance Data

Conditioning Screens (100% Testing, see Table I) (a) Attributes Data on Burn-In	(b) Attributes Data on Radiographic Inspection	(c) Variables Data on Burn-In					
Group A (Lot Sampling, see Table II)	Group B (Lot Sampling, see Table III)						
(a) Variables Data	(a) Attributes Data (From a member of the family						

#### Table 1. Description of Total Lot Screening - 100% Testing

TEST	CONDITIONS	MIL-	STD-750	LIN	AITS	UNITS
1651	CONDITIONS	METHOD	CONDITIONS	MIN.	MAX.	UNITS
1. Read: Collector-to- Emitter Current DC Forward-Current Transfer Ratio	V <sub>CE</sub> = 30 V, I <sub>B</sub> = 0 I <sub>C</sub> = 300 mA, V <sub>CE</sub> = 5 V	-		 10	250 	nA
2. Temp. Cycling	5 cycles, -65 <sup>o</sup> C to +200 <sup>o</sup> C	1051C	-		-	
3. High-Temp. Storage	T <sub>A</sub> = 200 <sup>o</sup> C, t = 72 hrs.	-	-	-	-	
4. Acceleration	20,000 g; Y <sub>1</sub> , Y <sub>2</sub>	2006	-	-	-	
5. Helium Leak		-	-	-	-	
6. Gross Leak	Ethylene Glycol, Temp. = 150 <sup>o</sup> C, t = 15 s min.	-	-	-	-	
7. Serialization		. –	-	-	-	
8. Radiographic Inspection	E	-	-	-	-	
9. Read and Record: Collector-to- Emitter Current	V <sub>CE</sub> = 30 V, I <sub>B</sub> = 0	-	_	-	250	nA
DC Forward-Current Transfer Ratio	I <sub>C</sub> = 300 mA, V <sub>CE</sub> = 5 V	-	-	10	-	
10. Reverse-Bias Age	T <sub>A</sub> = 150 <sup>0</sup> C, V <sub>CB</sub> = 50 V, t = 96 hrs.	-	-	-	-	
11. Read and Record Reverse-Bias End Points	See Table 1A.	-	_	-	-	
12. Power Age	$T_A = 25^{\circ}C$ , $V_{CB} = 30 V$ , t = 340 hrs. $P_D = 2.6 W$ free air Interim down period = 168 hrs.	-	-	-	-	
13. Read and Record Power-Age End Points	See Table 1A.	-	-	-	-	
14. Read and Record Subgroups 2, 3 of Group A; Sample Subgroup 4 of Group A		_	_	_	-	

### Table 1A. Power Age and Reverse-Bias Age

TEST	SYMBOL		MIL-STD-750	LI	MITS	UNITS
T EST	STMDUL	METHOD	CONDITIONS			01113
Collector-Cutoff Current	ICE0	3041	V <sub>CE</sub> = 30 V, I <sub>B</sub> = 0	-	250	nA
DC Forward-Current Transfer Ratio	ħFE	3076	V <sub>CE</sub> = 5 V, I <sub>C</sub> = 300 mA pulsed	10	-	-

Delta ( $\Delta$ ) Limits:

 $I_{CEO}$  and  $h_{FE}$  of Table 1A shall be retested after each burn-in test and the data recorded for all devices in the lot. The tests measured shall not have changed during each burn-in test from the initial value by more than the specified amount as follows:

> $\Delta$  I<sub>CEO</sub> = ± 100% or 25 nA, whichever is greater  $\Delta$  h<sub>FF</sub> = ± 20%

All transistors that exceed the delta ( $\Delta$ ) limits or the limits of Table 1A after each burn-in test shall be removed from the lot and the quantity removed shall be recorded in the lot history.

#### Table II. Group A Electrical Sampling Inspection

EXAMINATION OR TEST		MIL-STD-750	LTPD	SYMBOL	LIN	IITS	UNITS
	METHOD	CONDITIONS		JIMDOL	MIN.	MAX.	01110
Subgroup 1 Visual and Mechanical Examination	2071	_	10 -	-	-	-	-
Subgroup 2			5				
Collector-Cutoff Current	3041D	V <sub>CE</sub> = 30 V, I <sub>B</sub> = 0	-	ICEO	-	250	nA
Collector-to-Base Breakdown Voltage	3001D	l <sub>C</sub> = 0.5 mA, I <sub>E</sub> = 0	-	V(BR)CBO	65	-	v
Emitter-to-Base Breakdown Voltage	3026D	l <sub>E</sub> = 0.25 mA, IC = 0	-	V(BR)EBO	4	-	v
Collector-to-Emitter Breakdown Voltage	3011D	I <sub>C</sub> = 200 mA <sup>o</sup> , I <sub>B</sub> = 0	-	V(BR)CEO	40 b	-	v
Collector-to-Emitter Breakdown Voltage	3011A	$I_{C} = 200 \text{ mA}^{\circ}, V_{BE} = -1.5 \text{ V},$ $R_{BF} = 33 \Omega$	-	V <sub>(BR)CEV</sub>	65 <sup>b</sup>	-	v
Collector-to-Emitter Saturation Voltage	3071	I <sub>C</sub> = 500 mA, I <sub>B</sub> = 100 mA	-	V <sub>CE</sub> (sat)	-	1	v
DC Forward-Current Transfer Ratio	3076	l <sub>C</sub> ≈ 300 mA, V <sub>CE</sub> = 5 V	-	hFE	10	-	<b>_</b> .
Second Breakdown Collector Current	-	V <sub>CE</sub> = 28 V, t = 1 s pulse	-	IS/b	0.33	-	A
Subgroup 3			5				
Output Capacitance	3236	V <sub>CB</sub> = 30 V, I <sub>B</sub> = 0	-	C <sub>obo</sub>	-	20	pF
Common-Emitter, Small-Signal Short Circuit Forward Current Transfer Ratio	-	I <sub>C</sub> = 250 mA, V <sub>CE</sub> = 28 V, f = 100 MHz	-	h <sub>fe</sub>	2.4	-	-
RF Power Output (Min. Eff. = 45%)	See Fig. 3.	V <sub>CE</sub> = 28 V, P <sub>IE</sub> = 4 W, f = 400 MHz	-	POE	10	-	w
Subgroup 4			15				
Collector-Cutoff Current	3036D	T <sub>A</sub> = 150° C ± 3° C, V <sub>CE</sub> = 30 V	-	Сво	-	250	μA
DC Forward-Current Transfer Ratio	3076	$T_A = -55^0 \text{ C} \pm 3^0 \text{ C},$ $I_C = 300 \text{ mA}, V_{CE} = 5 \text{ V}$	-	<sup>h</sup> FE	10	-	-

<sup>o</sup> Pulsed through a 25 mH inductor; duty factor = 50%

<sup>b</sup> Measured at a current where the breakdown voltage is a minimum

### Table III. Group B Environmental Sampling Inspection

EXAMINATION OR TEST		MIL-STD-750		LTPD SYMBOL		MITS	UNITS
EXAMINATION OR TEST	METHOD	CONDITIONS		STMDUL	MIN.	MAX.	UNITS
Subgroup 1 Physical Dimensions	2066	-	20	-	-	-	-
Subgroup 2 Solderability Thermal Shock (Temp. Cycling)	2026 1051	- 5 cycles -65°C to +200°C	15				
Seat (Leak Rate)	1071			-	-	1 X 10 <sup>-7</sup>	atm cc/s
Terminal Strength	2036			-	_	-	-
Moisture Resistance End Points:	1021	-		-	-	-	-
Collector-Cutoff Current	3041 D	V <sub>CE</sub> = 30 V, I <sub>B</sub> = 0		ICEO	-	250	nA
Collector-to-Emitter Breakdown Voltage	3011D	I <sub>C</sub> ≑ 200 mA <sup>o</sup> , I <sub>B</sub> = 0		V <sub>(BR)CEO</sub>	40	-	v
DC Forward-Current Transfer Ratio	3076	I <sub>C</sub> = 300 mA, V <sub>CE</sub> = 5 V		hfe	10	-	-
RF Power Output (Min. Eff = 45%)	See Fig. 3	V <sub>CE</sub> = 28 V, P <sub>IE</sub> = 4 W, f = 400 MHz		POE	10	-	w
Subgroup 3 Shock	2016	500 g, 1.0 ms, 5 blows each orientation: X <sub>1</sub> , Y <sub>1</sub> , Z <sub>1</sub> , Y <sub>2</sub> ,(20 blows	15				
Vibration Failigue Vibration, Variable Frequency Constant Acceleration End Points: (Same as Subgroup 2)	2046 2056 2006	total) Nonoperating 20,000 g Y <sub>1</sub> , Y <sub>2</sub>		- - -			
Subgroup 6 High Temperature Life (Nonoperating)	1031	$T_{stg} = +200^{\circ} C, t = 1000 hrs.$		-	-	-	-
End Points: Collector-Cutoff Current Collector-to-Emitter Breakdown Voltage	3041D 3011D	$V_{CE} = 30 \text{ V}, 1_{B} = 0$ $I_{C} = 200 \text{ mA}^{a}, 1_{B} = 0$		<sup>I</sup> CEO V <sub>(BR)CEO</sub>	- 40	2.5 -	μΑ V
DC Forward-Current Transfer Ratio	3076	1 <sub>C</sub> = 300 mA, V <sub>CE</sub> = 5 V	-	<sup>h</sup> FE	9	-	-
RF Power Output (Min. Eff. = 45%)		V <sub>CE</sub> = 28 V, P <sub>IE</sub> = 4 W, f = 400 MHz	-	P <sub>OE</sub>	10	-	w
Subgroup 7 Operating Life Steady-State DC End Points: (Same as Subgroup 6)	1026	V <sub>CB</sub> = 28 V, P <sub>D</sub> = 4 W, T <sub>A</sub> = 170 <sup>o</sup> C	-	_	-	-	

 $^{\rm o}$  Pulsed through a 25  $\mu{\rm H}$  inductor; duty factor = 50%

#### **DIMENSIONAL OUTLINE JEDEC TO-60**



#### INCHES MILLIMETERS NOTES SYMBOL MIN. MAX. MIN. MAX. 0.215 0.320 5.46 8.13 А Α1 0.165 4.19 2 0.046 0.762 1.17 оb 0.030 4 oD 0.360 0.437 9,14 11.10 2 °D1 0.320 0.360 8.13 9.14 Е 0.424 0.437 10.77 11.10 0.185 0.215 4.70 5.46 е 0.090 0.110 2.29 2.79 e1 F 0.090 0.135 2.29 3.43 1 0.355 0.480 9.02 12.19 J ¢Μ 0.163 0.189 4.14 4.80 N 0.375 0.455 9.53 11.56 1.98 N<sub>1</sub> 0.078 \_ 0.1658 0.1697 4.212 4.310 3, 5 ¢₩

NOTES:

- 1. Dimension does not include sealing flanges
- 2. Package contour optional within dimensions specified 3. Pitch diameter 10-32 UNF 2A thread (coated)
- 4. Fin spacing perimts insertion in any socket having a pin-circle diameter of 0.200 in. (5.08 mm) and con-tacts which will accommodate pins with a diameter of 0.030 in. (0.762 mm) min., 0.046 in. (1.17mm) max.
- 5. The torque applied to a 10-32 hex nut assembled on the thread during installation should not exceed 12 inchpounds.

#### TERMINAL CONNECTIONS

Mounting Stud, Case, Pin No. 1 - Emitter Pin No. 2 - Base

Pin No. 3 -- Collector
# Application Note AN-6229

# Microwave Power-Transistor Reliability as a Function of Current Density and Junction Temperature

by S. Gottesfeld

Questions concerning the effect of electromigration-related failure modes on the life of microwave power transistors using an aluminum metallization system are frequently asked. This Note answers these questions as they pertain to RCA microwave power transistors. First, the design aspects of these transistors which aid in reducing the incidence of electromigration failure to a negligible level under normal operating conditions are discussed. Second, supporting life-test data on commercial-level RCA microwave power transistors is presented. The lifetime of the products in this line can be predicted from the data as a function of current density and junction temperature – the two main factors involved in electromigration failure modes.

#### Electromigration

Electromigration of the aluminum in the presence of highcurrent densities and elevated temperatures is well known<sup>1</sup> and results from the mass transport of metal by momentum exchange between thermally activated metal ions and conducting electrons. As a consequence, the original uniform aluminum film reconstructs to form thin conductor regions and extruded-appearing hillocks that may cause device degradation.

The electromigration process can be accompanied by the dissolution of silicon into the aluminum. This dissolution usually occurs during heat treatments employed in transistor manufacturing until the aluminum-silicon saturation point is reached. Therefore, little silicon can dissolve when the device is in *normal* operation. At high-current densities and elevated temperatures, however, the silicon ions which were diffused into the aluminum during the manufacturing process can be transported along with the aluminum ions undergoing electromigration away from the silicon-aluminum interface and into the aluminum. This situation allows further diffusion of silicon into the aluminum and leads to the eventual failure of the transistor junctions<sup>2</sup>.

#### RELIABILITY DESIGN FEATURES

#### **Overlay-Transistor Construction**

The basic transistor construction used by RCA for rf power transistors is the "overlay" design. The emitters in this type

of device are separated into many discrete sites which are paralleled for high-power performance. The overlay configuration provides the high ratio of effective emitter periphery to base area<sup>3</sup> needed for high-power generation at microwave frequencies. In addition, this structure has the advantage of permitting lower current densities in the emitter metallizing stripes than other high-frequency structures. This advantage results from the relatively broad emitter-metal stripes which interconnect the discrete emitters. These stripes are typically 35 microns wide compared to 3 to 5 microns for other interdigitated or matrix designs. Furthermore, the separation of the emitter- and base-metal fingers is 3 to 4 times greater in the overlay structure than competitive. structures. This separation permits the deposition of thicker metal layers with greater cross-sectional areas; and further reduces current densities.

#### Polycrystalline Silicon Layer (PSL)

Another advantage of the overlay transistor structure with its broad emitter fingers and non-critical metal-definition is that it is readily adaptable to the introduction of additional conducting and insulating layers between the aluminum metallization and the shallow diffused emitter sites required for microwave performance. RCA has developed a polycrystalline silicon layer (PSL), shown in Fig.1, which is deposited over the emitter sites and under the aluminum metallization. The PSL forms a barrier between the aluminum emitter finger and the oxide insulating layer over the base; the barrier minimizes failures caused by the interaction of aluminum with silicon dioxide. In addition, the PSL layer helps to minimize thermally induced failure modes by providing a barrier between the aluminum and the shallow-emitter diffused region to prevent "alloy spike" failures; PSL also increases the distance that the silicon ions must travel from emitter-site region to metallization, Fig.1. Therefore, the amount of silicon that can be diffused into the aluminum is limited, and the possibility of device failure as a result of the electromigration of the silicon in the aluminum is reduced.



9502-55313

Fig.1 – Cross section of an overlay transistor showing the polysilicon layer (PSL) between the metallization and emitter sites, and how emitter ballasting may be placed in series with each emitter site by controlling the doping and contacting geometry of the PSL.

#### Emitter-Site Ballasting

RCA has utilized the PSL technology as a medium to introduce emitter-site ballasting into its microwave power transistors. Emitter-site ballasting permits more uniform injection across the transistor chips by reducing hot-spotting. By controlling the resistivity of the PSL and restricting the contacting geometry of the aluminum to the PSL layer, a ballast resistor is placed in series with each emitter site, as shown in Fig.1. These resistors function as negative-feedback elements to control that portion of the transistor that is drawing excessive current. Since the overlay construction results in an emitter that is segmented into many sites which are connected in parallel, each hot-spot may be isolated and controlled. Furthermore, the large number of resistors in parallel minimize the effects of excessive emitter resistance on input impedance and gain. In fact, one microwave transistor, the type 2N5921, which had low levels of emitter-site ballasting added to its structure, exhibited a 35-percent improvement in power output for the same drive level. At the same time, the measurement of the dc safe-operating area, as defined by a 200°C hot-spot junction temperature (infrared measurement), indicated an approximate doubling of the allowable current at 15 volts (see Fig.2).

It is also known that hot-spotting under rf conditions increases as the VSWR increases<sup>4</sup>. Device failures which occur under high VSWR conditions at the output are often related to a forward-bias second-breakdown failure mechanism which is characterized by extremely high localized currents. Thus, it could be expected that an emitter-ballasted transistor would have greater resistance to failure under high VSWR conditions, such as those encountered in some broadband amplifiers. In fact, the 2-gigahertz power transistors which are site-ballasted, types 2N6265 and 2N6266, have been characterized for their ability to withstand  $\infty$ :1 VSWR at all phases at rated power; the 2N6267 has been characterized at a 10:1 VSWR. The 3gigahertz chain of microwave power devices are also siteballasted, and are also rated at a 10:1 VSWR capacity.

#### Glass-Passivated-Aluminum Metallization

The standard metallization system used on all commercial RCA microwave power transistors consists of an evaporated aluminum-silicon film which is defined by means of photolithographic and chemical-etching techniques. The addition of silicon to the aluminum brings the state of the metallization closer to the aluminum-silicon saturation point and retards the electromigration of silicon into the aluminum. Aluminum electromigration is also significantly retarded by the deposition of a glass passivation layer over the aluminum film subsequent to the definition procedures. It has been shown<sup>1</sup> that the use of glass passivation results in a 40-percent increase in the activation energy required before electromigration can begin. The silicon-dioxide layer also protects the aluminum form contamination and from scratches or smears that may occur during device assembly.

#### **OPERATING-LIFE-TEST PROGRAM**

#### **Test Conditions**

An accelerated operating-life-test program was undertaken to study the effects of electromigration at various current densities on the lifetime of RCA microwave power transistors. DC current-voltage conditions were used since electromigration is responsive to the dc components of the total waveform used in rf applications, i.e., electromigration is effected by the unidirectional components of the field. Tests were run at three different emitter-stripe current densities ( $J_E$ ) with each current density in turn run at three different peak junction temperatures ( $T_i$ ); all tests represented stress levels above normal-



Fig.2 — DC infrared safe-area for ballasted and unballasted microwave transistor (2N5921 coaxial packaged).

use conditions. Peak junction temperature was determined by infrared scanning of the transistor pellet at each life-test condition. Table I shows the matrix of test conditions. The sample size per test condition ranged between 10 and 15 units. A total of 114 units were tested.

#### TABLE I - ACCELERATED LIFE-TEST CONDITIONS

Collector Current	Emitter Current	Emitter Stripe Current Density	Peak Junction Temperature <sup>3</sup> ( <sup>O</sup> C)			
(Amperes)	(Amperes)	(A/cm <sup>2</sup> )	т <sub>ј</sub> 1	т <sub>ј</sub> 2	т <sub>ј</sub> з	
1	1.02	8.5 x 10 <sup>4</sup>	300	280	254	
2	2.07	$1.7 \times 10^{5}$	283	258	230	
3	3.22	2.7 x 10 <sup>5</sup>	300	273	240	

\* Represents peak temperature as averaged over several devices at each life-test condition. External heat-sink size was adjusted to achieve the differences in junction temperature on the life test.

#### Test Vehicle

A type 2N6267 device manufactured by RCA was used as the test vehicle because it operates at one of the highest current densities in the microwave family. This device incorporates all the design features described in the prior sections of this Note, and is considered representitive of the microwave family. All the transistors used on test were commerciallevel devices, i.e., they were not subjected to conventional hi-rel screening prior to life testing.

#### Failure Mode

The accelerated test conditions produced failures due to electromigration of aluminum and silicon as described in the introductory section. The failure indicator was degraded or shorted transistor junctions. RF power output measured at frequent life-test down-periods prior to device junction failure exhibited only slight degradation (typically 8 percent); this performance is excellent considering the severity of the test conditions.

#### Data

An Arrhenius plot (1/T, log scale) of the log-normal mediantime-to-failure (MTF) obtained from each test is shown in Fig.3. The curves are extrapolated down from the data points to enable prediction of MTF at operating junction temperatures below the maximum rated  $200^{\circ}$ C. An estimated MTF of 9.5 x 10<sup>5</sup> hours (or greater than 100 years) is predicted for the 2N6267 device under test at its typicalapplication current density of 8.5 x 10<sup>4</sup> A/cm<sup>2</sup> and junction temperature of 150°C.



Fig.3 – Arrhenius plot showing extrapolation to lower temperatures from the life-test MTF points for the 2N6267.



Points from each curve in the Arrhenius plot were taken in the temperature range of 200°C to 100°C and replotted on a log-log scale, Fig.4, for extrapolation over various current densities. Fig.4 shows the general plot of MTF as a function of emitter-current density and peak-junction temperature. This chart can be used to estimate the MTF for each microwave transistor at its typical operating-current density. Table II lists the transistor types currently in the microwave family, and shows the predicted MTF for typical-application values of emitter current, emitter-stripe current density, and peak junction temperature.

Package	Operating Frequency	Туре	Typical Conditi	Operating ons	Estimated MTF (10 <sup>6</sup> hours)
	(GHz)		I <sub>E</sub> (Amperes)	J <sub>E</sub> (10 <sup>4</sup> A/cm <sup>2</sup> )	@ T <sub>j</sub> = 150 <sup>o</sup> C
HF-11 Coaxial	1	2N5470	0.119	5.2	4.0
	2	2N5920	0.180	5.5	3.5
HF-21 Coaxial	2	2N5921	0.450	3.5	12.0
HF-28 Stripline	2	2N6265	0.215	6.5	2.0
	2	2N6266	0.540	4.2	7.0
	2	2N6267	1.02	8.5	0.95
	2.3	2N6268	0.275	8.3	1.0
	2.3	2N6269	0.920	7.2	1.5
HF-46 Stripline	2	RCA2003	0.300	9.0	0.80
	2	RCA2005	0.540	4.2	7.0
	2	RCA2010	1.02	8.5	0.95
	3	RCA3001	0.120	3.8	10.0
	3	RCA3003	0.300	9.0	0.80
	3	RCA3005	0.540	8.0	1.1

#### TABLE II – ESTIMATED MTF FOR MICROWAVE FAMILY AT TYPICAL APPLICATION CURRENT DENSITIES

#### CONCLUSIONS

The life-test data presented in this Note shows that the design features of RCA microwave-power transistors assure reliable operation at the current densities and junction temperatures normally encountered in typical applications. Under these operating conditions, the lifetime of these devices in terms of failure due to electromigration is estimated at approximately 100 years.

ACKNOWLEDGMENT

The author acknowledges the assistance of D. S. Jacobson in providing information concerning the transistor design descriptions, C. B. Leuthauser in providing microwave-transistor application information, and L. J. Gallace for his comments regarding the reliability aspects of this Application Note.

#### REFERENCES

- J. R. Black, "Electromigration Failure Modes in Aluminum Metallization for Semiconductor Devices," Proc. IEEE, Vol. 57, pp. 1587–1594, September 1969.
- J. R. Black, "RF Power Transistor Metallization Failure," IEEE Trans. Electron Devices, Vol. ED-17, No. 9, pp. 800– 803, September 1970.
- D. S. Jacobson, "What are the Trade-Offs in RF Transistor Design?," Microwaves, Vol. 11, No.7, July 1972.
- C. B. Leuthauser, "Hotspotting in RF Power Transistors," RCA Application Note AN-4774.



# **Power Hybrid Circuits**

High-Reliability Slash (/) Series HC2000H/ . . .



### High-Reliability Multi-Purpose 7-Ampere Operational Amplifier

For Aerospace, Military, and Critical Industrial Applications

Features:

- 30-kHz bandwidth at 60 W
- High output power: up to 100 W (rms)
- High output current: 7 A (peak)
- Built-in load-line limiting to protect amplifier from short-circuit at output terminals
- Stability with resistive or reactive loads
- Reactive-load fault protection

 Single or split power supply (30 to 75 V, total)

- Provision for feedback control
- Direct coupling to load
- Class B output stage
- Rugged package with heavy leads
- Light weight: 100 grams
- Low crossover distortion

The RCA-HC2000H "Slash" (/) Series types are complete solid-state hybrid operational amplifiers in metal hermetic packages, especially designed for critical applications in aero-space, military, and industrial equipment. These types are electrically and mechanically interchangeable with the RCA-HC2000H, but are specially processed and tested to meet the aerospace and military electrical, environmental, and physical test methods and procedures established for microelectronic devices in MIL-STD-883.

These units can be supplied to four screening levels; the number following the slash (/) mark in the type designation, e.g. HC2000H/1, indicates the screening level employed by

RCA to achieve the quality and reliability commensurate with the intended application. A description of these levels (/1, /2, /3, and /4) is given in Table 1.

Types HC2000H/... employ a quasi-complementary-symmetry class B output circuit with built-in load-fault protection and hometaxial output transistors. They can be operated from single or split power supplies.

These amplifiers are recommended for the following applications: servo amplifiers (ac, dc, PWM); deflection amplifiers; power operational amplifiers; audio amplifiers; voltage regulators; and driven inverters.

- Examinations and tests performed in accordance with MIL-STD-883, "Test Methods and Procedures for Microelectronics"
- Total Lot Screening (100% testing) "Group A" (electrical) and "Group B" (environmental) sampling test program
- Choice of 4 distinct screening levels
- Internal visual (precap) inspection performed on all 4 screening levels in accordance with Method 2017 of MIL-STD-883



#### MAXIMUM RATINGS, Absolute-Maximum Values:

SUPPLY VOLTAGE:	
Between leads 1 & 10	v
OUTPUT CURRENT (PEAK) 7	Α
TOTAL DISSIPATION:	
Per Output Device See Fig. 2 &	3
TEMPERATURE RANGE:	

#### Table 1 - Descriptions of RCA Screening Levels

Storage
Output-Transistor Junction
LEAD TEMPERATURE (DURING SOLDERING):
At distance ≥ 1/8 in. (3.17 mm)
from case for 10 s max 235°C
LEAD-BENDING RADIUS (MIN.)
At distance ≥ 0.075 (1.91 mm)
from case 0.04 in. (1.02 mm)

RCA Level	Approximates MIL-STD-883	Application	Description
/1	Class A with Condition B Precap Visual Inspection	Aerospace and Missiles	For devices intended for use where maintenance and replacement are impossible and reliability is imperative
/2	Class A with Condition B Precap Visual Inspection. Centrifuge and Radiographic Inspection Omitted	Aerospace and Missiles	For devices intended for use where maintenance and replacement are extremely difficult or impossible and reliability is imperative
/3	Class B	Military and Industrial; For example, in Air- borne Electronics	For devices intended for use where maintenance and replacement can be performed but are difficult and expensive
/4	Class C	Military and Industrial; For example, in Ground- Based Electronics	For devices intended for use where replacement <b>can readily</b> be accomplished



#### Table 2 - Lot Acceptance Data

	Levels	Included With Order	On Request
Conditioning Screens (100% Testing; see Table 3)			
<ul> <li>a) Final electrical test data</li> </ul>	/1, /2, /3, /4	$\checkmark$	-
b) Radiographic inspection	/1	$\checkmark$	-
<ul> <li>c) Pre-burn-in electrical test data</li> </ul>	/1, /2	-	√
<ul> <li>d) Precap visual by customer's inspector</li> </ul>	/1, /2	-	√
Group A (Lot Sampling; see Table 7)	/1, /2, /3	-	
Group B (Lot Sampling; see Table 8)	/1, /2, /3	-	$\checkmark$

Note: If several shipments are made from a specific production lot, Group A and B data will be supplied for only the first shipment.

	Test	Conditions	MIL-S	MIL-STD-883				ls
		Conditions	Method	Conditions	/1	/2	/3	/4
1.	Serialize	_	_	-	х	x	x	x
2.	Precap Visual	_	2017	-	х	X	X	X
		Semiconductor Die	2010	-	х	X	X	X
3.	Preseal Bake	2 hrs. min. at 150 <sup>0</sup> C min.			х	X	X	X
4.	Seal	-	-	-	X	х	X	х
5.	Stabilization Bake	16 hrs. at 150 <sup>0</sup> C min.	1008	С	X	X	X	X
6.	Temperature Cycling	10 cycles	1010	C C	X	X	х	X
7.	Mechanical Shock	5 pulses, Y1 direction	2002	В	X	X		
8.	Centrifuge	Y1 direction only	2001	1500 g	X			
9.	Fine Leak	-	1014	A	X	X	X	X
10.	Gross Leak	-	1014	С	X	X	X	X
11.	Pre-Burn-In Electrical	See Table 4	-	-	X	X	X	
12.	Burn-In	4 hrs. See Fig. 17	-		X X	х	X	X
	(Accelerated thermal							
	fatigue)							
13.	Final Electrical							
	25 <sup>0</sup> C	See Table 6	-	- 1	x	x	X	X
	–55 and +125 <sup>0</sup> C	See Table 6	-	-	x	X		
14.	Radiographic Inspection	X2, Y2, Z1	2012	- 1	x			
15.	External Visual	-	2009	-	x	X	X	х

Table 4 – Pre-Burn-In Electrical Tests at case temperature (T<sub>C</sub>) =  $25^{\circ}$ C

			Те		Lim				
Characteristic	Symbol	Supply Voltage (V <sub>S</sub> )-V	Freq. (f)-kHz	Output Power (P <sub>O</sub> )-W	Load Resist. (R <sub>L</sub> )-Ω	Test Circuit (Fig.)	Min.	Max.	Units
Open-Loop Voltage Gain	V <sub>OUT</sub> V <sub>IN</sub>	±37.5	1	25	4	16	2400	-	v/v
Bandwidth	fH	±37.5	-	1	4	19	43	1	kHz
Quiescent Current	10	±37.5	-	-	-	18	-	±30	mA
Offset Voltage	Voffset	±37.5		-	4	18	-	±250	mV
Maximum Voltage Swing	VOUT	±26	1	100	4	19	±28	-	V
Short-Circuit Current	۱ <sub>S</sub>	±37.5	1	-	0.5	19	-	±3.5	A

#### Table 5 - Characteristics not Measured in Screening Procedures

		Test Condition	L			
Characteristic	Symbol	Supply Voltage (V <sub>S</sub> ) - V	Max.	Typical	Units	
Signal-to-Noise Ratio (Source impedance 600 $\Omega$ )	S/N	±37.5	-	+78	dB	
Thermal Resistance per output device (junction-to-case)	<sup>R</sup> θJC	_	2	-	°C/W	
Common-Mode Input Voltage Range		·	-	$+V_{S} - 5 V$ $-V_{S} + 5 V$	v	

#### Table 6 - Final Electrical Tests (Post-Burn-in)

			Te	st Condit	ions			Limits A	At Indicat	ted Temp	peratures		
Characteristic	Symbol	Supply Voltage	Freq.	Output Power	Load Resist.	Test Circuit	N	Minimum		Maximum			Units
		(v <sub>s</sub> )-v	(f)-kHz	(P <sub>O</sub> )-W	(R <sub>L</sub> )-Ω	(Fig.)	–55 <sup>0</sup> C	+25°C	+125 <sup>0</sup> C	–55°C	+25 <sup>0</sup> C	+125°C	
Open-Loop Voltage Gain	V <sub>OUT</sub> V <sub>IN</sub>	±37.5	1	25	4	16	2000	2400	2000*	-	-	-	v/v
Closed-Loop Voltage Gain	VOUT VIN	±37.5	1	1	4	19	26	26	26	-	-	-	v/v
Bandwidth	fH	±37.5	-	1	4	19	-	43	-	-		-	kHz
Quiescent Current	۱o	±37.5	-	-	-	18		-	-	-	±30	_	mA
Offset Voltage	V <sub>offset</sub>	±37.5	-	-	4	18	-	-	-	±350	±250	±350	mV
Total Harmonic Distortion	THD	±37.5	1	60	4	19	-	-	-	-	0.5	-	%
Maximum Voltage Swing	VOUT	±37.5	1	100	4	19	24	28	24*	-	-	-	v
Short-Circuit Current	۱ <sub>S</sub>	±26	1	-	0.5	19	-	-	-	-	3.5	-	A
Input Impedance	Z <sub>IN</sub>	±37.5	-	-	-	15	-	16	-	-	-	-	kΩ
Slew Rate	SR	±37.5	1	100	4	19 -		5	-	-	-	-	V/µs
Maximum Power	P <sub>max</sub>	±37.5	•1.	100	4	19	72	100	72*	-	-	-	w

\* Pulse test; duration < 500 ms.

LTPD.•																		
Screening Level /1, /2 /3, /4			-			Limits At Indicated Temperatures												
/1, /2 /3, /4 Temp <sup>o</sup> C		Characteristic	Symbol	Test		Ainimum	1		Maximur	n	Units							
-55	+25	+125	-55	+25	+125			Circuit (Fig.)	-55°C	+25°C	+125°C	–55°C	+25°C	+125°C				
4	4	•	1			Open-Loop Voltage Gain	VOUT VIN	16	2000	2400	2000*	-	-	_	v/v			
						Closed-Loop Voltage Gain	VOUT VIN	19	26	26	26	-	-	-	V/V			
			   10%	۱ 5%	5%	5%	5%	10%	Bandwidth	fH	19	-	43		-	-	-	kHz
						Quiescent Current	10	18	-		-	-	±30	-	mA			
								Offset Voltage	V <sub>offset</sub>	18	-		-	±350	±250	±350	mV	
7%	5%					Total Harmonic Distortion	THD	19	-	-	-	-	0.5	_	%			
/%	5%	7%				Maximum Voltage Swing	VOUT	19	24	28	24*	-	-	-	v			
			Short-Circuit Current	۱ <sub>S</sub>	19	-	-	_	-	3.5	-	А						
						Input Impedance	Z <sub>IN</sub>	15	-	16	-	1	-	-	kΩ			
						Slew Rate	SR	19	-	5	-	-	-	-	V/µs			
						Maximum Power	P <sub>max</sub>	19	72	100	72*	-	-	-	w			

#### Table 7 - Group A Electrical Sampling Inspection MIL-M-38510 A

• Lot Tolerance Percent Defectives

\* Pulse test; duration < 500 ms

Subaroup	Test		MIL-STD-883	Lot Tolerance % Defectives		
Subgroup	Test	Reference	Conditions	Levels /1, /2	Levels /3, /4	
1	Visual and Mechanical and Marking Permanency Physical Dimensions	2008 2008	Test Cond. B 10X mag. Test Cond. A per Dimen. Outline	10	15	
2	Solderability	2003	Temperature 230 ± 5°C	. 10	15	
3	Temperature Cycling	1010	Test Cond. C, 25 cycles			
4	Mechanical Shock	2002 2001	Test Cond. B,0.5 ms,5 blows Y1 direction only Test Level 1500 g Y1 direction only	10	15	
5	Lead Fatigue Fine Leak Gross Leak	2004 1014 1014	Test Cond. B, per Fig. 20 Test Cond. A, $5 \times 10^{-7}$ min. Test Cond. C	10	15	
6	High Temp. Storage	1008	Test Cond. C, 1000 hrs.	. 7	15	
7	Operating Life	1005	T <sub>A</sub> =25 <sup>o</sup> C, 1000 hrs. Test Circuit <b>—see Fig.</b> 17	7	10	
8	Bond Strength	2011	Test Cond. D	10 devices ≤ 1% def.	10 device ≤ 1% def	

Table 9 - Group B Electrical Test Limits

Characteristic	Test Symbol Circuit		Lin	Units		
Gharacteristic	Зушрог	(Fig.)	Min. Max.		Onits	
Offset Voltage	Voffset	18	-275	+275	mV	
Maximum Power	P <sub>max</sub>	19	90	-	w	
Voltage Gain (Open Loop)	V <sub>out</sub> V <sub>in</sub>	16	2000	-	V/V	
Total Harmonic Distortion	THD	19		0.6	%	
Short-Circuit Current	۱ <sub>S</sub>	19	±1.5	±4.0	A	



Fig. 2-Dissipation (average) derating curve for each output transistor (for symmetrical waveforms with f > 40 Hz).

Fig. 3-Dissipation (dc) derating curve for each output transistor.

#### TEST ARRANGEMENTS AND PROCEDURES



Fig. 4-Circuit for measurement of common-mode input impedance.

PROCEDURE FOR MEASUREMENT OF COMMON-MODE INPUT IMPEDANCE

- a) Insert unit
- b) Apply ±37.5 V
- c) Close S1
- d) Adjust signal generator for 1 V on voltmeter V1
- e) Open S1
- f) Read voltmeter V1
- g) Input impedance =  $(10 \text{ k}) \times \frac{\text{V1}}{1-\text{V1}}$
- Note: Circuit under test must have a heat sink so that  $\rm T_C\,{\approx}\,25^{0}C$  , unless otherwise noted.



Fig. 5- Circuit for measurement of open-loop gain.

PROCEDURE FOR MEASUREMENT OF OPEN-LOOP GAIN

- a) Insert unit
  - b) Apply ± 37.5 V
  - c) Set generator at 1 kHz and adjust until
- V1 = 10 V rms
- d) Read V2
- e) Open-loop gain = V1/V2



Fig. 6- Circuit for burn-in and life test.

#### 1. BURN-IN (ACCELERATED THERMAL FATIGUE) PROCEDURE

- a) Set R1 = 0, close S1
- b) Insert unit
- c) Apply ± 27.5 V
- d) Adjust R1 for 13.0 V AC across load
- e) Monitor flange temperature and adjust R1 (if necessary)
- so that flange temperature stabilizes at  $135^{\circ}C \pm 5^{\circ}C$
- f) Total power dissipation  $\approx$  35 W
- g) Cycle switch S1: time on = 2.5 min., time off = 2.5 min.
- h) Cool flange during off-cycle to  $45^{\circ}C \pm 2^{\circ}C$  in moving air.
- 2. LIFE-TEST PROCEDURE
  - a) Set R1 = 0, close S1
  - b) Insert unit
  - c) Apply ± 27.5 V
  - d) Adjust R1 so that flange temperature stabilizes at 75°C max.
  - e) Cycle switch S1: time on = 2.5 min., time off = 2.5 min.
  - f) Cool flange during off-cycle to  $45^{\circ}C \pm 2^{\circ}C$  in moving air.



9205-24280

Fig. 7- Circuit for measurement of offset voltage and quiescent current.

PROCEDURE FOR MEASUREMENT OF OFFSET VOLTAGE AND QUIESCENT CURRENT

- A = DC ammeter 100 mA range
- V = DC voltmeter ± 250 mV range
- a) Close S1
- b) Insert unit
- c) Apply ± 37.5 V
- d) Read offset voltage on voltmeter. Change polarity if required.
- e) Open S1
- f) Read positive and negative quiescent current on ammeter.



92CM-2428

Fig. 8- Circuit for measurement of closed-loop voltage gain, total harmonic distortion, maximum voltage swing, maximum power, short-circuit current, bandwidth, and slew-rate.

- 1. PROCEDURE FOR MEASUREMENT OF CLOSED-LOOP VOLTAGE GAIN
  - a) Insert unit
  - b) Adjust signal generator to 1 kHz, V2 = 0
  - c) Apply ± 37.5 V
  - d) Adjust signal generator for 2 V rms on voltmeter V1
  - e) Read voltmeter V2
  - f) Voltage gain =  $\frac{V1}{}$ V2

#### HC2000H/....

#### 2. PROCEDURE FOR MEASUREMENT OF TOTAL HARMONIC DISTORTION

- a) Adjust signal generator for 15.5 V rms on V1
- b) Adjust distortion analyzer. Record the meter reading as Total Harmonic Distortion (THD).

#### 3. PROCEDURE FOR MEASUREMENT OF MAXIMUM VOLTAGE SWING AND MAXIMUM POWER

- a) Adjust signal generator for maximum output on scope No. 1 with no clipping. Read peak voltage as maximum voltage swing.
- b) Read V1
- V12 c) Maximum power ۸

#### 4. PROCEDURE FOR MEASUREMENT OF SHORT-CIRCUIT CURRENT

- a) Lower power supply to ± 26 V
- b) Momentarily replace 4-ohm load with 0.5-ohm load
- c) Scope No. 1 must show symmetrical square wave of less than ± 1.75 V

#### 5. PROCEDURE FOR MEASUREMENT OF BANDWIDTH

- a) Raise power supply to ± 37.5 V
- b) Adjust signal generator at 43 kHz to 2 V rms on V1
- c) Adjust distortion analyzer and verify that THD < 0.5%

#### 6. PROCEDURE FOR MEASUREMENT OF SLEW RATE

- a) Replace signal generator with square-wave generator.
- b) Adjust generator for 500 Hz and V1 = 40 V peak-to-peak.
- c) Read time required for swing from peak to peak.
- d) Slew rate =
  - Measured time











Fig. 10-Socket for use with HC2000H/...

#### TERMINAL CONNECTIONS ~ ...

Pin No.	Connection				
1	-Vs	Negative supply voltage			
2	VFB	Feedback voltage			
3	VOUT	Output voltage			
4	PC	Phase compensation			
5	GND	Ground			
6	BP	Base plate (internal			
		connection)			
7	+V <sub>IN</sub>	Non-inverting input			
8	GND	Ground			
9	$-V_{IN}$	Inverting input			
10	+VS	Positive supply voltage			

# **High-Reliability Thyristors**

### **High-Reliability Thyristors**

RCA offers, on a custom basis, high-reliability versions of a variety of standard-product thyristors (triacs and SCR's). These devices may be processed and screened to any of four different reliability levels that are approximately equivalent to, or exceed, the reliability classes (JAN, JANTX and JANTXV) defined by MIL-S-19500. They are supplied in hermetic packages that meet the stringent mechanical and environmental requirements of military, aerospace, and critical industrial applications. Fig. 4-1 shows the package options available for RCA high reliability triacs and SCR's.

#### **Basic Reliability Considerations**

RCA high-reliability thyristors are the result of careful design and screening and of careful adherence to basic reliability-assurance techniques.

A good basic design is essential for devices for which an assured high degree of reliability is a prime requirement. Any standard-product RCA triac or SCR selected to undergo high-reliability processing, therefore, is subjected to extensive design evaluations. RCA assesses the inherent reliability of each device type under conditions that simulate the types of service for which the device may be employed in recommended applications.

Testing to failure is one method that RCA uses for device reliability evaluations. The natural boundaries of any life-test program used to evaluate device reliability, however, are time and the number of available samples. Accelerated testing is an accepted technique used to obtain meaningful information in a reasonable time from a limited number of samples. In this testing, the sample devices are subjected to stresses that exceed rated or normal operating conditions for relatively short periods in order to generate failures that would normally occur under typical conditions over longer stress periods. If true acceleration exists, the results can be extrapolated to predict the mean time to failure under typical operating conditions. A device that survives the abnormal stresses of accelerated life tests is presumed to be very reliable when subjected to the less stringent conditions encountered in actual use. RCA uses accelerated life tests in evaluation of high-reliability thyristors.

The operating conditions that a device is subjected to in an actual system application have an important bearing on its reliability. A numerical expression of reliability is meaningless unless the prevailing electrical, mechanical, and environmental conditions under which the reliability was assessed are also specified, because if these conditions are altered, the numerical value may also be changed. Reliability specifications, therefore, must define limit values for the electrical, mechanical, and environmental conditions that affect the life or behavior of a device.

RCA defines the limiting operating conditions and requirements of the system and of the circuit in which a device is to be used and specifies in detail the necessary device parameters. The equipment manufacturer must select devices for his system that can safely withstand the mechanical and environmental conditions they may be expected to encounter in the application. In addition, he must design his circuits so that the system does not impose any excess electrical strains that may adversely affect the life or performance of the devices and thereby reduce over-all system reliability. Special care must be taken to assure that no maximum rating of a device is exceeded under any condition of equipment operation. The equipment designer should also realize that the maximum and minimum ratings specified for the devices are worst-case limits. A reliable equipment design should be conservative so that devices are not operated at or near maximum ratings.

In the design of equipment and circuits that use RCA high-reliability triacs and SCR's, the designer should adhere strictly to the specifications that govern the use of such devices.

#### **Failure Analysis**

The various problems encountered with thyristors may be categorized in two large groups, as indicated in the following listings:

- 1. Manufacturing defects
- 2. Application faults
  - a. Overvoltage, surface or bulk
  - b. di/dt, overvoltage turn-on
    - (1) di/dt turn-on
    - (2) Gated turn-on
    - (3) Gate noise turn-on
  - c. Gate dissipation, forward-reverse interchanged cathode
  - d. Surge
  - e. Overload
  - f. Hermeticity

Manufacturing defects, and the required corrective actions, are clearly the responsibility of the device manufacturer. In application defects, the user and the manufacturer have a joint responsibility. Experience has shown that, in general, application defects outnumber design or manufacturing defects by at least an order of magnitude. Such problems can usually be solved, however, through careful analysis and close communication between manufacturer and user.

Applications faults fall into several general categories. The first and most prevalent is that arising from overvoltage. Overvoltage damage can be either in the bulk of the device, at defects in the crystal, at diffusion irregularities, or at localized spots on the surface. The concentration of power dissipation at these small areas causes material degradation in either the silicon or the encapsulating materials at the edge. Closely associated with overvoltage turn-on, is a di/dt stress that results from turn-on initiated by the overvoltage. If overvoltage turn-on is accomplished without damage within the chip, a danger is still present in that the current



Fig. 4-1—Packages used for RCA high-reliability triacs and SCR's.

resulting from the thyristor turn-on is concentrated in the small area within which turn-on began. Such localized current conduction can result in over-temperature in a small area. In turn-on initiated from overvoltage, the mechanism to cause spreading of the current is not present. The di/dt capability for a thyristor turned on from overvoltage is much lower than the di/dt capability of the thyristor turned on by a gate signal. As a result, even though the di/dt in a circuit might be at a very comfortable level for gated turn-on, it may exceed the overvoltage turn-on di/dt capability. Often, during an examination of the damaged area of the chip, it is difficult to determine whether the failure is caused by the initial overvoltage or the initial rise of current. Both types of faults result in small burnt areas through the chip bulk or at the edge.

The di/dt capability for gated turn-on is high but it can still be exceeded, particularly with very low values of gate drive. A gated di/dt failure in RCA devices always occurs at the inside edge of the n-type emitter, which is the area at which conduction begins. This type of failure results in a small area of molten silicon. Such a failure mechanism is easily seen in the chip. Most users today are conscious of the fact that adequate gate signal must be provided, particularly in applications involving fast rising pulses of large magnitude. Frequently, analyses are made of devices from such circuits in which adequate gate signal is provided and yet di/dt failures that stem from inadequate gate signal are found. The conclusion is that turn-on is initiated by noise in the gate circuit somewhere, and the designer of the equipment must correct these unwanted signals.

Failure may also result because of gate overdissipation. RCA thyristors have relatively large gates and robust gate leads, so that a good deal of dissipation is acceptable. The dissipation limit, however, can be exceeded. A triac will operate as a triac when the gate lead is inadvertently interchanged with the Main Terminal No. 1. The gate area is much smaller than the Main Terminal No. 1 area, and if full current flows, the gate will be damaged. Triac gate damage often destroys blocking voltage in the first quadrant without damage to the blocking voltage in the third quadrant. A consistent failure of first quadrant blocking voltage, therefore, suggests gate damage.

Short-time surge failure generally results from a gross melting of silicon over much of the cathode or main terminal areas. In some RCA packages for lower-current devices, the internal leads fuse at several hundred amperes of short-circuit current. Consequently if a device fails because the internal leads of a device are fused, it may be assumed that a momentarily shorted load condition existed. Overload results from a long duration of current in excess of the steady-state rated current which causes a gradual heat build up. The first area to be attacked is the ohmic contact system. In an overload failure, the high-temperature solder used on the chip melts and flows out from under the chip. This flow, which occurs prior to a resulting gross degradation of the ohmic contact system and pellet, characterizes overload failure.

Hermeticity failures on hermetic devices generally lead to the presence of ionizable material in the encapsulated resin next to the surface. This condition leads to surface current, surface inversion layers, a reduction in a device blocking-voltage capability, and increased blocking leakage current because of the high surface current. Therefore, it is particularly important to maintain hermeticity on hermetically sealed devices. For device failure because of degraded blocking characteristic, a gross and time leak check is performed before any inspection for other possible defects.

The most significant factor in the control failures is careful process control in the factory and communication between users and manufacturers in application defects.

#### Basic Reliability Testing

The most important factors in the control of manufacturing defects arise through knowledge of the device design and tight process control in manufacture. Nothing that can be done in terms of statistics or testing comes close to the importance of good process control in manufacture. This control is complemented by reliability testing to monitor product capability. During the development phase, various reliability tests are conducted by the product development group. During the early production phase, the device capability is monitored by an engineering reliability group. During normal production, the manufacturing-plant quality-control department regularly performs various mechanical, environmental, and life tests. Fig. 4-2 outlines the basic tests and analyses performed in reliability evaluations of RCA thyristors.

The high-temperature blocking test exposes the device to the maximum blocking voltage and the maximum operating temperature. The blocking test is followed by thermal-fatigue testing during which the rated current is passed through the thyristor, and the resulting power dissipation is used to heat the device to the maximum junction temperature. The current is then interrupted, and the thyristor is cooled rapidly. Thousands of thermal cycles are accumulated to verify the mechanical soundness of the pellet and its mounting system.

During the operating life tests, synthetic switching circuits simultaneously apply maximum current and maximum voltage to the device at the normal line frequency and maximum rated case temperature. This type of testing simulates actual operating conditions. Hightemperature storage is used to accentuate instability that may exist at the surface of the device. Temperature cycling, surge, vibration, and shock are the familiar environmental tests used to assess the mechanical robustness of the package, the pellet, and the leadattachment system. Surge testing stresses the ohmic contact system of the device to assure that low thermal resistance and an even distribution is maintained under the surge condition.

During the development phase, these tests are generally performed on a step-stress basis. During the quality control phase, they are conducted at rated conditions.



Fig. 4-2---Outline of reliability evaluations performed on RCA thyristors.

The data obtained from life testing can provide some statistical representation of failure rate. Fig. 4-3 shows an example of a method used to represent failure rate in the United States Military Handbook on "Reliability of Electronic Components." The curves shown present



Fig. 4-3—Failure rates (in failures per 10<sup>6</sup> hours) for MIL-S-19500 transistors, (for power transistors, 1 watt or greater at TA = 25<sup>°</sup>C multiply values shown by two) and for the RCA-2N5442 40-ampere triac (dashed line). failure rates for transistors as a function of temperature. However, because the blocking junctions in thyristors typically form a p-n-p transistor structure, use of these derating curves for thyristors is justified when sufficient test data are available. Different failure rates have been projected from the statistical summing of experimental data. A derating curve that describes the failure rate of an RCA-2N5442 40-ampere triac is superimposed (dashed line) on the family of transistor derating curves shown in Fig. 4-3. As indicated by this curve, the failure rate of the 2N5442 triac (and of other thyristors that have been studied) is similar to that for other silicon power devices.

#### Processing and Screening

RCA high-reliability thyristors that are subjected to high-reliability preconditioning and screening in accordance with the Group A, B, and C Sampling Tests as specified in MIL-STD-750 or special customer requirements can be obtained on a custom basis. These thyristors can be supplied to four basic reliability levels that are approximately equivalent to, or exceed, the reliability classes (JAN, JANTX, JANTXV) defined by MIL-S-19500.

Fig. 4-4 shows the basic processing steps required for RCA high-reliability thyristors for each reliability level, and Table 4-1 lists the screening tests to which these devices are subjected. Tables 4-2, 4-3, and 4-4 list the Groups A, B, and C Sampling Tests and the test methods specified by MIL-STD-750.



Fig. 4-4—Basic processing and screening required for RCA high-reliability triacs and SCR's.

#### Table 4-1— Screening Tests for High-Reliability Thyristors

			MIL-	STD-750	Scr	eening	g Leve	els
Tes	t	Condition	Method	Conditions	1	2	3	4
1.	Precap visual	20 power			х			
2.	Seal and lot identification				х	х	х	х
3.	High-temperature Storage	24 hrs. at 150°C	1031		х	x		
4.	Temperature cycling	Low temperature per device	1051	F	x	х		
5.	Acceleration	Y1 direction	2006		х	Х		
6.	Hermeticity-fine leak		1071	н	х	Х	х	
7.	Hermeticity-gross leak		1071	D	х	Х		
8.	Serialize				х			
9.	Preburn-in electrical- record				х			
10.	Preburn-in electrical					х	х	х
11.	Burn-in	24 to 168 hrs.; 100°C to 125°C			х	х	х	х
12.	Post burn-in electrical					х	X	х
13.	Post burn-in electrical- record Δ's	2 C			х			
14.	Final electrical				х	х		
15.	Hermeticity-fine leak				X	х		
16.	Hermeticity-gross leak				х			
17.	Radiographic		2076		х			
18.	External visual		2071		х			

#### Table 4-2— Group A Tests

Subgroup	Test	MIL-STD-750 Method
1	Visual	2071
2	Forward blocking current	4206.1
2	Reverse blocking current	4211.1
3	High-temp. forward blocking cur	rent
3	High-temp. reverse blocking cur	rent
3	High-temp. gate-trigger voltage o	r
	gate-trigger current	4221.1
3	Exponential rate of voltage rise	4231.2
4	Gate-trigger voltage or gate-trigge current at 25°C	r
4	Gate-controlled turn-on time	4223
4	Circuit-commutated turn-off time	4224
4	Gate-controlled turn-off time	4225
4	Forward "on" voltage	4226.1
4	Holding current	4201.2

#### **Technical Data**

Electrical ratings and gate or turn-off-time characteristics for RCA triacs and SCR's for which high-reliability versions can be obtained are shown in the data charts on the following pages.

#### Table 4-3— Group B Tests

Test	MIL-STD-750 Method
Reverse gate current	4219
Surge current	4066
Temperature cycling	1051
Thermal shock (glass strain)	1056
Terminal strength	2036
Moisture resistance	1021
AC blocking voltage	

#### Table 4-4--- Group C Tests

Subgroup	Test	MIL-STD-750 Method
1	Physical dimensions	2066
2	Shock	2016
2	Vibration, variable-frequency	2056
2	Constant acceleration	2006
3	Barometric pressure	1001
4	Salt atmosphere	1041
5	Solderability	2026
6	Intermittent life	-



# Thyristors 2N5441-2N5446 T6400 T6410 T6420 Series

# **40-A Silicon Triacs**

BASIC RATINGS For Operation with Sinusoidal Supply Voltage at Frequencies up to 50/60 Hz and with Resistive or Inductive Load.		2N5441 2N5444 T6420B	2N5442 2N5445 T6420D	2N5443 2N5446 T6420M	T6400N T6410N T6420N	
*REPETITIVE PEAK OFF-STATE VOLTAGE:● Gate open, T <sub>J</sub> = -65 to 110°C	V <sub>DROM</sub>	200	400	600	800	v
RMS ON-STATE CURRENT (Conduction angle = 360°): Case temperature	IT(RMS)					
* T <sub>C</sub> = (2N5441–2N5443, T6400N)						A A A
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For once cycle of applied principal voltage 60 Hz (sinusoidal) 50 Hz (sinusoidal)	I <sub>TSM</sub>			00 65		A A
RATE OF CHANGE OF ON-STATE CURRENT: V <sub>DM</sub> = V <sub>DROM</sub> , I <sub>GT</sub> = 200 mA, t <sub>r</sub> = 0.1 μs	di/dt			00		A/μs
FUSING CURRENT (for Triac Protection): T <sub>J</sub> = -65 to 110°C, t = 1.25 to 10 ms	l <sup>2</sup> t		4	50		A <sup>2</sup> s
*PEAK GATE-TRIGGER CURRENT:= For 1 μs max	I <sub>GTM</sub>	. <u> </u>	1	2		А
*GATE POWER DISSIPATION: PEAK (For 10 $\mu$ s max., I <sub>GTM</sub> $\leq$ 4 A)	P <sub>GM</sub>		4	10		w
*TEMPERATURE RANGE: Storage Operating (Case)	T <sub>stg</sub> T <sub>C</sub>		65 1 65 1	to 150 to 110		°C °C

GATE CHARACTERISTICS		SYMBOL	TYP.	MAX.	UNITS	
DC Gate-Trigger Current:• • For $v_D = 12 V (dc)$ $R_L = 30 \Omega$ $T_C = 25^{\circ}C$	Mode I <sup>+</sup> III <sup>-</sup> III <sup>+</sup>	V <sub>MT2</sub> V <sub>G</sub> positive positive negative negative positive negative negative positive	I <sub>GT</sub>	15 20 30 40	50 50 80 80	mA
DC Gate-Trigger Voltage:• For $v_D = 12 V (dc), R_L = 30$ $T_C = 25^{\circ}C$	Ω,•		v <sub>GT</sub>	1.35	2.5	v

PACKAGE: Press-Fit (2N5441-2N5443, T6400N) Stud (2N5444-2N5446, T6401N) Isolated-Stud (T6420 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 593.

- For either polarity of main terminal 2 voltage ( $V_{MT2}$ ) with reference to main terminal 1. For either polarity of gate voltage ( $V_G$ ) with reference to main terminal 1.
- \* In accordance with JEDEC registration data format (JS-14, RDF2) filed for the JEDEC (2N-Series) types.



# Thyristors 2N5567-2N5570 T4101 T4111 T4121 Series

# **10-A Silicon Triacs**

BASIC RATINGS: For Operation with Sinusoidal Supply Voltage at Frequencies up to 50/60 Hz and with Resistive or Inductive Load.		2N5567 2N5569 T4121B	2N5568 2N5570 T4121D	T4101M T4111M T4121M	
*REPETITIVE PEAK OFF-STATE VOLTAGE:● Gate open, T <sub>J</sub> =65 to 100°C	V <sub>DROM</sub>	200	400	600	v
*RMS ON-STATE CURRENT (Conduction angle = 360°): Case temperature (T <sub>C</sub> ) = 85°C	<sup>I</sup> T(RMS)		10		А
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied prinicpal voltage	ITSM				
* 60 Hz (sinusoidal) 50 Hz (sinusoidal) RATE-OF-CHANGE OF ON-STATE CURRENT:			— 100 — — 85 _		A A
$V_{DM} = V_{DROM}$ , $I_{GT} = 160$ mA, $t_r = 0.1 \ \mu s$	di/dt		- 150 -		A/µs
FUSING CURRENT (for Triac Protection): T <sub>J</sub> = -65 to 100°C, t = 1.25 to 10 ms	l <sup>2</sup> t	<del></del>	50		A <sup>2</sup> s
PEAK GATE-TRIGGER CURRENT: For 1 μs max *GATE POWER DISSIPATION:	<sup>I</sup> GTM		4		A
PEAK (For 1 μs max., I <sub>GTM</sub> ≤ 4 A* *TEMPERATURE RANGE:	<sup>Р</sup> GМ		16		W
Storage Operating (Case)	T <sub>stg</sub> T <sub>C</sub>		—65 to 150 —65 to 100		°C °C

GATE C	HARACTE	RISTICS		SYMBOL	TYP.	MAX.	UNITS
DC Gate-Trigger Current:• •	Mode	V <sub>MT2</sub>	VG				
For V <sub>D</sub> = 12 V (dc),	1+	positive	positive		10	25	
R <sub>L</sub> = 30 Ω, T <sub>C</sub> = 25°C	111-	negative	negative		10	25	0
$T_{C}^{-} = 25^{\circ}C$	1-	positive	negative	'GT	20	40	mA
	111+	negative	positive		20	40	
DC Gate-Trigger Voltage:• 🛚							
For $V_D = 12 V (dc)$ , $R_L = 30$	Ω, T <sub>C</sub> = 25	°C		V <sub>GT</sub>	1	2.5	v

PACKAGE: Press-Fit (2N5567, 2N5568, T4101M) Stud (2N5569, 2N5570, T4111M) Isolated-Stud (T4121B, D, M)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 457.

<sup>\*</sup> In accordance with JEDEC registration data format (JS-14, RDF 2) filed for the JEDEC (2N Series) types.

 $<sup>\</sup>bullet$  For either polarity of main terminal 2 voltage (VMT2) with reference to main terminal 1.



### 2N5571-2N5574 T4100 T4110 T4120 Series

# **15-A Silicon Triacs**

BASIC RATINGS: For Operation with Sinusoidal Supply Voltage at Frequencies up to 50/60 Hz and with Resistive or Inductive Load.		2N5571 2N5573 T4120B	2N5572 2N5574 T4120D	T4100M T4110M T4120M	
*REPETITIVE PEAK OFF-STATE VOLTAGE: Gate open, T <sub>J</sub> = -65 to 100°C	V <sub>DROM</sub>	200	400	600	v
*RMS ON-STATE CURRENT (Conduction angle = 360°): Case temperature	T(RMS)				
T <sub>C</sub> = 80°C (2N5571–2N5574, T4100M, T4110M)		<u></u>	15 15		A
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied prinicpal voltage	<sup>I</sup> TSM				
* 60 Hz (sinusoidal)			— 100 — — 85 —		A A
RATE OF CHANGE OF ON-STATE CURRENT: $V_{DM} = V_{DROM}$ , $I_{GT} = 160$ mA, $t_r = 0.1 \ \mu s$	di/dt		- 150 -		A/μs
FUSING CURRENT (for Triac Protection): $T_J = -65$ to 100°C, t = 1.25 to 10 ms	l <sup>2</sup> t		50		A <sup>2</sup> s
PEAK GATE-TRIGGER CURRENT:	<sup>I</sup> GTM		4		А
*GATE POWER DISSIPATION: Peak (For 1 μs max., I <sub>GTM</sub> ≤ 4 A	P <sub>GM</sub>		- 16 -		w
*TEMPERATURE RANGE: Storage Operating (Case)	T <sub>stg</sub> T <sub>C</sub>		—65 to 150 —65 to 100		°C °C

GATE CHARACTERISTICS			SYMBOL	TYP.	MAX.	UNITS	
DC Gate-Trigger Current: • •	Mode	V <sub>MT2</sub>	V <sub>G</sub>				
For V <sub>D</sub> = 12 V (dc),	1+	positive	positive		20	50	
R_ = 30 Ω,	111-	negative	negative		20	50	
$T_{C} = 25^{\circ}C$	 + ۱۱۱	positive negative	negative positive	<sup>I</sup> GT	35 35	80 80	mA
DC Gate-Trigger Voltage: For $V_D = 12 V (dc), R_L = 30$	0 Ω, T <sub>C</sub> = 25	°c		V <sub>GT</sub>	1	2.5	v

PACKAGE: Press-Fit (2N5571, 2N5572, T4100M) Stud (2N5573, 2N5574, T4110M) Isolated-Stud (T4120B, D, M)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 458.

\* In accordance with JEDEC registration data format (JS-14, RDF2) filed for the JEDEC (2N-Series) Types.

• For either polarity of main terminal 2 voltage (VMT2) with reference to main terminal 1.



# Thyristors 2N5754-2N5757 T2303 T2313 Series

# 2.5-A Silicon Triacs

BASIC RATINGS: For Operation with Sinusoidal Supply Voltage at Frequencies up to 50/60 Hz and with Resistive or Inductive Load.		2N5754 T2313A	2N5755 T2313B	2N5756 T2313D	2N5757 T2313M	
*REPETITIVE PEAK OFF-STATE VOLTAGE: Gate open, $T_J = -65$ to 100°C	V <sub>DROM</sub>	100	200	400	600	v
RMS ON-STATE CURRENT (Conduction angle = 360°): Case temperature	<sup>I</sup> T(RMS)					
* T <sub>C</sub> = 70°C (T2303 Series) Ambient temperature			2	.5		- A
T <sub>A</sub> = 25°C (T2313 Series)			1	.9		_ A
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied principal voltage	TSM					
* 60 Hz (sinusoidal)			-	5		- A
50 Hz (sinusoidal) RATE OF CHANGE OF ON-STATE CURRENT:			2	1		_ A
$V_{DM} = V_{DROM}, I_{GT} = 50 \text{ mA}, t_r = 0.1 \mu\text{s}$	di/dt		10			— Α/μs
FUSING CURRENT (for Triac Protection): T <sub>J</sub> = -65 to 100°C, t = 1.25 to 10 ms	l <sup>2</sup> t		3	3		— A <sup>2</sup> s
*PEAK GATE-TRIGGER CURRENT: <sup>a</sup> For 1 μs max.	GTM	<del></del>	1			- A
*GATE POWER DISSIPATION: PEAK (For 10 µs max.)	<sup>Р</sup> GM		1	0		<b>-</b> W ·
Storage	T <sub>stg</sub> T <sub>C</sub>			to 150 to 100		_ °C _ °C

GATE CHARACTERISTICS			SYMBOL	ТҮР.	MAX.	UNITS	
DC Gate-Trigger Current:• • • For V <sub>D</sub> = 12 V (dc)	Mode I <sup>+</sup>	V <sub>MT2</sub> positive	V <sub>G</sub> positive		5	25	
$R_L = 30 \Omega$ $T_C = 25^{\circ}C$	111 1 111+	negative positive negative	negative negative positive	<sup>I</sup> GT	5 10 10	25 40 40	mA
DC Gate-Trigger Voltage: For V <sub>D</sub> = 12 V (dc), R <sub>L</sub> = 30 $\Omega$ , T <sub>C</sub> = 25°C				v <sub>GT</sub>	0.9	2.2	v

PACKAGE: Modified JEDEC TO-5 (2N5754-2N5757) Modified JEDEC TO-5 with Heat Radiator (T2313 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 414.

\* In accordance with JEDEC registration data format (JS-14, RDF-2 filed for the JEDEC (2N Series) types.

• For either polarity of main terminal 2 voltage (VMT2) with reference to main terminal 1.



# Thyristors T2300 T2302 T2310 T2312 Series

### 2.5-Ampere Sensitive-Gate Silicon Triacs

BASIC RATINGS For Operation with 50/60-Hz, Sinusoidal Supply Voltage and Resistive or In	ductive Load		
$\begin{array}{l} \textbf{REPETITIVE PEAK OFF-STATE VOLTAGE}^{\bullet} (Gate Open): \\ T_J = -40^{\circ} C \ to +90^{\circ} C: \ T2300A, T2310A \\ T2300B, T2310B \\ T2300D, T2310D \\ T_J = -40^{\circ} C \ to +100^{\circ} C: \ T2302A, T2312A \\ T2302D, T2312B \\ T2302D, T2312D \end{array}$	V <sub>DROM</sub>	100 200 400 100 200 400	> > > > > >
$\begin{array}{l} \text{RMS ON-STATE CURRENT (Conduction Angle = 360°):} \\ \text{T}_{C}^{C} = 60°\text{C:}  \text{T2300 series} \\ \text{T}_{C}^{C} = 70°\text{C:}  \text{T2302 series} \\ \text{T}_{A}^{C} = 25°\text{C:}  \text{T2300 series} \\ \text{T2302 series} \\ \end{array}$	IT(RMS)	2.5 2.5 0.35 0.40	A A A A
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one full cycle of applied principal voltage 60 Hz sinusoidal	ITSM	25 21	A A
PEAK GATE-TRIGGER CURRENT <sup>®</sup> : For 1 μs max.	IGTM	0.5	A
GATE POWER DISSIPATION: Peak (For 1 $\mu$ s max.) Average: T <sub>G</sub> = 60°C T <sub>G</sub> = 25°C	<sup>P</sup> GM <sup>P</sup> G (AV)	10 0.15 0.05	W W W
TEMPERATURE RANGE: Storage Operating (case): T2300 Series T2302 Series T2310, T2312 Series (From -40°C) Upper limits		-40 to +150 -40 to +90 -40 to +100 See RCA data bulletin File No. 470	°C °C °

GATE CHARACTERISTICS			SYMBOL	TYP.	MAX.	UNITS	
DC Gate-Trigger Current: • • For $V_D = 12 V (DC)$ , $R_L = 30 \Omega$ , and $T_C = 25^{\circ}C$	Mode   <sup>+</sup>     <sup>-</sup>     <sup>+</sup>	V <sub>MT2</sub> positive negative positive negative	V <sub>G</sub> positive negative negative positive	<sup>I</sup> GT	3.5 3.5 7 7	10 10 10 10	mA
DC Gate-Trigger Voltage:●■ For V <sub>D</sub> = 12 V (DC) and R <sub>L</sub> At T <sub>C</sub> = 25°C	= 30 Ω			v <sub>GT</sub>	1	2.2	v

PACKAGES: Modified JEDEC TO-5 (T2300, T2302 Series) Modified JEDEC TO-5 with Heat Radiator (T2310, T2312 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 470.

For either polarity of main terminal 2 voltage (V<sub>MT2</sub>) with reference to main terminal 1.
 For either polarity of gate voltage (V<sub>G</sub>) with reference to main terminal 1.



# 400-Hz, 0.5-A Sensitive-Gate Silicon Triacs

BASIC RATINGS:				
For Operation with Sinusoidal Supply Voltage at Frequencies up to 50/60 Hz and with Resistive or Inductive Load.		T2304B T2305B	T2304D T2305D	
REPETITIVE PEAK OFF-STATE VOLTAGE: Gate open, T <sub>1</sub> = -65 to 100°C	V <sub>DROM</sub>	200	400	v
RMS ON-STATE CURRENT (Conduction angle = 360°):         Case temperature $T_C = 70^{\circ}C$ Ambient temperature $T_A = 25^{\circ}C$ (without heat sink)	<sup>I</sup> T(RMS)	<u> </u>		A A
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied prinicpal voltage	I <sub>TSM</sub>			
400 Hz (Sinusoidal) 60 Hz (Sinusoidal) RATE OF CHANGE OF ON STATE CURRENT:				A A
$V_{DM} = V_{DROM}, I_{GT} = 60 \text{ mA}, t_r = 0.1 \mu\text{s}$	di/dt	100		A/μs
FUSING CURRENT (for Triac Protection): $T_J = -65$ to 100°C t = 1.25 to 10 ms	l <sup>2</sup> t	2		A <sup>2</sup> s
PEAK GATE-TRIGGER CURRENT: <sup>®</sup> For 1 µs max.	I <sub>GTM</sub>	1		А
GATE POWER DISSIPATION: Peak (For 1 µs max.) TEMPERATURE RANGE:	P <sub>GM</sub>	10	<u> </u>	w
Storage Operating (Case)	Τ <sub>stg</sub> Τ <sub>C</sub>	—— —— —— —— —— —— —— —— —— —— —— —— ——	150 100	°C °C

GATE CHARACTERISTICS			SYMBOL	TYP.	MAX.	UNITS	
DC Gate-Trigger Current: • •	Mode	V <sub>MT2</sub>	V <sub>G</sub>				
For V <sub>D</sub> = 12 V (dc)	۱+	positive	positive		5	25	
R <sub>1</sub> = 30 Ω	111-	negative	negative	<sup>I</sup> GT	5	25	mA
$R_L = 30 \Omega$ $T_C = 25^{\circ}C$	1-	positive	negative		10	40	
Ŭ	111+	negative	positive		10	40	
DC Gate-Trigger Voltage: <sup>• ■</sup> For V <sub>D</sub> = 12 V (dc), R <sub>L</sub> = 30 Ω, T <sub>C</sub> = 25°C				V <sub>GT</sub>	1	2.2	v

PACKAGE: Modified JEDEC TO-5

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 441.

• For either polarity of main terminal 2 voltage (VMT2) with reference to main terminal 1.

# **6-Ampere Silicon Triacs**

BASIC RATINGS For Operation with Sinusoidal Supply Voltage at Frequencies of 50/60 Hz, and with Resistive or Inductive Load.		T2700B T2710B	T2700D T2710D	
REPETITIVE PEAK OFF-STATE VOLTAGE:● Gate Open, for T <sub>J</sub> = −65 to +100°C	V <sub>DROM</sub>	200	400	v
RMS ON-STATE CURRENT For case temperature (T <sub>C</sub> ) of +75°C and a conduction angle of 360°	I <sub>T(RMS)</sub>	6	6	А
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied prinicpal voltage	I <sub>TSM</sub>	100	100	A
FUSING CURRENT (for triac protection): $T_J = -65$ to 100°C, t = 1.25 to 10 ms	l <sup>2</sup> t	50	50	A <sup>2</sup> s
PEAK GATE-TRIGGER CURRNET:■ For 1 μs max.	IGTM	4	4	A
GATE POWER DISSIPATION:■ Peak (For 1 µs max., I <sub>GTM</sub> ≤ 4 A (peak)	P <sub>GM</sub>	16	16	w
TEMPERATURE RANGE: Storage Operating (Case)	⊤ <sub>stg</sub> ⊤ <sub>C</sub>	65 te		°c °c

GATE CHARACTERISTICS	SYMBOL	TYP.	MAX.	UNITS
DC Gate-Trigger Current: • • For $V_D = 12$ volts (DC), $R_L = 12 \Omega$ $T_C = +25^{\circ}C$ , and specified triggering mode: I+ Mode: positive V <sub>MT2</sub> , positive V <sub>GT</sub> III- Mode: negative V <sub>MT2</sub> , negative V <sub>GT</sub> I. Mode: positive V <sub>MT2</sub> , negative V <sub>GT</sub> III+ Mode: negative V <sub>MT2</sub> , positive V <sub>GT</sub>	IGT	15 15 25 25	25 25 40 40	mA
DC Gate-Triggering Volgate: • • For V <sub>D</sub> = 12 volts (DC) and R <sub>L</sub> = 12 $\Omega$ At T <sub>C</sub> = +25°C	VGT	1	2.2	v

PACKAGE: JEDEC TO-66 (T2700 Series) JEDEC TO-66 with Heat Radiator (T2710 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 351.

• For either polarity of main terminal 2 voltage (VMT2) with reference to main terminal 1.



### Thyristors T4103 T4104 T4105 T4113 T4114 T4115 Series

# 400-Hz, 6,10, & 15-A Silicon Triacs

BASIC RATINGS: For Operation with Sinusoidal Supply Voltage at Frequencies up to 400 Hz and with Resistive or Inductive Load.		T4103B T4113B T4104B T4114B T4105B T4115B	T4103D T4113D T4104D T4114D T4105D T4115D	
REPETITIVE PEAK OFF-STATE VOLTAGE:• Gate open, T <sub>J</sub> = -50 to 100°C	V <sub>DROM</sub>	200	400	v
RMS ON-STATE CURRENT (Conduction angle = 360°): Case temperature	T(RMS)			
T <sub>C</sub> = 90°C (T4105B, T4105D, T4115B, T4115D) = 85°C (T4104B, T4104D, T4114B, T4114D) = 80°C (T4103B, T4103D, T4113B, T4113D) PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT:	I <sub>TSM</sub>	1	6 0 5	A A A
For one cycle of applied principal voltage 400 Hz (Sinusoidal) 60 Hz (Sinusoidal) RATE OF CHANGE OF ON-STATE CURRENT:		_	00	A A
$\begin{split} V_{DM} = V_{DROM}, \ I_{GT} = 160 \ \text{mA}, \ t_r = 0.1 \ \mu s \qquad \cdots \\ \\ FUSING CURRENT \ (for triac protection): \\ T_J = -50 \ \text{to} \ 100^\circ \text{C}, \ t = 1.25 \ \text{to} \ 10 \ \text{ms} \qquad \cdots \\ \end{split}$	di/dt I <sup>2</sup> t		50 3	Α/μs A <sup>2</sup> s
PEAK GATE-TRIGGER CURRENT: <sup>■</sup> For 1 μs max.	<sup>I</sup> GTM	. <u></u>	1	А
GATE POWER DISSIPATION: Peak (For 1 µs max., I <sub>GTM</sub> ≤ 4 A) TEMPERATURE RANGE:	P <sub>GM</sub>	1	6	w
Storage			o 150 o 100	°C °C

GATE C	GATE CHARACTERISTICS			SYMBOL	TYP.	MAX.	UNITS
DC Gate-Trigger Current: • • For $V_D = 12 V (dc)$ , $R_L = 30 \Omega$ , $T_C = 25^{\circ}C$	Mode I <sup>+</sup> III- I- III+	V <sub>MT2</sub> positive negative positive negative	V <sub>G</sub> positive negative negative positive	I <sub>GT</sub>	20 20 35 35	50 50 80 80	mA
DC Gate-Trigger Voltage:●■ For V <sub>D</sub> = 12 V (dc), R <sub>L</sub> = 30	) Ω, T <sub>C</sub> = 25	°C		V <sub>GT</sub>	1	2.5	v

PACKAGE: Press-Fit (T4103, T4104, T4105 Series) Stud (T4113, T4114, T4115 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 443.

• For either polarity of main terminal 2 voltage (VMT2) with reference to main terminal 1.



T6401 T6411 T6421 Series

# **30-A Silicon Triacs**

BASIC RATINGS: For Operation with Sinusoidal Supply Voltage at Frequencies up to 50/60 Hz and with Resistive or Inductive Load.		T6401B T6411B T6421B	T6401D T6411D T6421D	T6401M T6411M T6421M	
REPETITIVE PEAK OFF-STATE VOLTAGE:	V <sub>DROM</sub>		400		.,
Gate open, $T_J = -50$ to $100^{\circ}C$ RMS ON-STATE CURRENT (Conduction angle = $360^{\circ}$ ): Case temperature	I <sub>T(RMS)</sub>	200	400	600	v
$T_{C} = 65^{\circ}C (T6401 \text{ Series})$ $= 60^{\circ}C (T6411 \text{ Series})$			30		А
= 60°C (T6411 Series) = 55°C (T6421 Series)					
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied principal voltage	ITSM		30		A
60 Hz (Sinusoidal) 50 Hz (Sinusoidal)			300 265		
RATE OF CHANGE OF ON-STATE CURRENT: V <sub>DM</sub> = V <sub>DROM</sub> , I <sub>GT</sub> = 200 mA, t <sub>r</sub> = 0.1 μs	di/dt		100		A/μs
FUSING CURRENT (for triac protection): $T_J = -40$ to 100°C, t = 1.25 to 10 ms	l <sup>2</sup> t		450		A <sup>2</sup> s
PEAK GATE-TRIGGER CURRENT:■ For 1 μs max.	<sup>I</sup> GTM		12		A
GATE POWER DISSIPATION: Peak (For 1 µs max., I <sub>GTM</sub> ≤ 4 A) TEMPERATURE RANGE:	PGM		40		w
Storage			—65 to 150 —65 to 100		°C °C

GATE CHARACTERISTICS		SYMBOL	ТҮР.	MAX.	UNITS		
DC Gate-Trigger Current:●■ For V <sub>D</sub> = 12 V (dc),	Mode	V <sub>MT2</sub> positive	V <sub>G</sub> positive		15	50	
$R_{l} = 30 \Omega,$		negative	negative	lor	20	50	mA
$T_{C}^{-} = 25^{\circ}C$	–۱ ۱۱۱+	positive negative	negative positive	<sup>1</sup> GT	30 40	80 80	
DC Gate-Trigger Voltage:•• For V <sub>D</sub> = 12 V (dc), R <sub>L</sub> = 30	) Ω, T <sub>C</sub> = 25	°c		V <sub>GT</sub>	1.35	2.5	v

PACKAGES: Press-Fit (T6401 Series) Stud (T6411 Series) Isolated-Stud (T6421 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 459.

• For either polarity of main terminal 2 voltage (VMT2) with reference to main terminal 1.



### 400-Hz, 25 & 40-A Silicon Triacs

BASIC RATINGS, Absolute-Maximum Values: For Operation with Sinusoidal Supply Voltage at 400 Hz and with Resistive or Inductive Load.		T6404B T6405B T6414B T6415B	T6404D T6405D T6414D T6415D	
REPETITIVE PEAK OFF-STATE VOLTAGE:• Gate open, T <sub>J</sub> = -50 to 110°C RMS ON-STATE CURRENT (Conduction Angle = 360°): Case temperature	V <sub>DROM</sub> I <sub>T(RMS)</sub>	200	400	v
T <sub>C</sub> = 85°C (T6405 Series) = 80°C (T6415 Series) = 70°C (T6404 Series) = 65°C (T6414 Series)			25            25            40	<i>.</i>
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied principal voltage 400 Hz (Sinusoidal) 60 Hz (Sinusoidal)	ITSM		40 <u> </u>	A
RATE OF CHANGE OF ON-STATE CURRENT: $V_{DM} = V_{DROM}$ , $I_{GT} = 200$ mA, $t_r = 0.1 \ \mu s$	di/dt		100	Α A/µs
FUSING CURRENT (for Triac Protection): $T_J = -50$ to $110^{\circ}$ C, t = 1.25 to 10 ms PEAK GATE-TRIGGER CURRENT:	I <sup>2</sup> t		270	$A^2s$
For 1 $\mu$ s max GATE POWER DISSIPATION: Peak (For 10 $\mu$ s max., I <sub>GTM</sub> $\leq$ 4 A (peak) TEMPERATURE RANGE:	P <sub>GM</sub>		12 <u> </u>	A W
Storage	T <sub>stg</sub> T <sub>C</sub>		to 150	°C °C

GATE CHARACTERISTICS			SYMBOL	TYP.	MAX.	UNITS	
DC Gate-Trigger Current:●■ For V <sub>D</sub> = 12 V (dc), R <sub>L</sub> = 30 Ω, T <sub>C</sub> = 25°C	Mode  +   -  -    +	V <sub>MT2</sub> positive negative positive negative	V <sub>G</sub> positive negative negative positive	I <sub>GT</sub>	20 50 80 80	80 80 120 120	mA
DC Gate-Trigger Voltage:●■ For V <sub>D</sub> = 12 V (dc), R <sub>L</sub> = 30	) Ω, T <sub>C</sub> = 25	°c		V <sub>GT</sub>	2	3	v

PACKAGE: Press-Fit (T6404, T6405 Series) Stud (T6414, T6415 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 487.

• For either polarity of main terminal 2 voltage (V<sub>MT2</sub>) with reference to main terminal 1. • For either polarity of gate voltage (V<sub>G</sub>) with reference to main terminal 1.

RB/J
Solid State Division

T8401BT8411BT8421BT8401DT8411DT8421DT8401MT8411MT8421M

# **60-A Silicon Triacs**

BASIC RATINGS For Operation with Sinusoidal Supply Voltage at Frequencies up to 50/60 Hz and with Resistive or Inductive Load.		T8401B T8411B T8421B	T8401D T8411D T8421D	T8401M T8411M T8421M	
REPETITIVE PEAK OFF-STATE VOLTAGE:● Gate open, T <sub>J</sub> = −40 to 110°C	V <sub>DROM</sub>	200	400	600	v
RMS ON-STATE CURRENT (Conduction angle = 360°): Case Temperature	IT(RMS)				
$T_{C} = 85^{\circ}C$ (T8401 Series) = 80°C (T8411 Series) = 75°C (T8421 Series)			60 — 60 — 60 —		A A A
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied principal voltage 60 Hz (sinusoidal)	I <sub>TSM</sub>		600 500		
RATE OF CHANGE OF ON-STATE CURRENT: $V_{DM} = V_{DROM}$ , I <sub>GT</sub> = 300 mA, t <sub>r</sub> = 0.1 $\mu$ s FUSING CURRENT (for Triac Protection):	di/dt		300		A/μs
T <sub>J</sub> = −40 to 100°C, t = 1.25 to 10 ms PEAK GATE-TRIGGER CURRENT:■	l <sup>2</sup> t	<u></u>	— 1800 —		A <sup>2</sup> s
For 10 μs max. GATE POWER DISSIPATION	IGTM		7		Α
Peak (For 10 $\mu$ s max., I <sub>GTM</sub> $\leq$ 7 A (peak)	P <sub>GM</sub>		42		W
TEMPERATURE RANGE: Storage Operating (Case)	T <sub>stg</sub> T <sub>C</sub>		-40 to 150 -40 to 110		°c °c

GATE CHARACTERISTICS			SYMBOL	TYP.	MAX.	UNITS	
DC Gate-Trigger Current: For v <sub>D</sub> = 12 V (dc) R <sub>L</sub> = 30 $\Omega$ T <sub>C</sub> = 25°C	Mode   <sup>+</sup>     <sup>-</sup>     <sup>+</sup>	V <sub>MT2</sub> positive negative positive negative	V <sub>G</sub> positive negative negative positive	lGT	20 40 40 100	75 75 150 150	mA
DC Gate-Trigger Voltage: For $v_D = 12 V (dc), R_L = 30 S T_C = 25^{\circ}C$	Ω,			v <sub>GT</sub>	1.35	2.8	v

#### PACKAGE: Press-Fit with Flexible Leads (T8401 Series) Stud with Flexible Leads (T8411 Series) Isolates-Stud with Flexible Leads (T8421 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 725.

• For either polarity of main terminal 2 voltage (VMT2) with reference to main terminal 1.



### T8430 T8440 T8450 Series

# **80-A Silicon Triacs**

BASIC RATINGS For Operation with Sinusoidal Supply Voltage at Frequencies up to 50/60 Hz and with Resistive or Inductive Load.		T8430B T8440B T8450B	T8430D T8440D T8450D	T8430M T8440M T8450M	
REPETITIVE PEAK OFF-STATE VOLTAGE:● Gate open, T <sub>J</sub> = −40 to 110°C	V <sub>DROM</sub>	200	400	600	v
RMS ON-STATE CURRENT (Conduction Angle = 360°): Case temperature	IT(RMS)				
$T_{C} = 75^{\circ}C$ (T8430 Series) = $65^{\circ}C$ (T8440 Series) = $55^{\circ}C$ (T8440 Series) = $55^{\circ}C$ (T8450 Series)			80 80 80 80		A A A
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied principal voltage 60 Hz (sinusoidal)	ITSM				A A
RATE-OF-CHANGE OF ON-STATE CURRENT:	di/dt				
$V_{DM} = V_{DROM}$ , $I_{GT} = 300 \text{ mA}$ , $t_r = 0.1  \mu \text{s}$ FUSING CURRENT (for Triac Protection): $T_J = -40 \text{ to } 110^{\circ} \text{C}$ , t = 1.25 to 10 ms	l <sup>2</sup> t		— 300— — 3600—		Α/μs A <sup>2</sup> s
PEAK GATE-TRIGGER CURRENT:■ For 10 μs max.	I <sub>GTM</sub>	<u></u>	7		А
GATE POWER DISSIPATION: Peak (For 10 µs max., I <sub>GTM</sub> ≤ 7 A (peak) TEMPERATURE RANGE:	P <sub>GM</sub>		40		w
Storage Operating (Case)	T TC		– –40 to 15 – –40 to 11	0 0	°C °C

GATE CHARACTERISTICS			SYMBOL	TYP.	MAX.	UNITS	
DC Gate-Trigger Current: $\bullet$ For v <sub>D</sub> = 12 V (dc) $R_L^L = 30 \Omega$ $T_C^L = 25^{\circ}C$	Mode  +    -  - 	V <sub>MT2</sub> positive negative positive negative	V <sub>G</sub> positive negative negative positive	IGT	20 40 40 100	75 75 150 150	mA
DC Gate-Trigger Voltage: For $v_D = 12 V (dc), R_L = 30 S T_C = 25^{\circ}C$	Ω,			v <sub>GT</sub>	1.35	2.5	v

Press-Fit (T8430 Series) Stud (T8440 Series) PACKAGE: Isolated-Stud (T8450 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 549.

• For either polarity of main terminal 2 voltage (V<sub>MT2</sub>) with reference to main terminal 1. • For either polarity of gate voltage (V<sub>G</sub>) with reference to main terminal 1.



### 2N681-2N690

25-A Silicon Controled Rect	ifiers		é.	\$`.	8	\$ <sup>5</sup>	\$	\$	ŝ,	\$	ŝ. 6	,
BASIC RATINGS:		Į,	-90. SNC	500, 5 Me	, v	, 12 No		૾૽ૺ૾	, 12 No	21/602	SN6	
*NON-REPETITIVE PEAK REVERSE VOLTAGE:• Gate open	V <sub>RSOM</sub>	35	75	150	225	200	250	400	500	600	720	、
NON-REPETITIVE PEAK OFF-STATE VOLTAGE:	VDSOM	35										
Gate open REPETITIVE PEAK REVERSE VOLTAGE:•	V <sub>RROM</sub>			150								\ \
Gate open	VDROM	25		100								١
Gate open ON-STATE CURRENT:	•	25	50	100	150	200	250	300	400	500	600	٧
T <sub>C</sub> = 65°C, conduction angle = 180°: RMS	. IT(BMS)					-	25	_				F
Average PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT:	· 1 T(AV)					-	16					A
For one full cycle of applied principal voltage	. I SM					-	150					A
$V_D = V_{DROM}$ , $I_{GT} = mA$ , $t_r = 0.5 \ \mu s$	. di/dt					-						Д
T <sub>J</sub> = −65 to 125°C, t = 1 to 8.3 ms GATE POWER DISSIPATION:■	. I <sup>2</sup> t					-						Д
Peak Forward (for 10 μs max.) Average (averaging time = 10 ms max.)	<sup>. P</sup> GM . <sup>P</sup> G(AV)					-	5 0.5	_			<u></u>	N N
TEMPERATURE RANGE: <sup>®</sup> Storage		-				-6	5 to 1	50 .				0
Operating (Case)								25 -				°

GATE CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNITS
DC Gate Trigger Current: V <sub>D</sub> = 12 V (dc), R <sub>L</sub> = 30 Ω, T <sub>C</sub> = 125°C	I <sub>GT</sub>	-	_	25	mA
DC Gate Trigger Voltage: $V_D = 12 V (dc), R_L = 30 \Omega, T_C = 125^{\circ}C$ $= -65 \text{ to } 125^{\circ}C$	V <sub>GT</sub>	0.25 —	-	- 3	v

PACKAGE: JEDEC TO-48

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 96.

\* In accordance with JEDEC registration data format filed for the JEDEC (2N Series) types.

• These values do not apply if there is a positive gate signal. Gate must be open or negatively biased.

Any product of gate current and gate voltage which results in a gate power less than the maximum is permitted.



### Thyristors 2N3228 2N3528 2N3525 2N3529 2N4101 2N4102

# **5-A Silicon Controlled Rectifiers**

BASIC RATINGS:		2N3228	2N3525	2N4101	2N3528	2N3529	2N410	2
NON-REPETITIVE PEAK REVERSE VOLTAGE	V <sub>RSOM</sub>	330	660	700	330	660	700	v
	VRROM	200	400	600	200	400	600	v
	V <sub>DROM</sub>		400	600	200	400	600	v
and unit mounted on heat sink								
Average dc value at a conduction angle of 180°	T(AV)		3.2 5.0		_	-	_	A
RMS Value For free-air temperature ( $T_{FA}$ ) of 25°C, and with no heat sink employed	<sup>I</sup> T(RMS)		5.0		_	_	_	А
Average dc value at a conduction angle of $180^\circ$	I <sub>T(AV)</sub> I <sub>T(RMS)</sub>	_	_	_		1.3 2.0		- A - A
PEAK SURGE CURRENT:	1 (1100)							
For one cycle of applied voltage FUSING CURRENT (For SCR protection)	TSM			6	0			-A
	12t			1	5			- A2s
RATE OF CHANGE OF ON-STATE CURRENT V <sub>FB</sub> = V <sub>BOO</sub> (Min. value)	di/dt							
$I_{GT} = 200 \text{ mA}, 0.5 \mu\text{s}$ rise time				<u> </u>				- A/μs
GATE POWER:*								
Peak, Forward or Reverse, for 10 $\mu$ s duration	<sup>Р</sup> GМ			1	3			- W

GATE CHARACTERISTICS	SYMBOL	TYP.	MAX.	UNITS
DC Gate-Trigger Current At T <sub>C</sub> = +25°C	I <sub>GT</sub>	8	15	mA (dc)
DC Gate-Trigger Voltage At T <sub>C</sub> = 25°C	V <sub>GT</sub>	1.2	2.0	V (dc)

PACKAGE: JEDEC TO-66 (2N3228, 2N3525, 2N4101) JEDEC TO-8 (2N3528, 2N3529, 2N4102)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in RCA data bulletin No. 114.

\*In accordance with JEDEC registration data format (JS-14, RDF-1) filed for the JEDEC (2N series) types.

•These values do not apply if there is a positive gate signal. Gate must be open or negatively biased.

Any product of gate current and gate voltage which results in a gate power less than the maximum is permitted.



# 2N3650-2N3653, S7430M

# **35-A Silicon Controlled Rectifiers**

BASIC RATINGS:		2N3650	2N3651	2N3652	2N3653	S7430N	1
*NON-REPETITIVE PEAK REVERSE VOLTAGE: Gate open NON-REPETITIVE PEAK FORWARD VOLTAGE: Gate open *REPETITIVE PEAK REVERSE VOLTAGE: Gate open *REPETITIVE PEAK OFF-STATE VOLTAGE: Gate open *PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied principal voltage (60 Hz, sinusoidal) ON-STATE CURRENT:	V <sub>RSOM</sub> V <sub>DSOM</sub> V <sub>RROM</sub> V <sub>DROM</sub> I <sub>TSM</sub>	100	300 300 200 200	400 400 300 300 - 180	500 500 400 400	700 700 600 600	V V V A
For case temperature ( $T_C$ ) = 25°C * Average DC value, conduction angle of 180° RMS value *RATE OF CHANGE OF ON-STATE CURRENT: V <sub>DM</sub> = V <sub>(BO)O</sub> , I <sub>GT</sub> = 200 mA, t <sub>r</sub> = 0.1 µs	<sup>I</sup> T(AV) <sup>I</sup> T(RMS) di/dt			- 25 - - 35 -			Α Α Α/μs
*GATE POWER DISSIPATION: Peak Forward (for 10 μs max.)	P <sub>GM</sub>		·····	- 40			w
TEMPERATURE RANGE: Storage Operating (Case)	т <sub>stg</sub> тС			-65 to 15 -65 to 12			°C °C

		Types 2N3650, 2N3651, 2N2652, 2N3653			Type S7430M			
GATE CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
DC GATE TRIGGER CURRENT: $V_D = 6 V (dc), R_L = 4 \Omega, T_C = 25^{\circ}C$	<sup>I</sup> GT	-	80	180	_	80	180	mA
$V_{D} = 6 V (dc), R_{L} = 2 \Omega, T_{C} = -65^{\circ}C$	<u>.</u>	-	150	500*	-	150	500	
DC GATE TRIGGER VOLTAGE: $V_D = 6 V (dc), R_L = 4 \Omega, T_C = 25^{\circ}C$		-	1.5	3	_	1.5	3	
$V_{D} = V_{DROM}, R_{L} = 200 \Omega, T_{C} = 120^{\circ}C$	V <sub>GT</sub>	0.25*	-	· -	0.25	-	-	V
$V_{D} = 6 V (dc), R_{L} = 2 \Omega, T_{C} = -65^{\circ}C$		-	2	4.5*	_ <sup>1</sup>	2	4.5	

PACKAGE: JEDEC TO-48

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 408.

\* In accordance with JEDEC registration data format (JS-14, RDF 1)-applies to the JEDEC (2N Series) types only.


# 2N3654-2N3658, S7432M

# **35-A Silicon Controlled Rectifiers**

BASIC RATINGS:		2N3654	2N3655	2N3656	2N3657	2N3658	S7432N	1
*NON-REPETITIVE PEAK REVERSE VOLTAGE: Gate open NON-REPETITIVE PEAK OFF-STATE VOLTAGE:	V <sub>RSOM</sub>	/5	150	300	400	500	700	v
Gate open	VDSOM	/5	150	300	400	500	700	v
*REPETITIVE PEAK REVERSE VOLTAGE: Gate open	V <sub>RROM</sub>	50	100	200	300	400	600	v
*REPETITIVE PEAK OFF-STATE VOLTAGE: Gate open	VDROM	50	100	200	300	400	600	v
T <sub>C</sub> = 40°C, conduction angle = 180°: RMS * Average	I <sub>T(RMS)</sub> I <sub>T(AV)</sub>			-	-			A A
*PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one full cycle of applied principal voltage 60 Hz (sinusoidal)	ITSM			18	30			Δ
*RATE OF CHANGE OF ON-STATE CURRENT: $V_D = V_{DROM}$ , $I_{GT} = 200$ mA, $t_r = 0.1 \ \mu s$	di/dt							A/μs
FUSING CURRENT (for SCR protection): $T_1 = -65$ to 120°C, t = 1 to 8.3 ms	l <sup>2</sup> t			16	35			A <sup>2</sup> s
*GATE POWER DISSIPATION: Peak Forward (for 10 µs max.) *TEMPERATURE RANGE:	PGM			4	0			w
	T <sub>stg</sub> T <sub>C</sub>							°C °C

TURN-OFF TIME CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNITS
Circuit Commutated Turn-Off Time: (Sinusoidal Pulse) $V_{DX} = V_{DROM}$ , $I_T = 100 A$ , pulse duration = 1.5 $\mu$ s, $dv/dt = 200 V/m$ $V_{T} = 20 V/m$ = 0.1/10					
$dv/dt = 200 V/\mu s$ , $V_{RX} = 30 V min.$ , $V_{GK} = 0 V$ (at turn-off), $T_C = 115^{\circ}C$	tq	-	-	10	μs

.

#### PACKAGE: JEDEC TO-48

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 724.

<sup>\*</sup> In accordance with JEDEC registration data format (JS-14, RDF-1) filed for the JEDEC (2N Series) types.

<sup>•</sup> These values do not apply if there is a positive gate signal. Gate must be open or negatively biased.

Any product of gate current and gate voltage which results in a gate power less than the maximum is permitted.



# 2N3668-2N3670 2N4103

# **12.5-A Silicon Controlled Rectifiers**

BASIC RATINGS:		2N3668	2N3669	2N3670	2N4103	
NON-REPETITIVE PEAK REVERSE VOLTAGE	V <sub>BSOM</sub>	150	300	660	700	v
REPETITIVE PEAK REVERSE VOLTAGE	VBROM	100	200	400	600	v
REPETITIVE PEAK OFF-STATE VOLTAGE	VDROM	100	200	400	600	v
ON-STATE CURRENT:						
For case temperature $(T_{C})$ of +80°C at conduction angle of 180°C,						
Average	I <sub>T(AV)</sub>		8	3 ———	<u> </u>	А
	IT(RMS)		12	.5		A
PEAK SURGE CURRENT:						
For one cycle of applied voltage	<sup>I</sup> TSM		20	00		A
FUSING CURRENT (for SCR protection)						
For a period of 1ms to 8.3ms	l <sup>2</sup> t		16	65		A2s
RATE OF CHANGE OF ON-STATE CURRENT	di/dt	·	20			A/μs
V <sub>FB</sub> = V <sub>BOO</sub> (min. value)						
$I_{GT} = 200 \text{ mA}, 0.5\mu \text{s rise time}$						
GATE POWER*						
Peak, Forward or Reverse, for 10µs duration	P <sub>GM</sub>	-	4	0		w
TEMPERATURE:	_					°-
Storage	Tstg			+125	······································	°C
Operating (Case)	'c		— –40 to	+100	_	C

GATE CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNITS
DC Gate-Trigger Current At T <sub>C</sub> = +25°C	IGT	1	20	40	mA (dc)
Gate-Trigger Voltage At T <sub>C</sub> = +25°C	V <sub>GT</sub>	_	1.5	2	V (dc)

PACKAGE: JEDEC TO-3

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in RCA data bulletin File No. 116.

\*Any values of peak gate current or peak gate voltage to give the maximum gate power is permissible.



# 2N3870-2N3873 2N3896-2N3899 S6400 S6410 S6420 Series

# **35-A Silicon Controlled Rectifiers**

BASIC RATINGS		2N3896	2N3871 2N3897 S6420B	2N3898		S6400 S6410 S6420	Ň
*NON-REPETITIVE PEAK REVERSE VOLTAGE:▲ Gate Open NON-REPETITIVE PEAK OFF- STATE VOLTAGE:▲	V <sub>RSOM</sub>	150	330	660	700	900	v
Gate Open	VDSOM	150	330	660	700	900	v
*REPETITIVE PEAK REVERSE VOLTAGE:▲ Gate Open	V <sub>RROM</sub>	100	200	400	600	800	v
*REPETITIVE PEAK OFF-STATE VOLTAGE:~ Gate Open	VDROM	100	200	400	600	800	v
ON-STATE CURRENT:         T <sub>C</sub> = 65° C , conduction angle = 180°:         RMS         * Average         PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT:         For one full cycle of applied principal voltage         * 60 Hz (sinusoidal)         50 Hz (sinusoidal)         SATE OF CHANGE OF ON-STATE CURRENT:	I <sub>T(RMS)</sub> I <sub>T(AV)</sub> I <sub>TSM</sub>			— 22 — — 350 —			- A - A - A
$V_{\rm D} = V_{\rm DROM}$ , $I_{\rm GT} = 200 \text{ mA, } t_{\rm r} = 0.5 \mu \text{s}^{-1}$	di/dt			— 200 —			– A/μs
FUSING CURRENT (for SCR protection): T_ = -40 to 100°C, t = 1 to 8.3 ms GATE POWER DISSIPATION:•	-			300	·····		- A <sup>2</sup> s
Peak Forward (for 10 μs Max.)	P <sub>GM</sub>			— 40 —			- W
*TEMPERATURE RANGE: Storage Operating (Case)				-40 to 12 -40 to 10	25 )0		_°C -°C

GATE CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNITS
DC Gate Trigger Voltage: $V_D = 12 V (dc), R_L = 30 \Omega, T_C = -40^{\circ}C$ $V_D = 12 V (dc), R_L = 30 \Omega, T_C = 25^{\circ}C$	VGT	-	1.5 1.1	3* 2	v
DC Gate Trigger Current: V <sub>D</sub> = 12 V (dc), R <sub>L</sub> = 30 Ω, T <sub>C</sub> = -40°C V <sub>D</sub> = 12 V (dc), R <sub>L</sub> = 30 Ω, T <sub>C</sub> = 25°C	<sup>I</sup> GT	- 1	46 25	80* 40	mA

PACKAGE: Press-Fit (2N3870-2N3873, T6400N) Stud (2N3896-2N3899, T6410N) Isolated-Stud (S6420A, B, D, M, N)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 578.

\* In accordance with JEDEC registration data filed for the JEDEC (2N-series) types.

▲ These values do not apply if there is a positive gate signal. Gate must be open or negatively biased.

 $\bullet$  T<sub>C</sub> = 60° for isolated-stud package types.

• Any product of gate current and gate voltage which results in a gate power less than the maximum is permitted.

Solid State

## S2400 Series

# **4.5-A Silicon Controlled Rectifiers** For Capacitive-Discharge Systems

BASIC RATINGS:		S2400A	S2400B	S2400D	S2400M	
NON-REPETITIVE PEAK REVERSE VOLTAGE: <sup>A</sup> Gate open NON-REPETITIVE PEAK FORWARD VOLTAGE: <sup>A</sup> Gate open REPETITIVE PEAK REVERSE VOLTAGE: <sup>A</sup> Gate open REPETITIVE PEAK OFF-STATE VOLTAGE: <sup>A</sup> Gate open ON-STATE CURRENT:	V <sub>RSOM</sub> V <sub>DSOM</sub> V <sub>RROM</sub> V <sub>DROM</sub>	100 150 100 100	200 250 200 200	400 500 400 400	600 700 600 600	v v v v
T <sub>C</sub> = 75°C, conduction angle = 180°:         RMS         Average         PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT:         For one cycle of applied principal voltage	IT(RMS) IT(AV) ITSM		3.	3		
50 Hz, (Sinusoidal) 60 Hz, (Sinusoidal)			17 20	-		. A . A
RATE OF CHANGE OF ON-STATE CURRENT: $V_D = V_{DROM}$ , $I_{GT} = 200$ mA, $t_r = 0.5 \ \mu s$	di/dt	<u></u>	20	0	:	- Α/μs
FUSING CURRENT (for SCR Protection): $T_J = -40$ to $100^{\circ}$ C, t = 1.5 to 10 ms	l <sup>2</sup> t	<u> </u>	15	0		- A <sup>2</sup> s
GATE POWER DISSIPATION: Peak forward (for 1 µs max.) TEMPERATURE RANGE:	P <sub>GM</sub>		40	)	<u> </u>	- w
Storage	T <sub>stg</sub> T <sub>C</sub>		40 to	0 150 0 100		- °C - °C

GATE CHARACTERISTICS	SYMBOL	TYP.	MAX.	UNITS
DC Gate-Trigger Voltage: V <sub>D</sub> = 12 V (dc), R <sub>L</sub> = 30 $\Omega$ , T <sub>C</sub> = 25°C	V <sub>GT</sub>	1.1	2	v
DC Gate-Trigger Current: $V_D = 12 V (dc), R_L = 30 \Omega, T_C = 25^{\circ}C$	I <sub>GT</sub>	8	15	mA

#### PACKAGE: JEDEC TO-8

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 567.

• Any product of gate current and gate voltage which results in a gate power less than the maximum is permitted.

A These values do not apply if there is a positive gate signal. Gate must be open or negatively biased.

Temperature measurement point is shown on the DIMENSIONAL OUTLINE.



### S2600 S2610 S2620 Series

# 7-Ampere "Low-Profile" Silicon Controlled Rectifiers

BASIC RATINGS		S2600B S2610B S2620B	S2600D S2610D S2620D	S2600M S2610M S2620M	
NON-REPETITIVE PEAK REVERSE VOLTAGE:	V <sub>RSOM</sub>	250	500	700	v
Gate open NON-REPETITIVE PEAK FORWARD VOLTAGE:●	V <sub>DSOM</sub>	250	500	700	v
Gate open REPETITIVE PEAK REVERSE VOLTAGE:●		250	500	700	v
REPETITIVE PEAK REVERSE VOLTAGE: Gate open	VRROM	200	400	600	v
REPETITIVE PEAK OFF-STATE VOLTAGE:	VDROM	200	400	000	•
Gate open	. Ditow	200	400	600	v
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied principal voltage	TSM				
60 Hz (sinusoidal)		100	100	100	А
50 Hz (sinusoidal)		85	85	85	А
PEAK REPETITIVE ON-STATE CURRENT:† Duty factor = 0.1%, T <sub>C</sub> = 75°C					
Pulse duration = 5 $\mu$ s (min.), 20 $\mu$ s (max.)		100	100	100	А
RATE OF CHANGE OF ON-STATE CURRENT:	di/dt		200		A/μs
$V_{DM} = V_{DROM}, I_{GT} = 200 \text{ mA}, t_r = 0.5 \mu\text{s}$	al/at		200		<i>Α</i> /μs
FUSING CURRENT (for SCR protection): $T_J = -65$ to 100° C, t = 1 to 8.3 ms	$I^{2}t$		40		A <sup>2</sup> s
GATE POWER DISSIPATION:▲					
Peak Forward (for 1 $\mu$ s max.)	PGM	40	40	40	w
TEMPERATURE RANGE:	т			50 ———	°c
Storage Operating (Case)	T TC		65 to +1		°C
	•				

GATE CHARACTERISTICS	SYMBOLS		) Series	S2610 Series S2620 Series		UNITS	
	STINDOLS	TYP.	MAX.	TYP.	MAX.	oniro	
DC GATE TRIGGER CURRENT:							
V <sub>D</sub> = 12 V (DC) R <sub>L</sub> = 30 Ω T <sub>C</sub> = +25°C	IGT	6	15	6	15	mA	
DC GATE TRIGGER VOLTAGE:							
$V_D = 12 V (DC)$ $R_L = 30 \Omega$ $T_C = +25^{\circ}C$	V <sub>GT</sub>	0.65	1.5	0.65	1.5	v	

PACKAGE: Low-Profile TO-5 (S2600 Series) Low-Profile TO-5 with Heat Radiator (S2610 Series)

Low-Profile TO-5 with Heat Spreader (S2620 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 496.

† When rms current exceeds 4 amperes (maximum rating for the anode lead), connection must be made to the case.

• These values do not apply if there is a positive gate signal. Gate must be open, terminated, or have negative bias.

Any values of peak gate current or peak gate voltage that yeild the maximum gate power are permissible.



S3700 Series

# 5-Ampere All-Diffused Silicon Controlled Rectifiers for Inverter Applications

BASIC RATINGS		S3700B	\$3700D	S3700M	
NON-REPETITIVE PEAK REVERSE VOLTAGE:	V <sub>RSOM</sub>				
Gate Open	noom	330	660	700	v
REPETITIVE PEAK REVERSE VOLTAGE:	V <sub>RROM</sub>				
Gate Open		200	400	600	v
REPETITIVE PEAK OFF-STATE VOLTAGE:	V <sub>DROM</sub>				
Gate Open		200	400	600	v
ON-STATE CURRENT:					
For case temperature of +60°C and 60 Hz:					
Average DC value at a conduction angle of $180^{\circ}$	T(AV)	3.2	3.2	3.2	Α
RMS value	IT(RMS)	5	5	5	Α
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT:	<sup>I</sup> TSM				
TEMPERATURE RANGE:					•
Storage	T <sub>stg</sub>		-40 to +150		°C
Operating (Case)	TC		-40 to +100	)	ъС

TURN-OFF TIME CHARACTERISTICS	SYMBOLS S3700B		\$3700D		\$3700M		UNITS	
	STMBOLS	Тур.	Max.	Тур.	Max.	Тур.	Max.	0
Circuit-Commutated Turn-Off Time, (Reverse Recovery Time + Gate Recovery Time) VDX = V(BO)O rated value, ITM = 2A, 50µs min. pulse width, VRX = 80 V min., rise time = 0.1µs, dv/dt = 100 V/µs, diR/dt = 10 A/µs, IGT = 100 mA at turn-on, VGT = 0 V at turn-off, and TC = +80°C	tq	4	6	4	6	4	6	μs

PACKAGE: JEDEC TO-66

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 306.



S3701M

# 5- Ampere Silicon Controlled Rectifier

#### BASIC RATINGS:

REPETITIVE PEAK OFF-STATE VOLTAGE:	VDROM		
Gate open	Bitom	600	v
RMS ON-STATE CURRENT (Conduction angle = 180°): REPETITIVE PEAK ON-STATE CURRENT (0.2 μs Pulse Width):	I <sub>T(RMS)</sub>	5	A
Free-air cooling, f = 500 Hz		75	А
Free-air cooling, f = 5000 Hz		40	А
Infinite heat sink, f - 10,000 Hz		40	А
Infinite heat sink, f = 1,000 Hz		75	А
GATE POWER DISSIPATION: Peak (for 10 µs pulse) TEMPERATURE RANGE:	P <sub>GM</sub>	25	w
Storage	T <sub>cto</sub>	-40 to 125	°C
Operating (Case)	тс	-40 to 100	°C

GATE CHARACTERISTICS	SYMBOL	MAX.	UNITS
DC Gate-Trigger Current: $T_{C} = 25^{\circ}C$	<sup>I</sup> GT	35	mA
DC Gate-Trigger Voltage: $T_C = 25^{\circ}C$	V <sub>GT</sub>	4	v

#### PACKAGE: JEDEC TO-66

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 476.



# S3704 S3714 Series

# **5-A Silicon Controlled Rectifiers**

BASIC RATINGS:					S3704M S3714M		
NON-REPETITIVE PEAK REVERSE VOLTAGE: Gate open NON-REPETITIVE PEAK OFF-STATE VOLTAGE:	V <sub>RSOM</sub>	150	300	500	700	800	v
Gate open	VDSOM	150	300	500	700	800	v
REPETITIVE PEAK REVERSE VOLTAGE: <sup>■</sup> Gate open	VRROM	100	200	400	600	700	v
REPETITIVE PEAK OFF-STATE VOLTAGE: Gate open	VDROM	100	200	400	600	700	v
$\begin{array}{l} \text{ON-STATE CURRENT:} \\ \textbf{T}_{C} = 60^{\circ}\text{C}, \text{ conduction angle} = 180^{\circ}\text{:} \\ \text{RMS} \\ \text{Average} \\ \text{PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT:} \\ \text{For one full cycle of applied prinicpal voltage} \\ \text{60 Hz (Sinusoidal)} \\ \end{array}$							
RATE OF CHANGE OF ON-STATE CURRENT: $V_D = V_{DROM}$ , $I_G = 50$ mA, $t_r = 0.1 \mu s$				- 200 -			A/µs
FUSING CURRENT (for SCR protection): $T_J = -40$ to 100°C, t = 1 to 8.3 ms				- 25 -			A
GATE POWER DISSIPATION: Peak Forward (for 10 µs max.) Peak Reverse (for 10 µs max.) Average (averaging time = 10 ms max.) TEMPERATURE RANGE:	P <sub>RGM</sub> P <sub>G(AV)</sub>			- 13 - - 0.5 -			W W
Storage	т <sub>stg</sub> т <sub>С</sub>				D		°C °C

TURN-OFF TIME CHARACTERISTIC	SYMBOL	ТҮР.	MAX.	UNITS
Circuit Commutated Turn-Off Time: $V_{DX} = V_{DROM}$ , $I_T = 2 A$ , pulse duration = 50 µs, dv/dt = 100 V/µs, -di/dt = -10 A/µs, $I_{GT} = 100 \text{ mA}$ , $V_{GT} = 0 \text{ V}$ (at				
turn-off), $T_{C} \approx 80^{\circ}C$	tq	4	8	μs

PACKAGE: JEDEC TO-66 (S3704 Series) JEDEC TO-66 with Heat Radiator (S3714 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 690.

These values do not apply if there is a positive gate signal. Gate must be open or negatively biased.

• Any product of gate current and gate voltage which results in a gate power less than the maximum is permitted.

# 20-Ampere Silicon Controlled Rectifiers

BASIC RATINGS:		S6200A S6210A S6220A	S6200B S6210B S6220B	S6200D S6210D S6220D	S6200M S6210M S6220M	
NON-REPETITIVE PEAK REVERSE VOLTAGE:	V <sub>RSOM</sub>					
Gate open		100	200	400	600	v
NON-REPETITIVE PEAK FORWARD VOLTAGE:	V <sub>DSOM</sub>	150	250	500	700	v
Gate open	V		250	500	700	v
Gate open	VRROM	100	200	400	600	v
REPETITIVE PEAK OFF-STATE VOLTAGE:	V <sub>DROM</sub>					
Gate open	Ditolii	100	200	400	600	v
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT:	TSM					
For one cycle of applied principal voltage 50 Hz (Sinusoidal)						^
60 Hz (Sinusoidal)						
ON-STATE CURRENT:				-		
For case temperature $(T_{C}) = 75^{\circ}C$ , conduction angle of 180°:						
Average DC value	T(AV)					
RMS value	T(RMS)		2	0		A
$V_{DM} = V_{(BO)O}$ , $I_{GT} = 200 \text{ mA, } t_r = 0.5 \ \mu \text{s} \dots \dots$	di/dt	_	20	n		Δ/μs
FUSING CURRENT (for SCR protection):	$l^2t$		20			
$T_{\rm J} = -65$ to $100^{\circ}$ C, t = 1 to 8.3 ms	1-t		17	n		Δ <sup>2</sup> ε
	P		//	0		— A 3
Peak Forward (for 10 $\mu$ s max.)	P <sub>GM</sub>		4	0		— W
TEMPERATURE RANGE:						
Storage	T <sub>sta</sub>					
Operating (Case)	TC		— — 65 t	o 100 —		°C

GATE CHARACTERISTICS	SYMBO	DL TYP.	MAX.	UNITS
DC Gate-Trigger Current: $V_D = 12 V (dc), R_L = 30 \Omega, T_C = 25^{\circ}C$	<sup>I</sup> GT	8	15	mA
DC Gate-Trigger Voltage: $V_D = 12 V (dc), R_L = 30 \Omega, T_C = 25^{\circ}C$	V <sub>GT</sub>	1.1	2	v

PACKAGE: Press-Fit (S6200) Stud (S6210) Isolated-Stud (S6220)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 418.



# S6431M

# **35-A Silicon Controlled Rectifiers**

#### BASIC RATINGS:

NON-REPETITIVE PEAK REVERSE VOLTAGE	V <sub>RSOM</sub>	720	v
REPETITIVE PEAK REVERSE VOLTAGE	V <sub>RROM</sub>	600	v
REPETITIVE PEAK OFF-STATE VOLTAGE	V <sub>DROM</sub>	600	۰V
ON-STATE CURRENT: For case temperature of +65°C			
RMS value	IT(RMS)	35	А
PEAK PULSE CURRENT		900	А
DYNAMIC DISSIPATION: For case temperature of +65°C		30	w
GATE POWER:*			
Peak, Forward or Reverse, for 10 $\mu$ s duration	<sup>Р</sup> GМ	40	W
TEMPERATURE:			
Storage		-65 to +150	°C
Operating (Case)	т <sub>с</sub>	-65 to +125	°C

GATE CHARACTERISTICS	SYMBOL	TYP.	MAX.	UNITS
DC Gate-Trigger Current At T <sub>C</sub> = +25°C	<sup>I</sup> GT	25	80	mA (dc)
DC Gate-Trigger Voltage At T <sub>C</sub> = +25°C	V <sub>GT</sub>	1.1	2	V (dc)

#### PACKAGE: JEDEC TO-48

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in RCA data bulletin No. 247.

\*Any values of peak gate current or peak gate voltage to give the maximum gate power is permissible.

# High-Reliability Integrated Circuits

### **High-Reliability Integrated Circuits**

RCA offers high-reliability versions of a broad range of standard COS/MOS and linear integrated circuits that are processed in accordance with MIL-STD-883 (Military Standard for Test Methods, Microelectronics). In addition, twenty-seven COS/MOS integrated circuits are currently being "qualified" to meet the requirements of MIL-M-38510 (Military Standard for Microelectronics or Integrated Circuits). RCA plans to qualify a number of its more than 100 standard linear integrated circuits in accordance with MIL-M-38510 in the future.

RCA also offers a broad line of high-reliability integrated-circuit chips for use in hybrid circuits. Standard chips are normally inspected to MIL-STD-883, Method 2010.1, Condition B Visual. Chips subjected to the more critical Condition A Visual inspections and to SEM (scanning-electron-microscope) inspections are also available.

#### **General Considerations**

RCA high-reliability integrated circuits are supplied in hermetically sealed packages that are specially engineered and developed to meet the requirements of military, aerospace, and critical industrial applications. Most COS/MOS devices are supplied in either the dualin-line package shown in Fig. 5-1(a) or the flat pack shown in Fig. 5-1(b). These packages feature a ceramic body with a welded cap. They are light in weight and can safely withstand the thermal shock levels specified by MIL-STD-883, Method 1011, Condition C. The flat pack and dual-in-line package have been in use since 1964, and the excellent reliability exhibited by these packages has been firmly established. Many currently



Fig. 5-1– Packages used for RCA highreliability integrated circuits: (a) dual-in-line ceramic package; (b) ceramic flat pack; (c) TO-5-style package.

available RCA high-reliability linear integrated circuits are supplied in the TO-5 style package shown in Fig. 5-1(c).

For all COS/MOS and many linear integrated circuits, the package in which a particular type is supplied is identified by the letter 'D'' (dual-in-line ceramic), 'K'' (ceramic flat pack), or ''T'' (TO-5 style in the device type-number designation. The charts shown in Figs. 5-2 and 5-3 illustrate how the device type number may be used to define the basic device, the reliability class, the type of package, and the lead finish for RCA highreliability integrated circuits processed in accordance with MIL-STD-883 or MIL-M-38510, respectively.

RCA high-reliability integrated-circuit products are currently being used for a broad variety of functions in military, aerospace, and critical industrial applications. Table 5-1 lists a few typical examples of the use of RCA high-reliability COS/MOS and linear integrated circuits in satellite and military systems.

#### Manufacturing Controls

RCA high-reliability integrated circuits are processed in accordance with the Product Assurance Program defined in Appendix A of MIL-M-38510. The program includes the following items:

- A clearly defined procedure for the conversion of a customer specification into an RCA internal specification with built-in safeguards to assure the customer that the delivered parts meet or exceed his specification requirements.
- A formalized personnel training and testing program which assures that each operation is performed correctly.
- A complete inspection of incoming materials, utilities, and work in process using on-site facilities such as scanning-electron-microscope, gas-chromatography, atomic-absorption, and X-ray equipment.
- 4. Maintenance of cleanliness in work areas, e.g., all critical operations are performed in a Class 100 environment.
- 5. Rigorous control over changes in design, materials, and processes with documentation kept in active files for a minimum of three years and in inactive files for a minimum of 20 years.
- 6. Tool and test equipment maintenance and calibration in strict accordance with MIL-C-45662, "Calibration System Requirements".
- A quality-assurance program in accordance with MIL-Q-9858, "Quality Program Requirements".

Detailed processing and screening requirements for RCA high-reliability integrated circuits are defined subsequently in the discussions of MIL-STD-883 and MIL-M-38510 Requirements.





1. A "J" or "JAN" prefix indicates qualified parts.

The section entitled "MIL-M-38510 COS/MOS Integrated Circuits" provides detailed information on MIL-M-38510 specifications and processing.



E = 16 Terminal Elat Pack (1/4" x 3/8")

J = 24 Terminal Flat Pack

K = 24 Terminal Dual-In-Line

#### Table 5-1— A Few Typical Examples of Satellite and Military

#### Applications of RCA High-Reliability Integrated Circuits.

RCA High Reliability COS/MOS integrated circuits are now being used in, or are being designed into the following systems:

Satellites	Military Equipment
Pioneer F Experimental	Airborne Control
ATS – Series F and G NIMBUS	Data Buoy Platform
HELIOS	Atmospheric Digital Equipment
ITOS HEOS	F-15 Aircraft Equipment
APOLLO-15	Ground Digital Equipment
Atmospheric Explorer, AE (Experimenters and Flight-	(Tanks) Oceanographic Digital
Hardware Usage, Several	Equipment
Thousand) Classified Satellites	Army Digital Equipment
UK 4 (British/American)	Navy Digital Equipment
IMP Satellites	Fuze and Arming
Earth Resources Technical Satellite, ERTS	Equipment AWAC Program
Dual Air-Density Satellite	Navy Sonobuoy
(DADS) AIRS Program	TAC Fire-Control System
Tenley Program	PRC-85
SATCOM	Aircraft Ground Control
Space Shuttle LANS Program	

RCA High-Reliability Linear Integrated Circuits are now used in, or are being designed into, the following systems:

Military Communications	AFGIS Radar (Navy)
ARC-150	Missiles
ARC-164	SAM-D
PRC-85	BULL-DOG
PRC-25	CONDOR
PRC-77	NIKE-X
F-15 Aircraft Equipment	Other Classified Equipments
AEGIS Program	
B-1 Bomber	

#### **MIL-STD-833 Requirements**

RCA Solid State Division offers a broad range of COS/MOS and linear integrated circuits processed and screened in accordance with MIL-STD-883, Method 5004, Class A, B, or C requirements. These devices are used in satellities and other aerospace, military, and critical industrial applications in which maintenance

is extremely difficult. RCA high-reliability integrated circuits are provided in four basic screening levels (11, /2, /3, and /4), as shown in Table 5-2. The basic /1 level has been subdivided to include two higher screening levels (11N and 11R) as indicated in the table. These levels, which are marked on the device package following the type-number designation, meet the mechanical and electrical screening requirements of MIL-STD-883, imposed before the devices are sealed, and the screening tests required on packaged parts. RCA offers a /2 part which meets Class A requirements of MIL-STD-883 less radiographic inspection since the aluminum metallization and bonding wires do not show up under this inspection.

The product flow for RCA high-reliability integrated circuits processed in accordance with MIL-STD-883 is shown in Fig. 5-4. After wafer processing, special visual inspections are performed to MIL-STD-883, Method 2010.1, Condition B or A at both chip and pre-seal inspections to assure a packaged chip of high reliability. In the case of Class A product (RCA levels /1 and/2), parts are tested functionally, and then receive a dc parameter test; significant parameters are recorded.

A 240-hour burn-in at 125°C is performed on all parts. All readings are repeated, and delta shifts calculated. The customer is provided with print-outs of these parameters identified by the serial number on the part. The parts then go through 100-per-cent high- and lowtemperature testing under functional and dc operating conditions. Next, 100-per-cent ac testing is accomplished followed by Group A sampling of all test conditions. The Class A product is branded, visually inspected, and retested both functionally and to dc parameters prior to packaging and shipment to the customer. The screening tests for Class B (RCA level /3) and Class C (RCA level /4) devices are reduced as shown in Table 5-3 in which X designates that a test is performed 100 per cent and S indicates that the test is a screen. For Class-B devices, the main difference is-that burn-in is for 168 hours with GO-NO/GO parameter readings made before and after burn-in. Temperature testing is done on a sampling basis, and visual inspection prior to sealing is not as critical. Class-C devices are tested similarly to Class-B devices less the burn-in, temperature, and ac tests.

COS/MOS Integrated Circuits—All RCA highreliability COS/MOS products are subjected to 100per-cent production electrical tests after group A, quality testing and branding. Table 5-4 shows the test criteria for all product series. At a temperature of 25°C, all product series are 100-per-cent functionally tested at voltage extremes to guarantee 3- and 15-volt operation. Parametric tests are performed at 5 and 10 volts. High and low temperature plus dynamic (ac) testing is performed on high-reliability products.

Table 5-5 presents the group A electrical sampling criteria which are used to retest a portion of the product to assure that the 100-per-cent or other test parameters

#### Table 5-2— RCA Integrated-Circuit Screening Levels

Screening Levels▲			
RCA Levels	Equivalent to MIL-STD-883, Method 5004.1	Application	Description
For Package	ed Devices		
/1N	Class A with SEM* Inspection and Condition A Precap Visual Inspection		For devices intended for use where maintenance and replace- ment are impossible and reliability is imperative
/1R	Class A with SEM* Inspection and Condition B Precap Visual Inspection	Aerospace and Missiles	
/1	Class A with Condition B Precap Visual Inspection		
/2	Class A with Condition B Precap Visual Inspection. Radiographic Inspection Omitted	Aerospace and Missiles	For devices intended for use where maintenance and replace- ment are extremely difficult or impossible and reliability is imperative
/3	Class B	Military and Industrial For example, in Airborne Electronics	For devices intended for use where maintenance and replace- ment can be performed but are difficult and expensive
/4	Class C	Military and Industrial For example, in Ground- Based Electronics	For devices intended for use where replacement <b>can readily</b> be accomplished
/5 Standard commercial plus burn-in	-	Commercial and Industrial	For devices intended for use where a higher level of reliability is required than can be provided by product without a burn-in
For Chips			
/N	SEM* Inspection and Condition A Precap Visual Inspection	Aerospace and	For hybrid applications where maintenance and replacement are extremely difficult and reliability is imperative
/R	SEM <sup>*</sup> Inspection and Condition B Precap Visual Inspection	Missiles	
/M	Condition B Precap Visual Inspection	Military and Industrial	For general applications

\*SEM - Scanning Electron Microscope Inspection per NASA Specification GSFC-S-311-P-12

▲ For details on Condition A and Condition B Precap Visual Inspection, refer to MIL-STD-883 Method 2010.1

Lot acceptance testing for chips is available on a custom basis

meet guaranteed limits. The prime factor is LTPD (Lot-Tolerance-Per Cent-Defective); the referenced numbers specify the required sample size. Again, for special tests of temperature extremes and dynamic (ac) tests, either small quantities are tested, or high-reliability test data are used as judgment information.

Table 5-6 lists pre-burn-in and post-burn-in tests and delta limits for critical device parameters.

Group B and C testing is similar to that of MIL-STD-883 for all COS/MOS product series. The purpose of Group B and C tests is to show quality conformance of the product being manufactured over specific periods of time. Tables 5-7 and 5-8 present the ten subgroup tests referenced to MIL-STD-883, the test conditions, and acceptance criteria for all high-reliability COS/MOS products.



circuits processed in accordance with MIL-STD-883.

92CL-24949

Test	Conditions	MIL-9	STD-883		RCA Se	reenir	g Level	s*	
1631	Conditions	Method	Conditions	/1N	/1R	/1	/2	/3	/4
SEM Inspection	NASA Per GSFC-S-311-P-12	-	-	х	х	-			-
Precap Visual	-	2010.1	А	х	-	-		-	-
Precap Visual	— .	2010.1	В		x	. <b>x</b>	x	x	Χ.
Preseal Bake	16 to 32 hrs at 200°C	-	-	х	х	х	х	x	X
Seal & Lot Identification	-	-	-	х	х	х	x	x	X
Stabilization Bake	48 hrs. at 150°C	1008	С	х	x	х	x	x	X
Thermal Shock	15 cycles	1011	С	х	x	х	x	-	-
Temperature Cycling	10 cycles	1010	с	×	х	х	<sup>×</sup> x	x	X
Mechanical Shock	5 pulses, Y <sub>1</sub> direction	2002	В	х	x	х	×x	-	-
Centrifuge	Y <sub>2</sub> , Y <sub>1</sub> direction	2001	E	х	x	<b>X</b> '	x	-	-
	Y <sub>1</sub> direction only	2001	E	~	-	-	-	X	X
Fine Leak	-	1014	A	х	x	х	x	X	X
Gross Leak	-	1014	С	х	×	х	x	X	X
Electrical Tests	See Note 1	-	-	х	x	х	х	X	-
Serialize	-	-	- '	х	x	х	x	-	-
Pre Burn-in Electrical	See Note 2	-	-	х	x	x	х	-	-
Burn-in	240 hours	1015	B, D or E	х	×	x	x	-	-
	168 hours	1015	B, D or E		-	-	-	X	·—
Post Burn in Electrical	Delta Requirements	-	-	х	x	х	x	-	-

#### Table 5-3- Description of Total Lot Screening (X = 100% Testing) (cont'd)

Test	Conditions	MIL-	MIL-STD-883			RCA Screening Levels*				
	Conditions	Method	Conditions	/1N	/1R	/1	/2	/3	/4	
Final Electrical a) 25°C b) -55 and +125°C	see Table 4 see Table 4			- × ×	- x x	- x x	- X X	- x x	– X S	
Radiographic Inspection	1 view	2012	-	х	x	x	-	_	-	
External Visual	_	2009	-	х	x	x	х	x	х	

Note 1: See specific type Slash (/) Series type data bulletin for test conditions and limits

• RCA screening level /5 consists of a 168-hour burn-in screen performed on standard commercial product. The ambient test temperature is the maximum possible without exceeding device thermal ratings. After burn-in, /5 devices meet all of the electrical requirements specified in the appropriate commercial data bulletinn, Reference: RCA DATABOOK SSD-201.

#### Table 5-4--- Final Electrical Tests

		TEST CRITERIA					
TEMPERATURE (T <sub>A</sub> )	TEST	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4			
+25°C	Selected Static Parameters	100%	100%	100%			
+125°C	Selected Static Parameters	100%	100%	-			
-55°C	Selected Static Parameters	100%	100%	-			
+25°C	Selected Dynamic Parameters	100%	100%				

#### Table 5-5— Group A Electrical Sampling Inspection

			LTPD				
SUBGROUP	TEST	CONDITION	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4		
1	Selected Static Parameters	T <sub>A</sub> = +25°C	5	5	5		
2	Selected Static Parameters	T <sub>A</sub> = +125°C	5	7	10		
3	Selected Static Parameters	T <sub>A</sub> = -55°C	5	7	10		
4	Selected Dynamic Parameters	T <sub>A</sub> = +25°C	5	5	5		

#### Table 5-6--- Pre and Post Burn-in Electrical Tests and Delta Limits (TA = 25°C)

CRITICAL PARAMETERS (at V <sub>DD</sub> = 10 V)	SYMBOLS	S LIMIT VALUES: For specific CD4000A Series Types and correspondin △ limits for High-Reliability Versions *							onding		
	Total IL(max)	0.1	0.5	1	2	5	10	15	25	5 50	Unit μA
QUIESCENT DEVICE CURRENT	∆ار	0.05	0.2	0.3	0.5	1.0	1.3	1.5	2.	5 5.0	μA
THRESHOLD VOLTAGE: "N" Channel	ΔV <sub>TH</sub> "N"	•				-±0.:	3				v
"P" Channel	∆∨тн"Р"	+				- ±0.3	3			>	V
DEVICE DRAIN CURRENT: Total	Total IDS(min)	-0.1 -	0.5	0.5 - 2	2 -	5	5 - 10	10 - 2	5	25 - 50	mA
"N" Channel	∆IDS"N″	±0.	1	±0.5	±0.7	75	±1	±2		±5	mA
"P" Channel	∆IDS"P"	±0.	1	±0.5	±0.7	75	±1	±2		±5	mA

\* For example, if a specific CD4000A Series type has a maximum quiescent device current of 0.5  $\mu$ A at T<sub>A</sub> = 25°C, RCA will test to a  $\Delta$  limit of 0.2  $\mu$ A for the high-reliability version of that type. In a similar manner, if a type has a quiescent device current rating of 5  $\mu$ A, RCA will test to a  $\Delta$  limit of 1.0  $\mu$ A.

#### Table 5-7- Group B Environmental Sampling Inspection (Note 1)

			MIL-STD-883		LTPD	
SUBGROUP	TEST	REFERENCE	CONDITIONS	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4
1	Physical Dimensions	2008	Test Cond. A per applicable data sheet	10	15	20
2	Marking Permanency	2008	Test Cond. B per Par. 3.2.1		4 devices no failures	
	Visual and Mechanical	2008	Test Cond. B 10 X mag.		1 device no failure)	
	Bond Strength	2011	Test Cond. D 10 Devices minimum	5	15	20
3	Solderability	2003		10	15	15
. 4	Lead Fatigue	2004	Test Cond. B2 any 5 leads	10	15	15
	Fine Leak	1014	Test Cond. A			
	Gross Leak	1014	Test Cond. C			

Note 1: Group B tests are performed on each inspection lot per requirements of MIL-M-38510. Note 2: Operating life circuits are included in specific type high-reliability data bulletins.

Table 5-8 Group	o C Environmental Samplin	g Inspection (Note 1)

		Ν	AIL-STD-883	·· · ·	LTPD	
SUBGROUP	TEST	REFERENCE	CONDITIONS	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4
1	Thermal Shock Temperature Cycling Moisture Resistance Fine Leak	1011 1010 1004 1014	Test Cond. C Test Cond. C No Voltage Applied Test Cond. A	10	15	15
	Gross Leak Critical Post Tests – Note 3	1014	Test Cond. C	r 		
2	Mechanical Shock Vibration, Var. Freq. Constant Acceleration Fine Leak Gross Leak Critical Post Test – Note 3	2002 2007 2001 1014 1014	Test Cond. B, 0.5 ms Test Cond. A Test Cond. E Test Cond. A Test Cond. C	10	15	15
3	Salt Atmosphere	1009	Test Cond. A Omit Initial Conditioning	10	15	15
4	High Temp. Storage Critical Post Tests – Note 3	1008	Test Cond. C 1000 hours	7	7	7
5	Operating Life Çritical Post Tests – Notes 2	1005	T <sub>A</sub> = 125°C, 1000 hrs. Test Circuit (Note 2)	5	5	5.
6	Steady State Bias and 3 Critical Post Tests - Note 3	1015	Test Cond. A, 72 hrs. At T <sub>A</sub> = 150°C (Note 3)	7	-	-

Note 1: Group C tests are performed at 3-month intervals for reliability history.

Note 2: Operating life circuits are included in specific type highreliability data bulletins. Note 3: Static parameters and limits are shown in High-Reliability

Note 3: Static parameters and limits are shown in High-Reliability Devices DATABOOK SSD-207, and in specific type highreliability data bulletins. **Linear Integrated Circuits**—Table 5-9 is a general guide to parameters that are tested for broad classifications of RCA high-reliability linear integrated circuits.

For RCA levels 1 and 2 (Class A) devices, the Table indicates the typical parameters that are recorded before and after burn-in. A device is rejected for failure to comply with these limits. The column headed MAX  $\Delta$ shows the maximum change permitted in selected device parameters during burn-in. In installations where replacement is difficult or impossible, any readjustment to components for drifting is equally difficult or impossible.

For RCA level 3 (Class B) devices, only the minimum and/or maximum limits apply for burn-in. No values are recorded, and the tests are go/no-go.

RCA level 4 (Class C) devices are not subjected to burn-in.

#### Table 5-9— Pre- and Post-Burn-In Electrical-Test and Delta Limits for RCA High-Reliability Linear Integrated Circuits\* (Typical Parameters)

				Limits	5		
	Test	St	tandard		Premium		]
Symbol	Conditions	Min.	Max.	Min.	Max.	Max∆	Units
ance Amplifie	ers (Example: CA	43080A)					
V <sub>IO</sub>	I <sub>ABC</sub> = 500 mA**	-	5	-	2	±2	mV
<sup>I</sup> IO	I <sub>ABC</sub> = 500 mA**	-	0.5	-	0.5	±0.05	μA
li li	<sup>I</sup> ABC <sup>=</sup> 500 mA**	-	5	-	5	±0.25	μA
gm	<sup>1</sup> ABC <sup>=</sup> 500 mA**	6700	13000	7700	12000	±3000	μmho
ifiers (Examp	le: CA3015A)						
VIO	-	-	5	-	2	±1	mV
10	-		5	-	1.6	±1	μA
4	-		24	-	6	±1	μA
PD	No Load Output Shorted	110 320	240 600	110 320	240 600	±25 ±50	mW
	ifiers (Examp VIO II gm ifiers (Examp VIO IIO II	ance Amplifiers (Example: C/ V <sub>IO</sub> V <sub>IO</sub> I <sub>ABC</sub> = 500 mA** I <sub>I</sub> I <sub>ABC</sub> = 500 mA** I <sub>I</sub> I <sub>ABC</sub> = 500 mA** I <sub>I</sub> I <sub>ABC</sub> = 500 mA** iABC = 500 mA** ifiers (Example: CA3015A) V <sub>IO</sub> V <sub>IO</sub> I <sub>I</sub> V <sub>IO</sub> - I <sub>I</sub> No Load Output	Test Conditions         Min.           ance Amplifiers (Example: CA3080A)         VIO         IABC = 500 mA**         -           I1O         IABC = 500 mA**         -         -           I1O         IABC = 500 mA**         -         -           I1         IABC = 500 mA**         -         -           I1         IABC = 500 mA**         -         -           I1         IABC = 500 mA**         6700         -           I1         IABC = 500 mA**         6700         -           II         IABC = 500 mA**         -         -           II         IABC = 500 mA**         -         -           II         IABC = 500 mA**         -         -           II         -         -         -           IIIO         -         -         -           IIIO         -         -         -           III         -         -         -           PD         No Load         110         0utput         320	Symbol         Conditions         Min.         Max.           ance Amplifiers (Example: CA3080A)           V <sub>10</sub> $I_{ABC} = \\ 500 \text{ mA}^{**} \\ I_{10}$ $-$ 5 $I_{10}$ $I_{ABC} = \\ 500 \text{ mA}^{**} \\ S00 \text{ mA}^{**} \\ gm \\ I_{ABC} = \\ 500 \text{ mA}^{**} \\ gm \\ I_{ABC} = \\ 500 \text{ mA}^{**} \\ gm \\ I_{ABC} = \\ 6700 \\ 13000 \\ 500 \text{ mA}^{**} \\ 6700 \\ 13000 \\ 500 \\ 100 \\ 240 \\ 000$	$\begin{tabular}{ c c c c } \hline Symbol & Test & Standard & Min. & Max. & Min. \\ \hline Symbol & Conditions & Min. & Max. & Min. \\ \hline ance Amplifiers (Example: CA3080A) & & & \\ \hline V_{IO} & I_{ABC} = & - & 5 & - \\ I_{IO} & I_{ABC} = & - & 0.5 & - \\ I_{IO} & I_{ABC} = & - & 5. & - \\ I_{II} & I_{ABC} = & - & 5. & - \\ gm & I_{ABC} = & 6700 & 13000 & 7700 \\ gm & I_{ABC} = & 6700 & 13000 & 7700 \\ fiers (Example: CA3015A) & & & \\ \hline V_{IO} & - & - & 5 & - \\ I_{IO} & - & - & 5 & - \\ I_{IO} & - & - & 5 & - \\ I_{IO} & - & - & 24 & - \\ P_{D} & No Load & 110 & 240 & 110 \\ Output & 320 & 600 & 320 \\ \hline \end{tabular}$	Test Conditions         Min.         Max.         Min.         Max.           ance Amplifiers (Example: CA3080A) $V_{IO}$ $I_{ABC} = 500 \text{ mA}^{**}$ $ 5$ $ 2$ $I_{IO}$ $I_{ABC} = 500 \text{ mA}^{**}$ $ 5$ $ 2$ $I_{IO}$ $I_{ABC} = 500 \text{ mA}^{**}$ $ 5$ $ 0.5$ $I_{IO}$ $I_{ABC} = 500 \text{ mA}^{**}$ $ 5$ $ 5$ $gm$ $I_{ABC} = 500 \text{ mA}^{**}$ $ 5$ $ 5$ $gm$ $I_{ABC} = 500 \text{ mA}^{**}$ $6700$ $13000$ $7700$ $12000$ ifiers (Example: CA3015A) $ 5$ $ 2$ $ V_{IO}$ $  5$ $ 2$ $I_{IO}$ $  5$ $ 2$ $I_{IO}$ $  5$ $ 2$ $I_{IO}$ $  5$ $ 1.6$ $I_{IO}$ <	$ \begin{array}{ c c c c c } \hline & & & & & & & & & & & & & & & & & & $

**OPERATIONAL AMPLIFIERS** 

#### DIFFERENTIAL AMPLIFIERS (Example: CA3028B)

			Limits		
Characteristics	Symbol	Min.	Max.	Max∆	Units
Input Bias Current	I <sub>I</sub>	-	80	±8	μΑ
Input Offset Voltage	v <sub>io</sub>	-	5	±2	mV
Quiescent Operating Current (I <sub>Q</sub> )	I <sub>6</sub> or I <sub>8</sub>	2.5	4	±0.4	mA
Input Current (term. 7)	1 <sub>7</sub>	1	2.1	±0.2	mA
Device Dissipation	PD	120	220	±24	mW

#### Table 4-9 — Pre- and Post-Burn-In Electrical-Test and Delta Limits for RCA High-Reliability Linear Integrated Circuits' (Typical Parameters) (Continued)

		Test		Limits		
Characteristics	Symbol	Conditions	Min.	Max.	Max∆	Units
Diode Arrays (Example: CA30)	39)					
Forward Voltage Drop	V <sub>F</sub> (Any Diode)	I <sub>F</sub> = 0.2 ma		720	±10	mV
Forward Voltage Drop	V <sub>F</sub> (Any Diode)	I <sub>F</sub> = 1 ma		780	±10	mV
Forward Voltage Drop	V <sub>F</sub> (Any Diode)	I <sub>F</sub> = 20 ma		950	±10	mV
Transistor Arrays (Example: CA	A3018A)					
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	I <sub>E</sub> = 10 μa I <sub>C</sub> = 0	5		±0.5	V
Collector-Cutoff Current	ICEO	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0	r.	0.5	±0.15	μA
Input Current	ц	I <sub>C</sub> = 1 ma, V <sub>CE</sub> = 3 V	5	25	±3	μΑ
Base-to-Emitter Voltage	V <sub>BE</sub>	I <sub>C</sub> = 1 ma, V <sub>CE</sub> = 3 V	0.6	0.8	±0.10	v

DEVICE APPAVE

\* Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests and delta limits. Level %3 requires pre-burn-in electrical tests only. \*\* Programming Current

# MIL-M-38510 Requirements for High-Reliability COS/MOS Integrated Circuits

Since 1970, RCA has been working closely with various aerospace and military agencies to qualify and provide COS/MOS devices to MIL-M-38510 specifications. Among these agencies are the NASA Goddard Space Flight Center, NASA Marshall Space Flight Center, NASA Headquarters Center in Washington, Rome Air Development Center, and the Defense Electronic Supply Center (DESC) at Dayton, a branch of the Defense Supply Agency.

MIL-M-38510 is the general specification for integrated circuits and the top document for MIL-STD-883. This general specification, introduced a year after MIL-STD-883 was in existence, adds a number of quality constraints not included in MIL-STD-883, which is a specification of test methods, procedures, and screening tests. Parts are provided to MIL-M-38510 under a series of /050 numbers of which nine are in existence. These nine numbers cover twenty-seven COS/MOS types. Parts meet requirements similar to those of Classes A, B, and C of MIL-STD-883, Method 5004 screening, except that additional requirements, including more test conditions and tightened limits, are imposed. The additional criteria for each class of product are designated by an X in Table 5-10. Also provided in MIL-M-38510 tests are PDA's (Per-Cent Defective Allowed) of 10 per cent for the three burn-in operations performed on Class-A product, and 10 per cent for the one burn-in of Class-B product. Table 5-11 provides a list of the COS/MOS devices for which MIL-M-38510 /050-number specification sheets have been written.

Table 5-10 – MIL-M-38510 requirements in addition to those of MIL-STD-883

Requirements	Class A	Class B	Class C
Product assurance plan	x	x	х
Manufacturing Certification	x	x	x
Line certification	x		
SEM inspection GSFC-S-311-P-12	x		
Radiographic NHB5300.4(3E)	x		
Two bias burn-in 36 hrs	X		-
Tighter DC electrical	x	X	x
Tighter AC electrical	x	×	х

Table 5-11 - COS/MOS devices for which specification sheets have been written.

Detailed Electrical Specification, MIL-M-38510	Device Covered			
MIL-M-38510/050				
01	CD4011A			
02	CD4012A			
03	CD4023A			
MIL-M-38510/051				
01	CD4013A			
02	CD4027A			
MIL-M-38510/052				
01	CD4000A			
02	CD4001A			
03	CD4002A			
04	CD4025A			
MIL-M-38510/053				
01	CD4007A			
02	CD4019A			
MIL-M-38510/054				
01	CD4008A			
No other detailed electrical specifications have been de- fined by NASA or military agencies at this time. RCA plans to qualify most of the COS/MOS product line in the future.				

Fig. 5-5 shows a product-flow diagram for RCA COS/MOS integrated circuits processed in accordance with MIL-M-38510.

Detailed Electrical Specification, MIL-M-38510	Device Covered
MIL-M-38510/055	
01	CD4009A
02	CD4010A
03	CD4049A
04	CD4050A
MIL-M-38510/056	
01	CD4017A
02	CD4018A
03	CD4020A
04	CD4022A
05	CD4024A
MIL-M-38510/057	
01	CD4006A
02	CD4014A
03	CD4015A
04	CD4021A
05	CD4031A
MIL-M-38510/058	
01	CD4016A

Table 5-12 compares the general processing requirements for COS/MOS integrated circuits of MIL-STD -883 and MIL-M-38510, and Table 5-13 compares



Fig. 5-5- Product flow diagram for RCA high-reliability COS/MOS integrated circuits processed in accordance with MIL-M-38510.

#### Table 5-12 — Comparison of MIL-STD-883 and MIL-M-38510 Processing and Screening Requirements for RCA High-Reliability COS/MOS Integrated Circuits.

	MIL-STD-883 METHOD		RCA MIL-STD-883 LEVEL		MIL-M-38510 CLASS					
		1N	1R	1	2	3	4	Α	В	С
• Wafer										
SEM Inspection	GSFC-S-311-P-12*	X	X	-	-	-	-	X	-	-
<ul> <li>Assembly</li> </ul>								1.1		
Precap Visual (Cond. A)	2010.1A	x	-	_	- 1		_	x	-	-
Precap Visual (Cond. B)	2010.1B	-	x	X	x	l x	x	-	x	x
Preconditioning				· · · ·						
Thermal Shock	1011C	x	x	x						
Temperature Cycle	1011C	x x	Îx	x	X			X	x	x
Mechanical Shock	2002B	Î Â	Â	Â	Â		<u>^</u>	x	<u>^</u>	
Centrifuge Y1	2002B 2001E	<b> </b>	_	2	<u>^</u>	x	x		x	x
Centrifuge Y1 & Y2	2001E 2001E	x	x	x	x		<u> </u>	×	1	
Fine Leak	2001E 1014A	Â	x	x	x x		x	x x		
Gross Leak	1014A 1014C	x x	x x	x	x x	Â	x	X	x	x
Gloss Leak	10140	1	^	^	^	^	^	<b>^</b>	^	
<ul> <li>Test and Burn-In</li> </ul>					1					
Initial Test	×	X	X	X	X	X	- •	X	X	-
Serialize		X	X	X	X	-	-	X	-	-
Bias Burn-In,		-	-	-	- 1	-	-	X	-	-
Two 36-Hr. Deltas		[					1		[	1
Operating Burn-In,	1015D, E	X	X	X	X	-	· -	X	-	-
240-Hr. Deltas									•	
Operating Burn-In 168 Hrs.	1015D, E	-	-	-	-	х	- 1	-	X	1 -
Final Electrical DC 25°C		X	X	X	X	X	X	x	X	X
Final Electrical AC 25°C		X	X	x	X	X	S	X	X	s
Final Electrical DC –55°C		X	X	X	X	X	S	X	X	S
Final Electrical AC – 55°C		-	-	-	-	-	-	s	s	s
Final Electrical DC +125°C		X	X	X	X	X	s	X	X	S
Final Electrical AC +125°C		-	-	-	-	-	-	S	S	s
<ul> <li>X-ray Inspection</li> </ul>										
One View	2012	x	l x	x	_	-		_	_	-
Two Views	NHB53004(3E)*	-	-	_	_	_	-	x	-	-

S = Sample X = 100% Testing - = Not Performed \*These specifications, developed by NASA, are required by MIL-M-38510.

the detailed screening requirements of these specifications for Class A COS/MOS integrated circuits.

In the processing of high-reliability COS/MOS integrated circuits, the wafer processing and metallization steps, the wafer finishing operations, and the wafer testing are the same as for standard-product COS/MOS devices. The major difference is that, for Class A parts, an SEM inspection step is inserted after the wafer processing and metallization, as shown in Fig. 5-6. After these four basic operations are completed, the tested wafer is subjected to the special high-reliability processing. As shown in Fig. 5-7, thirty-five additional processing and screening operations are required for Class A COS/MOS parts.



Fig. 5-7- COS/MOS High-Reliability Flow Chart for Flat Pack MIL-M-38510 Class A Devices.

Table 5-13— Comparison of MIL-STD-883 and MIL-M-38510 Detailed Screening Requirements for RCA Level /1N COS/MOS Devices

SCREENING PROCEDURES	RCA LEVEL /1N (PER MIL-STD-883)	CLASS A MIL-M-38510
1. SEM Inspection	Yes	Yes
2. Visual, Precap	2010.1 Cond. A	2010.1 Cond. A
3. Pre-conditioning	MIL-STD-883	MIL-STD-883
4. Bias Burn-in High	None	36 hrs @ 150°C, ∆ <sup>(2)</sup> PDA <sup>(1)</sup>
5. Bias Burn-in Low	None	36 hrs @ 150°C, ∆ <sup>(2)</sup> 5%
6. Operating Burn-in 240 hrs @ 125°C	Cirteria 10% Lot Reject Max; If Exceeded, Repeat Allowed	PDA 5% Max; if over 5% Reject Entire Lot $\Delta^{(2)}$
7. DC Elect. Tests	Measurements on Selected Inputs and Outputs	Measurements on all Inputs and Outputs
8. DC Test-Limit Resolution	50 nA Minimum; 10 mV Minimum	1 nA Minimum; 1 mV Minimum
9. AC Dynamic Tests	Measurements on Selected Inputs and Outputs	Measurements on all Inputs and Outputs
10. AC Test Limits	At 15-pF Load	AT 50-pF Load
11. Radiographic	View in One Dimension	View in Two Dimensions
12. Parts Qualification Requirement		9 Detailed Electrical Specifications
13. Group B and C Qualification Conformance	10 Generic Families for 50 COS/MOS Types	9 Generic Families for 27 COS/MOS Types

(1)PDA = Per-Cent Defective Allowable

#### COS/MOS Life-Test Data

Table 5-14 provides a summary of Group B 125°C operating-life data for 1972 on RCA high-reliability COS/MOS integrated circuits processed in accordance with MIL-STD-883. These high-reliability COS/MOS devices were processed to meet RCA level /2 require-

#### Table 5-14— Operating-Life Data on RCA High-Reliability COS/MOS Integrated Circuits.

Device Tested:	1,122 from the CD4000A Family		
Specification:	High-reliability per RCA COS/MOS Reliability Report RIC-102 (MIL-STD-883, METHOD 5004)		
Test Hours:	1,000 hours each device <sup>**</sup>		
Total Device Hours:	1,055,372 hours		
Inoperable Failures:	Zero		
125°C Failure Rate =	0.086%/1000 hours } At 60%		
MTTF =	1,150,000 hours } Confidence		
55°C Failure Rate* =	0.0126%/1000 hours At 60%		
MTTF =	7,900,000 hours confidence		
25°C Failure Rate =	0.0037%/1000 hours } At 60%		
MTTF =	26,800,000 hours } Confidence		

\*Actual tests conducted at 125°C. Failure rates derived for a 55°C operating temperature were obtained using acceleration factors of 6.8 and 23 for the 25°C operating temperature.

Acceleration factors were obtained from Report AD 614103, "Reliability of Integrated Circuits used in Missile Systems", Clearing House for Federal Scientific and Technical Information.

\*\*231 units had less than 1000 hours.

(2)∆ = Delta Variables, Data Required

Table 5-15 shows long-life reliability data for RCA of the life capability of 1972 shipments of RCA high-reliability COS/MOS integrated circuits.

Table 4-15 shows long-life reliability data for RCA high-reliability COS/MOS integrated circuits that have

Table 5-15— Long Life Reliability Data on RCA COS/MOS integrated Circuits (Data obtained from 75 CD4001A Integrated circuits tested at 125°C in a ring-counter application.)

Specification:	RCA commercial, full military- temperature range (–55°C to +125°C) per RCA COS/MOS Reliability Report RIC-101A		
Test Hours:	24,000 hours (AS OF MAY 1973)		
Total Device Hours:	1,784,000 hours <sup>**</sup>		
Inoperable Failures:	Zero		
125°C Failure Rate =	0.051%/1000 hours } At 60%		
MTTF =	1,940,000 hours } confidence		
55°C Failure Rate* =	0.0075%/1000 hours At 60%		
MTTF =	13,300,000 hours confidence		
25°C Failure Rate* =	0.0022%/1000 hours At 60%		
MTTF =	46,000,000 hours confidence		

Notes:

\*Actual tests conducted at 125°C. Failure rates derived for a 55°C operating temperature were obtained using acceleration factors of 6.8 and 23 for the 25°C operating temperature.

Acceleration factors were obtained from Report AD 614103, "Reliability of Integrated Circuits used in Missile Systems", Clearing House for Federal Scientific and Technical Information.

\*\*Two parts were destroyed at the 16,000-hour point as a result of operator error. Only 73 parts, therefore, were operated to 24,000 hours. been operating continuously since 1970 in a ring-counter application that exercises the circuits in a functional mode. The data obtained from this test, which is still underway, indicate the long-term reliability of RCA COS/MOS integrated circuits.

#### **High-Reliability Terms and Definitions**

- MIL-STD-883 Military Standard for Test Methods, Microelectronics. This standard defines the best methods used to achieve three classes of reliability: Class A, Class B, and Class C. This specification defines standard test methods and procedures for highreliability testing and processing.
- Class AThe highest reliability category or<br/>level. RCA levels /1 and /2 follow883)MIL-STD-883 Class A; level /2 is the<br/>same as level /1 with the exception that<br/>X-ray inspection is omitted.
- Class BThe intermediate reliability category(MIL-STD-<br/>883)The intermediate reliability category<br/>or level. This class is the most widely<br/>used. RCA level /3 corresponds to<br/>MIL-STD-883, Class B.
- Class CThe lowest reliability category or<br/>level. RCA level /4 follows883)MIL-STD-883, Class C. Level /4 or<br/>Class C parts have no burn-in.
- MIL-M-38510 Military Standard for Microelectronics or Integrated Circuits, first issued in 1969. MIL-M-38510 also defines three classes of reliability, Class A, Class B, and Class C, which are patterned after the MIL-STD-883 format. The MIL-M-38510 requirements differ from the MIL-STD-883 requirements in two significant ways.

MIL-M-38510 has detailed electrical specifications, or "slash sheets".

M1L-M-38510 requires Manufacturer's Certification for Class B and C devices and both Manufacturer's and Line Certification for Class A devices. Although the general specification has been available since 1969, the detailed electrical specifications have just recently been issued for various technologies, including COS/MOS.

The general specification includes basic material, such as definition of

classes and general requirements common to all slash sheets.

Slash Sheets Detailed electrical specifications that define exact test conditions and limits. Approved parts are shipped against exact nomenclature specified in the specification. The term slash sheet is derived from the fact that the part number is MIL-M-38510/XXXXX, or ``MIL-M-38510 SLASH XXXXX``.

> Slash sheets must have a governmental sponsor. The COS/MOS sponsor is NASA, who has developed the detailed specifications for nine generic families that include 27 COS/MOS circuits.

MIL-M-38510 specification requires that the supplier's Product-Assurance Program Requirements are being adhered to. This certification is conducted by DESC (Defense Electronic Supply Center) and is one of the prerequisites for qualification approval.

Manufactur-

ing Certifica-

tion (Appen-

Certification

dix A)

Line

OPL

(General

Interim

for

Definition)

Qualification

MIL-M-38510

or Part-II Qual

This certification is conducted by NASA to insure that the requirements of NHB 5300.4 (3C) "Line Certification Requirements for Microcircuits" are being adhered to. Line certification is one of the prerequisites for obtaining Class A qualification approval.

Qualified Parts List. High-reliability users often develop a QPL which tells designers within the company which parts are qualified and can be used.

Before any supplier is fully qualified to supply a part, it is possible to obtain Interim Qualifications. Interim, or Part-II, Qualification is obtained by receiving Manufacturing Certification (and Line Certification for Class A parts) and submitting a sample of tested parts with data. It is not necessary to go through the entire processing and burn-in cycle to obtain Interim Qualification. (RCA has received Part II Qualification for a number of COS/MOS circuits.) When any supplier receives Final Qualification (i.e., submits approved parts that have received the complete processing and testing per the slash sheet), Interim, Part II, Qualification

Final Qualification or QPL 1 for MIL-M-38510 SEM Specification GSFC- S-311-P12 PDA Condition B Visual	for that part is withdrawn, and only fully qualified parts can be supplied against the specification. Final Qualification is obtained when all requirements of both the general and detailed specifications are met. Scanning Electron Microscope. SEM inspection is a requirement for MIL-M-38510 Class A parts. (RCA has SEM facilities at both the Some- rville, N.J., and Findlay, Ohio, loca- tions.) SEM inspection procedure including accept-reject criteria. This specification was written by NASA Goddard Space Flight Center and is the industry standard. Per-Cent Defective Allowed. If this per cent is exceeded, a lot fails. This term usually applies to burn-in. Refers to MIL-STD-883, Method 2010.1, Precap Inspection. Used for RCA 883/1, 2, 3, 4 and MIL-M-38510 Class B and C parts.	Group C Tests	MIL-STD-883, Method 5005. The tests include: Physical dimensions Marking permanency Visual and mechanical Bond strength Solderability Lead fatigue Hermeticity These tests are designed to test both the mechanical and electrical charac- teristics of the packaged device as an indicator of long-term stability. The tests, which are conducted in accor- dance with MIL-STD-883, Method 5005, include: Thermal shock Temperature cycling Moisture resistance Mechanical shock Vibration, variable-frequency Constant acceleration Salt atmosphere High-temperature storage Operating life test Steady-state reverse bias
Condition A Visual	Used for MIL-M-38510, Class A parts. The criteria for metallization, foreign matter, oxide and diffusion faults, and bonding is considerably tighter than Condition B. Condition A Visual is a requirement for MIL-M-38510 Class A parts.	Delta Tests or Limits MTTF or MTBF	Refers to specifications that define the maximum shift of key parameters during burn-in. MTTF — Mean Time to Failure MTBF — Mean Time between Fail- ure Both terms are interchangeable and define reliability. Reciprocal of failure
Group A Tests Group B Tests	Quality audit of test parameters prior to shipment to the warehouse, in accor- dance with MIL-STD-883, Method 5005. These tests are designed to test the mechanical quality of the packaged devices in accordance with	LTPD	Lot Tolerance Per Cent Defective- sampling-plan term. An LTPD of 5 means that a lot 5-per-cent bad will pass incoming inspection only 10% of the time.



# **Linear Integrated Circuits**

**Monolithic Silicon** 

## High-Reliability Slash (/) Series CA101/ . . ., CA101A/ . . .



### High-Reliability Operational Amplifiers

For Applications in Aerospace, Military and Critical Industrial Equipment

Features:

- Short-circuit protection and latch-free operation
  - Unity-gain phase compensation with a single 30-pF capacitor

	CA101	CA101A	
$\left. \begin{array}{c} \text{Max. V}_{\text{IO}} \\ \text{Max. I}_{\text{IO}} \\ \text{Min. AOL} \end{array} \right\} \begin{array}{c} \text{T}_{\text{A}} = \\ 25^{\circ}\text{C} \end{array}$	5	2	mV
	200	10	nA
	50	50	V/mV
TA Range	-55 to	-55 to	°C
(Operating)	+125	+125	
Slew Rate (Summing ampl.)	_	10	V/µs

The RCA-CA101, CA101A, "Slash" (/) Series are highreliability general-purpose, high-gain operational amplifiers intended for applications in aerospace, military and industrial equipment. They are electrically and mechanically identical with the standard types CA101, CA101A described in Data Bulletin File No. 786 but are specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

These types, which are externally phase compensated, permit a choice of operation for optimum high-frequency performance at a selected gain; unity-gain compensation can be obtained with a single 30-pF capacitor.

Type CA101A has all the desirable features and characteristics of the CA101 plus superior input-offset characteristics, and improved noise performance

The packaged types can be supplied to screening levels - /1N, /1R, /1, /2, /3, and /4 - which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels - /M, /N, and /R.

These screening levels and detailed information on test methods, procedures and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883".

The CA101 and CA101A are supplied in either the standard 8-lead TO-5 package (T suffix), in the 8-lead TO-5 dual-in-line formed-lead "DIL-CAN" package (S suffix), or in chip form (H suffix).

The CA101T, S, and CA101AT, AS are direct replacements for industry types 101 and 101A in packages with similar terminal arrangements.

#### Applications:

- Long-interval integrator
- Timers
- Sample and hold circuits
- Summing amplifiers
- Multivibrators
- Comparators
- Instrumentation
- AC/DC converters
- Inverting amplifiers
- Sine- & square-wave generators
- Capacitance multipliers & simulated inductors



Fig. 1-Functional diagram.

#### Maximum Ratings, Absolute-Maximum Values at TA = 25°C

DC SUPPLY VOLTAGE (between V <sup>+</sup> and V <sup></sup> terminals):	
CA101, CA101A	4 V
DC INPUT VOLTAGE	
(For supply voltage less than ±15 V, the	
Input Voltage rating is equal to the DC Supply Voltage)	
DIFFERENTIAL INPUT VOLTAGE	0 V
OUTPUT SHORT-CIRCUIT DURATION Indefinite	
DEVICE DISSIPATION:	
Up to T <sub>A</sub> = 75°C	) mW
Up to T <sub>A</sub> = 75°C	3.67 mW/°C
AMBIENT TEMPERATURE RANGE:	
Operating-	
CA101, CA101A	5 to +125°C
Storage (All types)	5 to +150 C
LEAD TEMPERATURE (During Soldering):	
At a distance 1/16" ±1/32 (1.59 ±0.79 mm)	
from case for 10 seconds max.	+265°C

\* At  $T_A \le 70^{\circ}$ C and  $T_C \le 125^{\circ}$ C (CA101);  $T_A \le 75^{\circ}$ C and  $T_C \le 125^{\circ}$ C (CA101A)



Fig. 2-Schematic diagram.

#### ELECTRICAL CHARACTERISTICS

For Design Guidance Only

		TEST CON	DITIONS	LIN	1ITS	
CHARACTERISTIC	SYMBOL	Supply Voltage (V±) = 5 to 15 V		СА101 Тур.	CA101A Typ.	UNITS
Input Offset Voltage	VIO	T <sub>A</sub> = 25°C	$R_S \le 10k\Omega$ $R_S \le 50k\Omega$	1 -	0.7	mV
Average Temperature Coefficient of Input Offset Voltage	αViO	T <sub>A</sub> = -55 to _ +125 <sup>o</sup> C	$\frac{R_{S} \leq 10 k\Omega}{R_{S} \leq 50\Omega}$	6 3 -	_ 	μV/°C
Average Temperature Coefficient of Input Offset Current	αIIO	-55°C to+25°C +25°C to +125°C			0.02 0.01	nA/°C
Input Offset Current	<sup>I</sup> IO	T <sub>A</sub> = 25°C		40	1.5	nA
Input Bias Current	IIB	TA = 25°0	5	0.12	0.03	μA
Supply Current	۱±	T <sub>A</sub> = 25°C T <sub>A</sub> = 125°C	$V^{\pm} = 20V$ $V^{\pm} = 20V$	1.8 1.2	<u>1.8</u> 1.2	mA
Open-Loop Differen- tial Voltage Gain	AOL	T <sub>A</sub> = 25°C V <sub>O</sub> = ±10V	V <sup>±</sup> = 15V R <sub>L</sub> ≥ 2kΩ	160	160	V/mV
Input Resistance	Rj	T <sub>A</sub> = 25°C		0.8	4	MΩ
Output Voltage Swing	VOPP	V <sup>±</sup> = 15V V <sup>±</sup> = 15V	$R_L = 10k\Omega$ $R_L = 2k\Omega$	±14 ±13	±14 ±13	V
Common-Mode Rejection Ratio	CMRR	T <sub>A</sub> = -55 to +125°C	R <sub>S</sub> ≤ 10kΩ R <sub>S</sub> ≤ 50kΩ	90 -	- 96	dB
Supply-Voltage Rejection Ratio	PSRR	T <sub>A</sub> = -55 to +125 <sup>o</sup> C	$\frac{R_{S} \leq 10k\Omega}{R_{S} \leq 50k\Omega}$	90 	 96	dB

Table I. Pre Burn-In and Post Burn-In Electrical Tests and Delta Limits\*

ELECTRICAL CHARACTER	RISTICS, At $T_A = 25^{\circ}C_A$	$V^{+} = +15V, V^{-} = -15V$

CHARACTERISTIC	SYMBOL	TEST CON	DITIONS	MIN.	MAX.	MAX.∆	UNITS
Input Offset Voltage		$R_S \le 10k\Omega$	CA101	-	5	±1	mV
	VIO	$R_S \leq 50 k \Omega$	CA101A	-	2	±0.5	
Input Offset Current			CA101	-	200	±20	- 0
	10		CA101A	-	10	±2	nA
Input Bias Current			CA101	-	500	±50	
	11		CA101A	-	75	±8	nA

\* Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 19.

		TEST CON	DITIONS						LIM	ITS						
		Supply Voltage (V <sup>±</sup> ) = 15V unless other-		CA101			CA101A				1					
CHARACTERISTIC	SYMBOL			MINIMUM MAXIMUM				MA	MUMIXAN		UNITS					
·		wise specifi	ed	-55	+25	+125	-55	+25	+125	-55	+25	+125	-55	+25	+125	
Input Offset Voltage	Vio		R <sub>S</sub> ≪10kΩ	_	_	_	6	5	6	-	-	_	_	_	-	mV
			R <sub>S</sub> ≪50kΩ	-	-		-	-	-	-	-	-	3	2	3	
Average Temperature Coefficient of Input Offset Voltage	αVIO		RS≪50Ω	-	-	-	-	-	-	-	-	-	-	15		μV/°C
Average Temperature	α110	-55°C to +	25°C	-	-	-	-	-	-	-		-	_	0.2		nA/°C
Coefficient of Input Offset Current		+25°C to +	125°C	-	-			-	-	-	-	-	-	0.1	-	
Input Offset Current	10			-	-	-	500	200	200	-	-	-	20	10	20	nA
Input Bias Current	I <sub>IB</sub>			-	-		1500	500	500	-	-	-	100	75	100	nA
Supply Current	۱±		V <sup>±</sup> = 20V	-	-		4	3	2.5	-	-	_	4	3.0	2.5	mA
Open-Loop Differen- tial Voltage Gain	AOL	V <sub>O</sub> = ±10V	RL≪2kΩ	25	50	25	-	-	-	25	50	25	-	-	-	V/mV
Input Resistance	RI			-	0.3	-	-	-	-	-	1.5	-	-	-	-	MΩ
Output Voltage	VOPP		$R_L = 10k\Omega$			±12	-	-	-		±12		-	-	-	V
Swing			$R_L = 2k\Omega$	±10	±10	±10	-	-	-	±10	±10	±10		-	-	
Common-Mode	VICR	V <sup>±</sup> = 15V		±12	±12	±12	-	-	-	-	1	-	-	-	-	V
Input-Voltage Range		V <sup>±</sup> = 20V		-	-	-	-	-	-	±15	±15	±15	-	-	-	
Common-Mode	CMRR		R <sub>S</sub> ≪10kΩ	70	70	70	-	-	-			-		-	-	dB
Rejection Ratio			Rs≪50kΩ	-	-	-	-	-		80	80	80	1	1	-	
Supply-Voltage	PSRR		Rs≪10kΩ	70	70	70	-	-	-	-	-	-	-	-	-	dB
Rejection Ratio			Rs≪50kΩ	-	-	-	-	-	-	80	80	80	-	1	1	

Table II. Final	Electrical	Tests and	Group	A Sampl	ing Inspection

Ambient temperature range  $T_A = -55$  to  $+125^{\circ}C$  unless otherwise specified.

Table III	Group	C Electrical	Characteristics	Sampling	Tests
-----------	-------	--------------	-----------------	----------	-------

	SPECIAL			LIM		
CHARACTERISTIC	SYMBOL	TEST CONE	DITIONS	MIN.	MAX.	UNITS
Input Offset Voltage		R <sub>S</sub> ≤10kΩ	CA101	-	5	
	VIO	$R_S \leq 50 k\Omega$	CA101A	-	2	mV
Input Offset Current			CA101	_	200	- 0
	10		CA101A	-	10	nA
Input Bias Current			CA101	-	500	- 1
	4		CA101A	-	75	nA
Large-Signal Voltage Gain	AOL	V <sub>O</sub> = ±10V R <sub>L</sub> = ≥ 2kΩ		50	-	V/mV

SUPPLY VOLTAGE (V=)=15 V +++++ ±15 VOLTAGE SWING (VOPP)---V An l **AMBIEN** BIAS CURRENT (I<sub>IB</sub>) 400 ±10 EMPERATURE c AMBIENT TEMPERATURE (TA)= .55 300 200 ±5 OUTPUT INPUT 25 ß =125°C 100 125 °C -----0 7.5 10 ±5 ±15 ±2 ÷ 12.5 17.5 20 15 SUPPLY VOLTAGE (V 1) - V OUTPUT CURRENT (IO)-mA 92C5-23987 9205-24002

TYPICAL STATIC CHARACTERISTICS

Fig. 3-Input bias current vs. supply voltage for CA101.



Fig. 5-Test circuit employing feedforward compensation.



Fig. 7-Inverter pulse response.

Fig. 4-Output characteristics for CA101, CA101A.



Fig. 6-Voltage gain and phase lag vs. frequency.



Fig. 8-Output voltage swing vs. frequency.

#### TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPE CA101A



Fig. 9-Common-mode rejection ratio vs. frequency for CA101A.



Fig. 11-Test circuit employing single-pole compensation.



Fig. 13-Voltage follower (VI, VO) pulse response.



Fig. 10-Voltage gain and phase lag vs. frequency.







Fig. 14-Supply voltage rejection ratio vs. frequency.

#### Single-Pole Compensation

TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPE CA101A

**Two-Pole Compensation** 



Fig. 15-Test circuit employing two-pole compensation.



Fig. 16-Voltage gain and phase lag vs. frequency.



Fig. 17-Voltage follower pulse response.



Fig. 18-Output voltage swing vs. frequency.



Fig. 19-Burn-in and operating life test circuit for CA101 and CA101A.

віом

íм

9205-24025



Fig. 21-Output voltage swing vs. frequency.





#### Lead Finish:





# **Linear Integrated Circuits**

**Monolithic Silicon** 

### High-Reliability Slash (/) Series CA107/...



# High-Reliability Operational Amplifiers

For Applications in Aerospace, Military, and Critical Industrial Equipment

- Low input current over temperature range (100 mA max)
- 30-pF on-chip capacitor provides internal frequency compensation

Feature Type	Max. VIO (mV)	Max. IJO (nA)	Max. I <sub>IB</sub> (nA)	Temp. Range (T <sub>A</sub> ) °C
CA107	3	20	100	-55 to +125

The RCA-CA107 "Slash" (/) Series type is a high-reliability linear integrated circuit operational amplifier intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA107A described in Data Bulletin File No. 785 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The CA107 features a 30-pF on-chip capacitor to provide internal frequency compensation. Low input current over temperature range (100 nA max.) for the CA107 make this type especially well suited for applications such as long interval timers and sample-and-hold circuits.

The packaged type can be supplied to six screening levels – /1N, /1R, /1, /2, /3, and /4 – which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels – /M, /N, and /R.

These screening levels and detailed information on test methods, procedures and test sequence are given in Reliability Report RIC202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883".

The CA107 is supplied in the standard 8-lead TO-5 style package ("T" suffix), the 8-lead TO-5 style with dual-in-line formed leads ("S" suffix), and in chip form ("H" suffix). It is a direct replacement for industry type 107 in packages with similar terminal arrangements.

#### Applications:

- Long-interval integrators
- Timers
- Sample-and-hold circuits
- Summing amplifiers
- Multivibrators



92CS-23982



Maximum Ratings, Absolute-Maximum Values at  $T_A = 25^{\circ}C$ :

DC SUPPLY VOLTAGE (Between V <sup>+</sup> and V <sup></sup> Terminals):	
CA107	44 V
DC INPUT VOLTAGE	±15 V
(For supply voltages less than $\pm 15$ V, the absolute maximum input voltage is equal to the supply voltage)	
DIFFERENTIAL INPUT VOLTAGE	±30 V
OUTPUT SHORT-CIRCUIT DURATION	Indefinite
DEVICE DISSIPATION UP TO $T_A = 70^{\circ}C$	500 mW
Above $T_A = 70^{\circ}C$ Derate linearly at	6.67 mW/°C
AMBIENT TEMPERATURE RANGE:	
Operating	
Storage	-65°C to +150°C
LEAD TEMPERATURE (During Soldering):	
At distance 1/16 ±1/32 inch (1.59 ±0.79 mm) from case for 10 seconds max.	+265 <sup>0</sup> C



Fig. 1-Schematic diagram of CA107.
#### ELECTRICAL CHARACTERISTICS For Design Guidance Only

		TEST CONDITIONS			
CHARACTERISTIC	SYMBOL	Supply Voltage (V <sup>±</sup> ) = 5 V to 15 V	TYPICAL VALUES	UNITS	
Input Offset Voltage	VIO	T <sub>A</sub> = 25°C, R <sub>S</sub> ≤ 50 kΩ	0.7	mV	
Average Temperature Coefficient of Input Offset Voltage	v <sub>io</sub>	–55 to +125 <sup>0</sup> C	3	μV/ºC	
Input Offset Current	10	T <sub>A</sub> = 25°C	1.5	nA	
Average Temperature Coefficient		+25 to +125°C	0.01	. 100	
of Input Offset Current	lio	-55 to +25°C	0.02	nA/ºC	
Input Bias Current	IIB	T <sub>A</sub> = 25°C	30	nA	
Supply Current	I‡	T <sub>A</sub> = +125°C, V <sup>±</sup> = 20 V	1.2	- mA	
Supply Current	1-	T <sub>A</sub> = 25°C, V <sup>±</sup> = 20 V,	1.8		
Orea Lasa Differential	<b>A</b> = :	<u> </u>		N/ N/	
Open-Loop Differential Voltage Gain	AOL	V <sup>±</sup> = 15 V, V <sub>O</sub> = ±10 V R <sub>L</sub> ≥ 2 kΩ, T <sub>A</sub> = 25°C	160	V/mV	
Input Resistance	RI	T <sub>A</sub> = 25°C	4	MΩ	
Output Voltage Swing	Vana	$V^{\pm} = 15 V, R_{L} = 10 k\Omega$	±14	v	
Output vonage Swilly	VOPP	$V^{\pm}$ = 15 V, R <sub>L</sub> = 2 k $\Omega$	±13	7 V	
Common-Mode Rejection Ratio	CMRR	$R_{S} \leq 50 \ k\Omega$	96	dB	
Supply-Voltage Rejection Ratio	PSRR	R <sub>S</sub> ≤ 50 kΩ	96	dB	

#### Table I. Pre Burn-in Electrical and Post Burn-in Electrical Tests, and Delta Limits \*

### ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$ , $V^+ = +15 V$ , $V^- = -15 V$

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LIMIT	s	UNITS
	0111202		MIN.	MAX.	MAX.△	0.0.10
Input Offset Voltage	VIO		-	2	±0.5	mV
Input Offset Current	li0		-	10	±2	nA
Input Bias Current	- H-		-	75	±8	nA

\* Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 4.

### CA107 Slash (/) Series \_\_\_\_\_

Table II Final Ele	ctrical Tests and (	Group A Samplin	a Inspection

		TEST CONDITIONS			LIM	ITS			
CHARACTERISTIC	SYMBOL	Supply Voltage (V±)	N	IINIMU	M	MA	XIMU	N	UNITS
		= 5 V to 15 V	-55	+25	+125	-55	+25	+125	
Input Offset Voltage	V <sub>IO</sub>	T <sub>A</sub> = 25°C, R <sub>S</sub> ≤50 kΩ	-	-	_	3	2	3	mV
Average Temperature Coefficient of Input Offset Voltage	aV <sub>IO</sub>		-	-	-	15	15	15	μV/°C
Input Offset Current	<sup>1</sup> 10		_	_	-	20	10	20	nA
Average Temperature Coefficient of Input Offset Current	al <sub>IO</sub>		-	-	-	0.2	-	0.1	nA/°C
Input Bias Current	<sup>I</sup> IВ		-	-	-	100	75	100	nA
Supply Current	۱±		_	-	-	4	3	2.5	mA
Open-Loop Differential Voltage Gain	A <sub>OL</sub>	V <sup>±</sup> = 15 V, V <sub>O</sub> = ±10V R <sub>L</sub> ≥2 kΩ, T <sub>A</sub> = 25°C	25	50	25	-	-	-	V/mV
Input Resistance	R	· · ·	-	1.5	-	-	-	-	MΩ
Output Voltage Swing	V <sub>OPP</sub>	$V^{\pm}$ = 15 V, R <sub>L</sub> = 10 k $\Omega$	±12	±12	±12	-	-	-	v
<i>i</i>		$V^{\pm}$ = 15 V, R <sub>L</sub> = 2 k $\Omega$	±10	±10	±10	-	-	-	].
Input Voltage Range	V <sub>ICR</sub>	V <sup>±</sup> ≈ 20 V	±15	±15	±15	-	-	-	v
Common-Mode Rejection Ratio	CMRR	R <sub>S</sub> ≪50 kΩ	80	80	80	-	-	-	dB
Supply-Voltage Rejection Ratio	PSRR	R <sub>S</sub> <b>≤50</b> kΩ	80	80	80	-	-	-	dB

#### Table III. Group C Electrical Characteristics Sampling Tests

		SPECIAL	LIN	NITS	
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Input Offset Voltage	VIO	-	-	3	mV
Input Offset Current	li0	-	_	15	• nA
Input Bias Current	11	-		85	nA
Large-Signal Voltage Gain	AOL	$V_0 = \pm 10 V$ $R_L = \ge 2k\Omega$	40	-	V/mV

٠

#### TYPICAL CHARACTERISTICS



Fig. 2-Open-loop differential voltage gain vs. frequency.







Fig. 3-Output voltage swing vs. output current.



Fig. 4-Burn-in and operating life test circuit.



### Linear Integrated Circuits Monolithic Silicon High-Reliability Slash (/) Series CA108/..., CA108A/...



### High-Reliability Precision Operational Amplifiers

For Applications in Aerospace, Military, and Critical Industrial Equipment

#### Features:

- Maximum input bias current 2 nA
- Maximum input offset current 0.2 nA
- Supply current of only 300 µA, even in saturation
- Maximum input offset voltage of 0.5 mV for "A" suffix types

The RCA-CA108 and CA108A Slash (/) Series types are uncompensated precision operational amplifiers using superbeta transistors and feature very low offset parameters, high input impedance, and defined drift rates with temperature change. They are intended for applications in aerospace, military, and industrial equipment. They are electrically and mechanically identical with the standard type CA108 Series described in Data Bulletin File No. 621 but are specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged type can be supplied to six screening levels – /1N, /1R, /1, /2, /3, and /4 – which correspond to MIL-STD-883 Classes A, B, and C. the chip version can be supplied to three screening levels – //M, /N, and /R. These screening levels and detailed information on test methods, procedures and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The "A" versions have all the desirable features and characteristics of their prototypes plus exceptionally low input offset voltage characteristics. The CA108, CA108A, are direct replacements for industry types 108 and 108A in packages with similar terminal arrangements. The CA108 and CA108A are supplied in standard 8-lead TO-5 packages, 8-lead TO-5 packages with dual-in-line formed leads ("DIL-CAN"), or in chip form (H suffix).

#### Applications:

- Instrumentation
- Summing amplifier
- Comparator
- Multivibrators
- Band-pass filters
  - Sample and hold



Fig. 1—Functional Diagram

ELECTRICAL CHARACTERISTICS, MAXIMUM VALUES AT T <sub>A</sub> = 25°C	CA108T CA108 CA108S CA108				
Input Offset Voltage (V <sub>IO</sub> )	2 mV 0.5 m				
Input Offset Current (I <sub>IO</sub> )	0.2 nA				
Input Bias Current (I <sub>IB</sub> )	2 r	hΑ			
Average Temperature Coefficient of Input Offset Voltage $(\Delta V_{10}/\Delta T)$	15 μV/°C 5 μV/°C				
Ambient Operating- Temperature Range	-55 to	+125°C			

Maximum Ratings, Absolute-Maximum Values at $T_A = 25^{\circ}C$		
DC SUPPLY VOLTAGE (Between V <sup>+</sup> and V <sup></sup> Terminals):		
CA108, CA108A	40	v
DC INPUT VOLTAGE	±15-	v
(For supply voltages less than $\pm 15$ V, the absolute maximum		
input voltage is equal to the supply voltage)		
DIFFERENTIAL INPUT CURRENT	±10	mA
OUTPUT SHORT-CIRCUIT DURATION	Indefinite	
DEVICE DISSIPATION	500	mW
AMBIENT TEMPERATURE RANGE:		
Operating	-55° to +125	°C
Storage	-65° to +150	°C
LEAD TEMPERATURE (During Soldering):		
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm) from case for 10 seconds max	+300	°C



Fig. 2-Schematic diagram for CA108 and CA108A.

#### ELECTRICAL CHARACTERISTICS For Design Guidance Only

		TEST CONDITIONS			
CHARACTERISTIC	SYMBOL	Supply Voltage (V) = $\pm 5$ V to $\pm 15$ V Ambient Temperature T <sub>A</sub> = $25^{\circ}$ C	CA108	CA108A	UNITS
· · ·			Тур.	Тур.	
Input Offset Voltage	VIO		0.7	0.7	mV
Average Temperature Coefficient of Input Offset Voltage	$\frac{\Delta V_{IO}}{\Delta T}$		3	1	μV/°C
Input Offset Current	10	· · · ·	0.05	0.05	nA
Average Temperature Coefficient of Input Offset Current	$\frac{\Delta I_{IO}}{\Delta T}$		0.5	0.5	pA/°C
Input Bias_Current	I <sub>IB</sub>		0.8	0.8	nA
Supply Current	10	T <sub>A</sub> = +125°C	0.15	0.15	mA
	'α	T <sub>A</sub> = 25 <sup>o</sup> C	0.3	0.3	
Large-Signal Voltage Gain	AV	V ≈ ±15 V, V <sub>O</sub> = ±10 V, R <sub>L</sub> ≥10 kΩ	300	300	V/mV
Input Resistance R			70	70	MΩ
Output Voltage	v <sub>o</sub>	V = ±15 V, R <sub>L</sub> = 10 kΩ	±14	±14	ν
Common-Mode Rejection Ratio	CMRR		100	110	dB
Supply-Voltage Rejection Ratio	V <sub>RR</sub>		96	110	dB

#### TABLE I Pre Burn-In Electrical and Post Burn-In Electrical Tests and Delta Limits\*

### ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$ , $V^+ = +15 V$ , $V^- = -15 V$

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LIMITS		UNITS
	STMBOL	TEST CONDITIONS	MIN.	MAX.	MAX.∆	UNITS
Input Offset Voltage	V <sub>IO</sub>	CA108	_	2	±1	mV
		CA108A	-	0.5	±0.25	
Input Offset Current	<sup>1</sup> IO		-	0.2	±0.05	nA
Input Bias Current	1		-	2	±0.2	nA

\* Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests and delta limits. Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 8.

		Test Conditions	LIMITS												
CHARACTERISTIC	SYMBOL	Supply Voltage (V)			CA10	8			CA108A				UNITS		
		±15 Volts	м	INIMU	м	MA	XIM	JM	м	INIMU	м	MA	XIM	UM	
			-55	+25	+125	-55	+25	+125	-55	+25	+125	-55	+25	+125	
Input Offset Voltage	v <sub>i0</sub>		-	-	-	3	2	3	-	-	-	1	0.5	1	mV
Average Temperature Coefficient of Input Offset Voltage			_	-		15	15	15	-	-	-	5	5	5	μV/°C
Input Offset Current	110		-	_	<u>-</u>	0.4	0.2	0.4	-	-	-	0.4	0.2	0.4	nA
Average Temperature Coefficient of Input Offset Current	<sup>∆ </sup> 10 ∆T			-	-	2.5	2.5	2.5	-	-	-	2.5	2.5	2.5	pA/°C
Input Bias Current	I <sub>IB</sub>		1	-	-	3	2	3	-	-	-	3	2	3	nA
Supply Current	۱a		-	-	-	0.8	0.6	0.4	-	-	-	0.8	0.6	0.4	mA
Large-Signal Voltage Gain	Av	V = ±15 V, V <sub>O</sub> = ±10 V, R <sub>L</sub> ≥ 10 kΩ	25	50	25	-	-	-	48	80	40	-	-	-	V/mV
Input Resistance	R		-	30	-	-	-	-	-	30	-	-	-	-	MΩ
Output Voltage	vo	V = ±15 V, R <sub>L</sub> = 10 kΩ	±13	±13	±13	-	-	-	±13	±13	±13	-	-	-	v
Input Voltage Range	V <sub>I</sub>	V = ±15 V	±13.5	±13.5	±13.5	-	-		±13.5	±13.5	±13.5	-	-	-	v
Common-Mode Rejection Ratio	CMRR		85	85	85	-	-	-	96	96	96	-	-	-	dB
Supply-Voltage Rejection Ratio	ν <sub>RR</sub>		80	80	80	-	-	-	96	96	96	-	-	-	dB

#### Table III Group C Electrical Characteristics Sampling Tests

CHARACTERISTIC	SYMBOL	SPE TEST CON	CIAL	LI 11	MITS	UNITS
				MIN.	MAX.	
			CA108	-	3	mV
Input Offset Voltage	V <sub>IO</sub>		CA108A	-	1	
Input Offset Current	110			-	0.4	nA
Output Voltage	v <sub>o</sub>	R <sub>L</sub> = 10 kΩ		-	±13	v
		V <sub>O</sub> = 10 V	CA108	40	_	
Large-Signal Voltage Gain	AOL	R <sub>1</sub> ≥ 10 kΩ	CA108A	70	-	V/mV



Fig. 7-Large-signal frequency response.

Fig. 8-Burn-in and operating life test circuit.



### Linear Integrated Circuits **Monolithic Silicon** High-Reliability Slash (/) Series CA111/ . .



### **High-Reliability Voltage Comparators**

For Applications In Aerospace, Military and Critical Industrial Equipment

#### Features:

- Single- or dual-supply operation
- Power consumption 135 mW at ±15 V Positive and negative peak detectors
- Strobe capability
- Low input-offset current 4 nA (typ.)
- Differential input-voltage range ±30 V Solenoid, relay, and lamp drivers

#### Applications:

- Multivibrators
- Crystal oscillators
- Zero-crossing detectors

The RCA-CA111 "Slash" (/) Series type is a high-reliability linear-integrated-circuit voltage comparator intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA111 described in Data Bulletin File No. 797 but is specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels-/1N, /1R, /1, /2, /3, and /4-which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels-/M,/N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."



Functional Diagram

The CA111 Slash (/) Series types are supplied in 8-lead TO-5 style packages ("T" suffix), and in "DIL-CAN" packages, 8-lead TO-5 style packages with dual-in-line formed leads ("S" suffix). The CA111 is also supplied in chip form ("H" suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values at T\_2=25°C

	~
DC SUPPLY VOLTAGE (Between V <sup>+</sup> and V <sup></sup> terminals)	
DC INPUT VOLTAGE*	±15 V
DIFFERENTIAL INPUT VOLTAGE	± 30 V
OUTPUT TO NEGATIVE SUPPLY VOLTAGE (V7-4)	50 V
GROUND TO NEGATIVE SUPPLY VOLTAGE (V1-4)	30 V
OUTPUT SHORT-CIRCUIT DURATION	10 s
DEVICE DISSIPATION:	
Up to T <sub>A</sub> = 25 <sup>o</sup> C	. 500 mW
Above T <sub>A</sub> = 25 <sup>o</sup> C derate linearly at 6.	67 mW/ <sup>0</sup> C
AMBIENT TEMPERATURE RANGE:	
Operating	to +125 <sup>0</sup> C
Storage	to +150 <sup>0</sup> C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm)	
from case for 10 seconds max	+265 <sup>0</sup> C

\*This rating applies for ± 15 V supplies. The positive input-voltage limit is 30 V above the negative supply. The negative input-voltage limit is equal to the negative supply voltage or 30 V below the positive supply. The negative input-voltage limit is equal to the negative supply voltage or 30 V below the positive supply, whichever is less.

ELECTRICAL	CHARACTERISTICS	For Design	Guidance Only

	1	TEST CONDITIONS		
CHARACTERISTIC	SYMBOL	SUPPLY VOLTAGE (V <sup>±</sup> ) = 15 V AMBIENT TEMPERATURE (T <sub>A</sub> ) = $25^{\circ}$ C Unless Otherwise Specified	TYPICAL VALUES	UNITS
Input Offset Voltage*	VIO	$R_{S} \leq 5 k\Omega$	0.7	mV
Saturation Voltage		V <sub>I</sub> = -5 mV, I <sub>O</sub> = 50 mA	0.75	v
Input Voltage Range	V <sub>IPP</sub>	$T_{A} = -55 \text{ to } +125^{\circ}\text{C}$	±14	V
Input Offset Current*	10		4	nA
Input Bias Current*	I <sub>IB</sub>		60	nA
Positive Supply Current	1+		5.1	mA
Negative Supply Current	1-		4.1	mA
Output Leakage Current		V <sub>I</sub> ≥ 5 mV, V <sub>O</sub> = 35 V	0.2	nA
Strobe On Current			3	mA
Voltage Gain	A		200	V/mV
Response Time		100 mV Input Step with 5 mV Overdrive Voltage	200	ns

#### Final Electrical Tests and Group A Sampling Inspection

CHARACTERISTIC		TEST CONDITIONS					
	SYMBOL	SUPPLY VOLTAGE (V <sup>±</sup> ) = 15 V	LIMI			UNITS	
		Unless Otherwise Specified	-55	+25	+125		
Input Offset Voltage*	V <sub>IO</sub>	R <sub>S</sub> ≤5 kΩ	4	3	4	mV	
Saturation Voltage		V <sub>I</sub> = -5 mV, I <sub>O</sub> = 50 mA	1.5 -			V	
Saturation voltage		$V^+ \ge 4.5 V, V^- = 0, V_1 \le -6 mV,$ ISINK $\le 8 mA$	0.4	0.4	0.4	v	
Input Offset Current*	<sup>I</sup> IO	·	20	10	20	nA	
Input Bias Current*	Чв		150	100	150	nA	
Positive Supply Current	1+		-	6	-	mA	
Negative Supply Current	1-		-	5	-	mA	
Output Leakage Current		V <sub>I</sub> ≥5 mV, V <sub>O</sub> = 35 V	500	10	500	nA	

\* The input offset characteristics given are the values required to drive the output to within 1 V of either supply with a 1-mA load. These characteristics define an error band which takes into account the worst-case effects of voltage gain and input impedance. The input offset voltage, input offset current, and input bias current specifications apply for any supply voltage from a 5 V single supply up to a ±15 V dual supply.

#### Table III. Pre Burn-in Electrical and Post Burn-in Electrical Tests, and Delta Limits\* For All Types

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	MAX.	UNITS
Input Offset Voltage	V <sub>IO</sub>	$R_{S} \leq 5 k\Omega$	-	3	±1	mV
Input Offset Current	10		-	10	±2	nA
Input Bias Current	1		-	100	±10	nA

### ELECTRICAL CHARACTERISTICS AT T<sub>A</sub> = 25°C, V<sup>+</sup> = +15 V, V<sup>-</sup> = -15 V

\* Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 9.

Table IV. Group C Electrical Characteristics Sampling Tests

T <sub>A</sub> = +25°C, V <sup>±</sup> = 15 V					
CHARACTERISTIC	CHARACTERISTIC SYMBOL	SPECIAL	LIN	UNITS	
	STINDOL	TEST CONDITIONS	MIN.	MAX.	011113
Input Offset Voltage	VIO	R <sub>S</sub> ≤5kΩ	-	3	mV
Input Offset Current	<sup>1</sup> IO		_	14	nA
Input Bias Current	4		_	110	nA



Fig. 1-Output limiting characteristics.

Fig. 2-Input characteristics.





Fig. 4—Input bias current vs. ambient temperature.



Fig. 5-Input offset current vs. ambient temperature.



Fig. 6-Transfer function.

Fig. 7-Output saturation voltage vs. output current.



Fig. 8-Offset error.



Fig. 9-Burn-in and operating life test circuit.



### Linear Integrated Circuits Monolithic Silicon High-Reliability Slash (/) Series CA723T/...



### High-Reliability Voltage Regulators

For Regulated Output Voltages Adjustable from 2 V to 37 V at Currents up to 150 mA Without External Pass Transistors In Aerospace, Military, and Critical Industrial Equipment

Features:

- Up to 150 mA output current
- Positive and negative voltage regulation
- Regulation in excess of 10 A with suitable pass transistors
- Input and output short-circuit protection
- Load and line regulation: 0.03%
- Direct replacement for 723 industry types
- Adjustable output voltage: 2 to 37 V

The RCA-CA723 Slash (/) Series types are high-reliability silicon monolithic integrated circuits designed for service as voltage regulators at output voltages ranging from 2 to 37 volts at currents up to 150 milliamperes. These devices are intended for applications in aerospace, military, and industrial equipment. They are electrically and mechanically identical with the standard type CA723 described in Data Bulletin File No. 788 but are specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

Each type includes a temperature-compensated reference amplifier, an error amplifier, a power series pass transistor, and a current-limiting circuit. They also provide independently accessible inputs for adjustable current limiting and remote shutdown and, in addition, feature low standby current drain, low temperature drift, and high ripple rejection.

The CA723 may be used with positive and negative power supplies in a wide variety of series, shunt, switching, and floating regulator applications. They can provide regulation at load currents greater than 150 milliamperes and in excess of 10 amperes with the use of suitable n-p-n or p-n-p external pass transistors.

The packaged type can be supplied to six screening levels – /1N, /1R, /1, /2, /3, and /4 – which correspond to MIL-STD-883 Classes A, B, and C. The chip version cam be supplied to three screening levels – /M, /N, /R.

These screening levels and detailed information on test methods, procedures and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883".

The CA723 is supplied in the 10-Lead TO-5 style ceramic package (T suffix), and is a direct replacement for industry type 723 in packages with similar terminal arrangements. It is also available in chip form (H suffix).

#### Applications

- Series and shunt voltage regulator
- Floating regulator
- Switching voltage regulator
- High-current voltage regulator
- Temperature controller



Fig. 1-Functional diagram of the CA723.

MAXIMUM RATINGS, Absolute Maximum Values

DC SUPPLY VOLTAGE	
(Between V <sup>+</sup> and V <sup>-</sup> Terminals)	v
(Between V <sup>+</sup> and V <sup></sup> Terminals)	v
DIFFERENTIAL INPUT-OUTPUT VOLTAGE 40	v
DIFFERENTIAL INPUT VOLTAGE:	
Between Inverting and Non-Inverting Inputs ±5	v
Between Non-Inverting Input and V <sup></sup> 8	v
CURRENT FROM VOLTAGE REFERENCE	
TERMINAL (V <sub>REF</sub> )	mA

DEVICE DISSIPATION: Up to T <sub>A</sub> = 25°C CA723T
Above T <sub>A</sub> = 25°C CA723T Derate linearly 6.3 mW/°C
AMBIENT TEMPERATURE RANGE: Operating
At a distance 1/16" ±1/32" (1.59 ±0.79 mm) from case for 10 seconds max +265 °C



Fig. 2–Terminal arrangement of the CA723T in the TO-5 style package.



Fig. 3-Equivalent schematic diagram of the CA723.

		TEST CONDITIONS (See Note)	CA723	
CHARACTERISTIC	SYMBOL	T <sub>A</sub> = 25°C, V <sub>I</sub> = V <sup>+</sup> = V <sub>C</sub> = 12V, V <sup>-</sup> = 0, V <sub>O</sub> = 5V, I <sub>L</sub> = 1 mA, C <sub>I</sub> = 100 pF, Z <sub>DIVIDER</sub> $\leq$ 10 k $\Omega$ (into error amplifier as shown in Fig. 14) un- less otherwise indicated	Тур.	UNITS
Quiescent Regulator Current	۱a	IL = 0, VI = 30 V	2.3	<sup>·</sup> mA
Reference Voltage	VREF		7.15	v
Line Regulation		VI = 12 to 40 V	0.02	%Vo
Line negatation		VI = 12 to 15 V	0.01	
Load Regulation		IL = 1 to 50 mA	0.03	%Vo
Output-Voltage Tem- perature Coefficient	∆vo	TA = -55 to +125°C	0.002	%/°C
		f = 50 Hz to 10 kHz	74	
Ripple Rejection		$f = 50 \text{ Hz to } 10 \text{ kHz}, \text{ CREF} = 5 \mu\text{F}$	86	dB
Short-Circuit Limiting Current	LIM	$R_{SCP} = 10 \Omega V_0 = 0$	65	mA
Equivalent Noise	Marian	BW = 100 to 10 kHz, CREF = 0	20	
Output Voltage	VNOISE	BW = 100 to 10 kHz, CREF = 5 μF	2.5	µVRMS

#### ELECTRICAL CHARACTERISTICS For Design Guidance Only

Note: Line and load regulation specifications are given for condition of a constant chip temperature for high dissipation conditions, temperature drifts must be separately taken into account.

#### Table I. Pre Burn-In Electrical Post Burn-In Electrical Tests, and Delta Limits\*

#### ELECTRICAL CHARACTERISTICS, at TA = 25°C

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		LIMITS		UNITS
	STRIDUL	TEST CONDITIONS	MIN.	MAX.	MAX.	UNITS
Reference Voltage	VREF		6.95	7.35	±0.05	v
Quiescent Regulator Current	۱a	IL=0 VI=30V	-	3.5	±0.5	mA

 Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits Level 3 requires pre burn-in test only. The burn-in and operating life test circuit is shown in Fig. 13

CHARACTERISTIC	SYMBOL	TEST CONDITIONS (See Note)        T <sub>A</sub> = 25°C, V <sub>I</sub> = V <sup>+</sup> =V <sub>C</sub> = 12 V, V <sup>-</sup> =0,        VO=5V, I <sub>L</sub> = 1mA, C <sub>I</sub> = 100 pF,        ZDIVIDER ≤10kΩ (into error amplifier as shown in Fig. 14) un-	M	NIMU			XIMU	IM	UNITS
	less otherwise indicated	-55	+25	+125	55	+25	+125		
Quiescent Regulator Current	١Q	I <sub>L</sub> = O, V <sub>I</sub> = 30 V	-	-	-	-	3.5	-	mA
Input Voltage Range	VI		-	9.5	-	-	40	-	V
Output Voltage Range	Vo		-	2.0	-	-	37	-	V
Differential Input- Output Voltage	v <sub>I</sub> -v <sub>O</sub>		-	3.0	-	-	38	-	v
Reference Voltage	VREF		-	6.95	-	-	7.35	-	v
11. D . 1.		V <sub>1</sub> = 12 to 40 V		_	-	-	0.2	-	
Line Regulation	VI = 12 to 15 V	-	-	-	0.3	0.1	0.3	%Vo	
Load Regulation		IL = 1 to 50 mA	-	-	-	0.6	0.15	0.6	%Vo

Table II. Final Electrical Tests and Group A Sampling Inspection

Note: Line and load regulation specifications are given for condition of a constant chip temperature: for high dissipation conditions, temperature drifts must be separately taken into account.

CHARACTERISTIC			LIM		
	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Reference Voltage	VREF		6.95	7.35	v
Line Regulation		V <sub>I</sub> = 12 to 15 V	-	0.15	%Vo
Load Regulation		IL = 1 to 50 mA	-	0.2	%Vo
Quiescent Regulator Current	١٥	IL = 0 VI = 30 V	_	3.5	mA

Table III. Group C Electrical Characteristics Sampling Tests  $(T_A = 25^{\circ}C, V_{CC} = +6 V, V_{FF} = -6 V)$ 







9205-24160







Fig. 8-Current limiting characteristics.







Fig. 7-Load regulation with current limiting.



Fig. 9-Line transient response.





Fig. 13-Burn-in and operating life test circuit.





Linear Integrated Circuits Monolithic Silicon High-Reliability Slash(/) Series CA741/..., CA747/..., CA748/..., CA1558/...



## High-Reliability Operational Amplifiers

High-Gain Single and Dual Operational Amplifiers

For Applications in Aerospace, Military, and Critical Industrial Equipment

#### Features:

- Input bias current (all types): 500 nA max.
- Input offset current (all types): 200 nA max.

RCA-CA741, CA747, CA748, and CA1558 "Slash" (/) Series types are high-reliability linear integrated circuit High-Gain Single and Dual Operational Amplifiers intended for applications in aerospace, military, and industrial equipment. They are electrically and mechanically identical with the standard types described in Data Bulletin File No. 531 but are specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels— /1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

#### Applications:

- Comparator
- DC amplifier
- Integrator or differentiator
- Multivibrator
- Narrow-band or band-pass filter
- Summing amplifier

The CA741, CA748, and CA1558 Slash (/) Series types are supplied in the 8-lead TO-5 style package ("T" suffix) and in the 8-lead TO-5 style package with dual-in-line formed leads, DIL-CAN ("S" suffix). The CA747 is supplied in the 10-lead TO-5 style package ("T" suffix). All the types are also available in chip form ("H" suffix).

RCA TYPE NO.	NO. OF AMPLI.	PHASE COMP.	PACKAGE TYPE	OFFSET VOLT. NULL	AOL (MIN.)	VIO (MAX.)	T <sub>A</sub> OPERATING RANGE	COMPATIBLE WITH INDUSTRY TYPE(S)
CA1558T	dual	internal	8-lead TO-5	no	50,000	5 mV	-55 to 125°C	MC1558, S5558
CA741	single	internal	8-lead TO-5	yes	50,000	5 mV	-55 to 125°C	μA741
CA747	dual	internal	10-lead TO-5	no	50,000	5 mV	-55 to 125°C	μΑ747
CA748	single	external	8-lead TO-5	yes	50,000	5 mV	-55 to 125°C	μA748

MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}C$
DC SUPPLY VOLTAGE (between V <sup>+</sup> and V <sup>-</sup> terminals):
CA741T, CA747T, CA748T, CA1558T
Differential Input Voltage
DC Input Voltage*
Output Short-Circuit Duration Indefinite
DEVICE DISSIPATION:
Up to 75°C (CA741T, CA748T)
Above Indicated Temperatures
Voltage between Offset Null and V <sup></sup> CA741T
TEMPERATURE RANGE:
Operating
At distance 1/16±1/31 inch (1.59±0.79 mm) from case for 10 seconds max

\*If Supply voltage is less than ± 15 volts, the Absolute Maximum Input Voltage is equal to the Supply Voltage. ▲Voltage values apply for each of the dual operational amplifiers.



Fig. 1 - Schematic diagram of operational amplifier with external phase compensation for CA748T.

#### **ELECTRICAL CHARACTERISTICS** at $T_A = 25^{\circ}C$

CHARACTERISTICS	SYMBOLS	SUPPLY VOLTS V <sup>+</sup> = +15 V V <sup></sup> = -15 V		UNITS
-			TYP.	
Input Offset Voltage	v <sub>io</sub>	R <sub>S</sub> ≤ 10 kΩ	1	mV
Input Offset Current	I <sub>IO</sub>		20	nA
Input Bias Current	Iв		80	nA
Input Resistance	RI		2	MΩ
Open-Loop Differential Voltage Gain	AOL	R <sub>L</sub> ≥ 2 kΩ V <sub>O</sub> = ±10 V	200,000	
Common-Mode Input Voltage Range	VICR		±13	v
Common-Mode Rejection Ratio	CMRR	R <sub>S</sub> ≤ 10 kΩ	90	dB
Supply Voltage Rejection Ratio	V <sub>RR</sub>	R <sub>S</sub> ≤ 10 kΩ	30	μV/V
0	V- (0.0)	$R_L \ge 10 \ k\Omega$	±14	- v
Output Voltage Swing	V <sub>O</sub> (P-P)	R <sub>L</sub> ≥ 2 kΩ	±13	
Supply Current			1.7	mA
Device Dissipation	PD		50	mW
Input Capacitance	CI		1.4	pF
Offset Voltage Adjust- ment Range			±15	mV
Output Resistance	Ro		75	Ω
Output Short-Circuit Current			25	mA
Transient Response Risetime	tr	Unity Gain Vj = 20 mV	0.3	μs
Overshoot		RL = 2 kΩ CL ≤ 100 pF	5.0	%
Slew Rate: Closed Loop	SR	R <sub>L</sub> ≥ 2 kΩ	0.5	V/µs
Open Loop <sup>▲</sup>			40	

\*Values apply for each of the dual operational amplifiers.



(a) — Functional diagram of CA1558T with internal phase compensation.

TOP VIEW



NOTE : PIN 4 IS CONNECTED TO CASE

92CS-19426 (b) — Functional diagram of CA741T with internal phase compensation.



9205 - 19427

(c) - Functional diagram of CA747T with internal phase compensation.



NOTE : PIN 4 IS CONNECTED TO CASE 92CS-19428 (d) - Functional diagram of CA748T with

external phase compensation

Fig. 2—Functional diagrams of operational amplifiers.



Fig. 3 – Schematic diagram of operational amplifiers with internal phase compensation for CA741T and for each amplifier of the CA748T and CA1558T.

Table I - Pre Burn-In Electrical and Post Burn-In Electrical Tests, and Delta Limits\* For All Types

#### ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$ , $V^+ = +15V$ , $V^- = -15V$

CHARACTERISTIC		TEST CONDITIONS				
	SYMBOL	TEST CONDITIONS	MIN.	MAX.	MAX. Δ	UNITS
Input Offset Voltage	vio		_	5	±1	mV
Input Offset Current	10		_	200	±24	nA
Input Bias Current	11		-	500	±60	nA
Device Dissipation	PD			85	±18	mW

\*Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 5.

### CA741, CA747, CA748, CA1558 Slash (/) Series \_\_\_\_\_ File No. 718

CHARACTERISTIC	SYMBOL TEST CONDITIONS		LIMITS FOR INDICATED TEMPERATURES (°C) MINIMUM MAXIMUM						UNITS
CHARACTERISTIC	STMBUL	V <sup>+</sup> = +15 V, V <sup>-</sup> = -15 V	-55	+25	+125	-55	+25	+125	
STATIC									
Input Offset Voltage	VIO	-	-	-	-	6	5	6	mV
Input Offset Current	10	-	-	-	-	500	200	200	nA
Input Bias Current	1	-	-	-		1500	500	500	nA
Supply Current		-	-	-	-	3.8	3.3	2.8	mA
Device Dissipation	PD	-	-	-	-	100	85	75	mW
DYNAMIC									
Open-Loop Differen- tial Voltage Gain	AOL	R <sub>L</sub> = 2k, V <sub>O</sub> = ±10 V	25000	50000	25000	. –	-	-	
Common-Mode Rejection Ratio	CMRR	_	70	70	70	-	-	-	dB
Maximum Output- Voltage Swing	V <sub>O</sub> (P-P)	R <sub>L</sub> ≥ 10 kΩ R <sub>L</sub> ≥ 2 kΩ	±12 ±10	±12 ±10	±12 ±10	-	-	-	v
Input Resistance	RI	<del>.</del>	-	0.3	-	-	-	-	MΩ
Common-Mode Input- Voltage Range	V <sub>ICR</sub>	R <sub>S</sub> ≤10 kΩ	±12	±12	±12	-	-	_	v
Supply Voltage Rejection Ratio	V <sub>RR</sub>	R <sub>S</sub> ≼10 kΩ				150	- 150	150	μV/V

Table II - Final Electrical and Group A. Electrical Sampling Inspection for All Types

Table III - Group C. Electrical Characteristics Sampling Tests

T <sub>A</sub> = +25°C V <sup>+</sup> = +15 V, V <sup>-</sup> = -15 V										
CHARACTERISTIC	SYMBOL	SPECIAL TEST CONDITIONS	LIA	UNITS						
			MIN.	MAX.						
Input Offset Voltage	v <sub>io</sub>	-	-	8	m۷					
Input Offset Current	110	-	-	240	μA					
Input Bias Current	1	-	-	800	μA					
Open-Loop Differential Voltage Gain	AOL	R <sub>L</sub> = 2 k, V <sub>O</sub> = ±10 V	33000	-						
Supply Current			-	3	mA					



Fig.4 - Open-loop voltage gain vs. frequency for all types.



Fig.5 - Burn-in and operating life test circuit for CA741, CA747, CA748, CA1558.



Linear Integrated Circuits Monolithic Silicon High-Reliability Slash(/) Series CA3000/...



# High-Reliability DC Amplifier

For Applications in Aerospace, Military and Critical Industrial Equipment *Features:* 

- Common-Mode Rejection Ratio ..... 98 dB typ.
- Input Offset Voltage ..... 1.4 mV typ.
- Push-Pull Input and Output
- Frequency Capability
  - DC to 30 MHz (with external C and R)

RCA-CA3000 "Slash" (/) Series type is a high-reliability linear integrated circuit DC Amplifier intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3000 described in Data Bulletin File No. 121 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels— /1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3000 Slash (/) Series type is supplied in the 10-lead TO-5 style package ("T" suffix) or in chip form ("H" suffix).

#### **Applications**

- Schmitt Trigger
- RC-Coupled Feedback Amplifier
- Mixer
- Comparator
- Modulator
- Crystal Oscillator
- Sense Amplifier
- See Companion Application Note ICAN-5030 "Applications of RCA-CA3000 IC DC Amplifier."



Fig. 1 - Schematic diagram

Maximum Ratings, Absolute-Maximum Values

OPERATING TEMPERATURE RANGE
LEAD TEMPERATURE (During Soldering):
At distance 1/16'' ±1/32'' (1.59 mm ±0.79 mm)
from case for 10 s max. $\dots \dots \dots$
MAXIMUM SINGLE-ENDED INPUT-SIGNAL VOLTAGE $\dots \pm 2 V$
MAXIMUM COMMON-MODE INPUT-SIGNAL VOLTAGE ±2 V
MAXIMUM DEVICE DISSIPATION

Absolute Maximum Voltage and Current Limits at  $T_A = 25^{\circ} C$ 

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 1 with respect to terminal 9 is 0 to -12 volts.

Maximum Ratin	
Kating	gs

Term- inal No.	1	2	3	4	5	6	7	8	9	10		
1		*	+16▲ 0	*	*	+4 -4		*	0 -12	+1 •12		
2			+16 -5	*	*	*	Do r	*	0 -16	*		
3				+5 -5	+5 -10	0 - 16	Internal Connec Do not use	mal Connec lot use	nal Connection ot use	*	0 -16	*
4					*	*				onnec	*	0 -16
5						*	tion	* .	0 -16	*		
6								+1 -12	0 -12	*		
7				ernal C not us		ion						
8									0 - 16	*		
9										+16 0		
10												
Case	se Connected to Terminal #3 – Do Not Ground											

Term- inal No.	I <sub>IN</sub> mA	<sup>I</sup> OUT mA
1	1	0.1
2	-	-
3	-	-
4	-	-
5	1	0.1
6	-	-
7	-	-
8	-	-
9	-	-
10	-	-

\*Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

A This rating applies to the more positive of Terminals #1 or #6.

### ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$ , $V^+ = +6 V$ , $V^- = -6V$ , unless otherwise specified

			LIN	AITS	
CHARACTERISTICS	SYMBOLS	SPECIAL TES Terminals No. Connected Unl		/PE 3000	
			Typ.	Units	
STATIC CHARACTERISTICS					
Input Offset Voltage	۷IO			1.4	mV
Input Offset Current	110			1.2	μ <b>A</b>
Input Bias Current	II			23	μA
		TERM	INALS		
		4	5		
Quiescent Operating	V8	NC	NC	2.6	٧
Voltage	or	NC	٧-	4.2	٧
	VI0	V-	NC	-1.5	٧
		V-	• V-	0.6	۷
Device Dissipation	PŢ	NC	NC	30	mW
DYNAMIC CHARACTERISTICS					
Differential Voltage Gain	ADIFE	Single-Ended Ou	tput f =   kHz	32	dB
Single-Ended Input		Double-Ended Ou	tput f =   kHz	37	dB
Bandwidth at -3 dB Point	BW			650	kHz
Maximum Output Voltage Swing	VOUT(P-P)	f =	kHz	6.4	V(P-P)
Common-Mode Rejection Ratio	CMRR	f = 1	kHz	98	dB
Single-Ended Input Impedance	ZIN	f = 1	kHz	I 95 K	Ω
Single-Ended Output Impedance	ZOUT	f = I kHz		8K	Ω
Total Harmonic Distortion	THD	f =	0.2	%	
AGC Range (Maximum Voltage Gain to Complete Cutoff)	AGC	f = 1	kHz	90	dB

Table I - Group A Electrical Sampling Inspection

Characteristics				Li	C)					
	Sym- bol			Minimum			Maximum			Units
		V -		- 55	+25	+125	- 55	+25	+125	
STATIC										
Input Offset Voltage	v <sub>10</sub>		-	-	-	-	6.5	5	6.5	m∨
Input Offset Current	110		-	-	-	-	20	10	20	μA
Input Bias Current	ų		-	-	-	-	70	36	25	μA
Quiescent Operating	V <sub>8</sub> or	Terminal 4	Terminal 5							
Voltage	v <sub>10</sub>	NC	NC	1.5	1.5 -	1.5	3.2	3.2.	3.2	v
		Terminal 4	Terminal 5							
<b>_</b> .	PT	NC	NC	30	25	20	60	60	50	mW
Device Dissipation		NC	- V	25	20	15	55	55	50	mW
		- V	NC	55	50	45	105	105	90	mW
		-v	-V	35	35	25	70	70	65	mW
DYNAMIC AII	tests	at 1 kHz,	except BW							
Differential Voltage Gain	A <sub>Di ff</sub>		Single- Ended Output	-	28	-	-	-	-	dB
Maximum Output Voltage	V <sub>ОUТ</sub> (р-р)	f = 1 kHz		-	5	-	-	-	-	V <sub>p-p</sub>
Bandwidth at -3 dB Point	BW	VI = 10 m <sup>v</sup>	V, R <sub>S</sub> = 1 kΩ	-	600	-	-	-	-	kHz
Common-Mode Rejection Ratio	CMR	f = 1 kHz		-	70	-	-	-	-	dB
Single-Ended Input Impedance	ZIN			-	70 k	-	-	-	-	Ω
Single-Ended Output Impedance	z <sub>оит</sub>			-	5.5 k	_	-	10.5 k	-	Ω
Total Harmonic Distortion	THD			-	-	-	-	5	-	%
AGC Range (Maximum Volt- age Gain to Complete Cut- off)	AGC	f = 1 kHz		-	80	-	_	-	_	dB

#### Table II - Pre Burn-In Electrical and Post Burn-In Electrical Tests, and Delta Limits\*

0114.0 4.075.01071.0				LIMITS	_	
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	MAX. Δ	UNITS
Input Offset Current	i,		-	36	±4	μA
Quiescent Operating Voltage	V <sub>8</sub> or V10	Terminal 4: NC Terminal 5: NC	1.5	3.2	±0.3	v
Device Dissipation	Рт	Terminal 4: NC Terminal 5: NC	25	60	±6	mW

\*Levels 1 and 2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.

Level 3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 7.

Table III - Final Electrical Tests

CHARACTERISTIC SYMBOL		RACTERISTIC SYMBOL V <sup>+</sup> = +6 V.			LIMITS FOR INDICATE			RATURE		UNITS	
			V" = -6 V	-55	+25	+125	-55	+25	+125	1	
	Input Offset Voltage	Vio	-	-	-	-	6.5	5	6.5	mV	
Static	.9	Input Offset Current	lio	-	-	-	-	20	10	20	μΑ
	Input Bias Current	I <sub>1</sub> –	-	-	-	-	70	36	25	μA	
	Quiescent Operat- ing Voltage	V <sub>8</sub> or V <sub>10</sub>	Terminals 4 and 5 No connection	1.5	1.5	1.5	3.2	3.2	3.2	v	
	Device Dissipation	РТ	Terminals 4 and 5 No Connection	30	25	20	60	60	50	mW	
Dynamic	Differential Volt- age Gain Single Ended Output	ADiff	f≈1kHz	-	28	-	-	-	-	dB	

Table IV - Group	C Electrical	Characteristics Sampling	Tests	$(T_A = 25^{\circ}C)$
------------------	--------------	--------------------------	-------	-----------------------

Characteristic	Symbol +		Lir	nits	Units	
Characteristic	Symbol	V <sup>+</sup> = +6 V, V = -6 V	Min.	Max.		
Input Offset Voltage	VIO		-	5	mV	
Input Offset Current	10		-	10	μΑ	
Input Bias Current	4		-	36	μA	
Quiescent Operating Voltage	V <sub>8</sub> or V <sub>10</sub>		1.5	3.2	V	
Device Dissipation	PT		25	60	mW	
Differential Voltage Gain Single-Ended Input	ADIFF	Single Ended Output f = 1 kHz	28	-	dB	

25

9205-13294



#### STATIC CHARACTERISTICS

Fig.3— Bandwidth at -3 dB point vs temperature



Fig.2- Differential voltage gain vs temperature

Fig.4 - Common-mode rejection ratio vs temperature



Fig.6- Single-ended output impedance vs temperature



Fig.5-Single-ended input impedance vs temperature



Fig.7— Burn-in and operating life test circuit



# **Linear Integrated Circuits**

**Monolithic Silicon** 

# High-Reliability Slash(/) Series CA3001/...



### High - Reliability Video Amplifier

For Applications In Aerospace, Military and Critical Industrial Equipment

#### Features:

Push-Pull Input & Output

AGC Range	60 dB typ.
Bandwidth	29 MHz
Input Resistance	150 kΩ typ.
Output Resistance	<b>45</b> Ω typ.
Voltage Gain	19 dB typ.
Input Offset Voltage	1.5 mV typ:

RCA-CA3001 "Slash" (/) Series type is a high-reliability linear integrated circuit Video Amplifier intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3001 described in Data Bulletin File No. 122 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels-/1N,/1R,/1,/2,/3, and /4-which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels-/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3001 Slash (/) Series type is supplied in the 12-lead TO-5 style package ("T" suffix) or in chip form ("H" suffix).

#### Applications

- DC, IF, & Video Amplifier
- Schmitt Trigger
- Mixer
- Modulator
- See Companion Application Note ICAN-5038
  "Applications of the RCA-CA3001 IC Video Amplifier"



\* Internal Connection – DO NOT USE

Fig. 1 – Schematic diagram.

#### MAXIMUM RATINGS, Absolute-Maximum Values

OPERATING TEMPERATURE RANGE STORAGE TEMPERATURE RANGE	–55°C to +125°C –65°C to +150°C
LEAD TEMPERATURE (During Soldering): At distance 1/16" ±1/32"	
(1.59 mm ±0.79 mm) from case for 10 s max	265°C
MAXIMUM SINGLE-ENDED INPUT- SIGNAL VOLTAGE	±2.5 V
	±2.5 V 300 mW

# **ABSOLUTE-MAXIMUM** VOLTAGE AND CURRENT LIMITS at $T_A = 25^{\circ}C$

Indicated voltage or current limits for each terminal can be applied under the specified conditions for other terminals. All Voltages are with respect to ground (common terminal of Positive and Negative DC Supplies).

TERMINAL	VOLTA CURREN		CONDI	TIONS
	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
1	-2.5	+2.5	2, 6 3, 10 9	0 -6 +6
2	-8.5	0	1,6 3,10 9	0 -8.5 +6
3	-10	0	1, 2, 6 9 10	0 +6 -6
4	-8.5	0	1, 2, 6 9 10	0 +6 -6
5	-6	0	1, 2, 6 3, 10 9	0 -6 +6
6	-2.5	+2.5	1, 2 3, 10 9	0 -6 +6
7	1	NTERNAL C DO NO		

	VOLTA		CONDIT	IONS
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
8	25 1		1, 2, 6, 10 3 9	0 -6
8	25 1	200-Ω RI CONNECTE	1	
9	0	+10	1, 2, 6, 10 3	0 -6
10	-10	0	1, 2, 6 3 9	0 -6 +6
11	25 r	nA	1, 2, 6, 10 3 9 200-Ω RE CONNECTE TERMINALS	
12			CONNECTION OT USE	l
CASE			TED TO TERI DO NOT GRO	

### ELECTRICAL CHARACTERISTICS, AT $T_A = 25^{\circ}C$ , $V_{CC} = +6V$ , $V_{EE} = -6V$

				01101710110	LIN	NITS
CHARACTERISTICS	SYMBOLS	Termina No	ls No.4 t Conne		-	YPE 3001
			ess Spe	cified	Typ.	Units
STATIC CHARACTERISTICS:		÷				
Input Offset Voltage	VIO				1.5	mV
Input Offset Current	10				1	$\mu \mathbf{A}$
Input Bias Current	lj				16	$\mu \mathbf{A}$
Output Offset Voltage	V00				54	mV
		т	ERMINA	LS		
		MODE	4	5		
Quiescent Operating	V <sub>8</sub> OR	Α	NC	NC	4.4	<b>V</b> .
Voltage	V <sub>11</sub>	В	NC	VEE	4.8	v
		С	VEE	NC	2.7	V
		D	VEE	VEE	4	V
		A	NC	NC	78	m₩
Device Dissipation	<b>P</b>	В	NC	VEE	71	mW
Device Dissipation	Рт	С	VEE	NC	110	тW
		D	VEE	VEE	86	mW
DYNAMIC CHARACTERISTICS:						
Differential Voltage Gain (Single-ended input and output)	ADIFF		= 1.75   = 20 MH		19 14	dB dB
Bandwidth at -3 dB Point	BW				29	MHz
Maximum Output Voltage Swing	VOUT(P-P)	f	= 1.75	MHz	5	Vp.p
		f = 1.75	MHZ, F	Rs = 1 κΩ	5	dB
Noise Figure	NF	f = 11.7	MHz, F	Rs = 1 ΚΩ	7.7	dB
Common-Mode Rejection Ratio	CMR	f = 1 KHz			88	dB
Input Impedance Components:						
Parallel Input Resistance	RIN	f = 1.75 MHz			140	κΩ
Parallel Input Capacitance	CIN	f	= 1.75 M	ſHz	3.4	pF
Output Resistance	ROUT	f	= 1.75 M	٨Hz	45	Ω
AGC Range (Maximum voltage gain to complete cutoff)	AGC	f	= 1.75 M	ЛНz	60	dB

Table I. Group A Electrical Sampling Inspection

Characteristics				Lim	its for	Indic	ated 7	Temp.	( <sup>0</sup> C)	
	Symbol	VCC VCC VEE	nditions = +6V, = -6V	N	Ainimu	m	М	aximu	m	Units
		'EE	EE			+125	-55	+25	+125	
Static		_								
Input Unbalance Current	י <sub>וט</sub>	-	-			-	23	10	5	μA
Input Bias Current	١	-	-	-	-	-	66	36	22	μA
Output Offset Voltage	V <sub>oo</sub>		-	I	-	-	420	300	260	mV
Quiescent	V <sub>8</sub> or V <sub>8</sub> 11	Terminal 4	Terminal 5							
Operating Voltage	V <sub>11</sub>	NC	NC	3.8	3.8	3.8	4.8	4.8	4.8	v
		Terminal 4	Terminal 5							
Device Dissipation		NC	NC	60	60	50	125	115	110	mW
	Ρ <sub>T</sub>	NC	-V <sub>EE</sub>	55	55	45	120	105	105	mW
		-V <sub>EE</sub>	NC	80	80	70	175	160	155	mW
		-V <sub>EE</sub>			60	50	135	125	125	mW
Dynamic										
Differential Voltage Gain (single-ended		f = 1.7	5 MHz	-	16	-	-	-	-	dB
input and output)	A <sub>Diff</sub>	f = 2	0 MH z	-	10	-	-	-	-	dB
Bandwidth at -3 dB Point	BW			-	16	-	1	-	-	MHz
Maximum Output Voltage Swing	V <sub>OUT</sub> (p·p)	f = 1.	75 MHz	-	4	-	-	-	-	V <sub>p-p</sub>
Noise Figure	NF	f = 1.75 MH	iz, R <sub>s</sub> = 1kΩ	-	-	-	-	8	-	dB
Common-Mode Rejection Ratio	CMR	f =	1 kHz	-	70	-	-	-	-	dB
Common Mode Input Voltage Range	V <sub>CMR</sub>	f =	l kHz	-	35 to +2.5	-	-	-	-	v
Parallel Input R	R <sub>IN</sub>	f = 1.	75 MHz		50	-	-	-	-	kΩ
Parallel Input C	с <sub>іN</sub>	f = 1.	75 MHz	-	-	-	-	7	-	pF
Output Resistance	ROUT	f = 1.	75 MHz	-	-	-	-	70	-	Ω
AGC Range (max. voltage gain to complete cutoff)	AGC	f = 1.	75 MHz		55	-	-	-	-	dB

Characteristic	ic Symbol Test	Test Conditions		Limits		11-14-
	Symbol	Test Conditions	Min.	Max.	Max. $\Delta$	Units
Input Offset Current	10	-	-	10	±2	μ <b>A</b>
Input-Bias Current	1	-	-	36	±4	μA
Output Offset Voltage	V <sub>oo</sub>	-	-	300	±100	mV.
Quiescent Operating Voltage	V <sub>8</sub> or V <sub>11</sub>	Terminal 4: NC Terminal 5: NC	3.8	4.8	±0.5	۷
Device Dissipation	PT	Terminal 4: NC Terminal 5: NC	60	115	±12	mW

Table II. Pre Burn-In Electrical and Post Burn-In Electrical Tests, and Delta Limits\*

Level /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits
 Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 5.

Table III. Final Electrical Tests

			Test Conditions		Limits	for Indic	ated Ten	np. ( <sup>0</sup> C)			
	Characteristic		Symbol $V^+ = +6 V$ ,		Minimum			Maximum			
			V- = -6 V	-55	+25	+125	-55	+25	+125		
	Input Offset Current	10	-	-	-	-	-	10	-	μ <b>A</b>	
	Input Bias Current	4	-	-	-	-	66	36	22	μA	
Static	Output Offset Voltage	Voo	-	-	-	-	420	300	260	mV	
0	Quiescent Operating Voltage	V <sub>8</sub> or V <sub>11</sub>	Terminal 4: NC Terminal 5: NC	3.8	3.8	3.8	4.8	4.8	4.8	v	
.91	Device Dissipation	PT	Terminal 4: NC Terminal 5: NC	-	60	-	-	115	-	mW	
Dynamic	Differential Voltage Gain (single-ended input & output)	A <sub>Diff</sub>	f = 1.75 MHz	-	16	-	-	-	-	dB	

Table IV. Group C Electrical Characteristics Sampling Tests ( $T_A = 25^{\circ}C$ ,  $V_C = +6V$ ,  $V_{EE} = -6V$ )

Characteristic	Symbol	Test Conditions	Limits		Units
			Min.	Max.	Units
Input Bias Current	Ц	-	-	36	μA
Output Offset Voltage	V <sub>00</sub>	-	-	300	mV
Quiescent Operating Voltage	Vg or V11	Terminal <u>45</u> NC NC	3.8	4.8	v
Device Dissipation	Рт	Terminal <u>45</u> NC NC	60	115	mW
Voltage Gain	ADiff	f ≈ 1.75 MHz	16	-	dB


#### TYPICAL DYNAMIC CHARACTERISTICS

Fig. 3 - Differential voltage gain vs. frequency.



Fig. 4 - Noise figure vs. source resistance and frequency.



Fig. 5 - Burn-in and operating life test circuit.



# **Linear Integrated Circuits**

**Monolithic Silicon** 

### High-Reliability Slash(/) Series CA3002/...



### **High-Reliability IF** Amplifier

For Applications in Aerospace, Military and Critical Industrial Equipment

#### Features:

- Input Resistance 100 kΩ typ.
- Output Resistance 70 Ω typ.
- Voltage Gain 24 dB typ. @ 1.75 MHz
- Push-Pull Input, Single-Ended Output
- -3 dB Bandwidth - 11 MHz typ.
- AGC Range 80 dB typ.
- Useful Frequency Range DC to 15 MHz

RCA-CA3002 Slash (/) Series type is a high-reliability integrated-circuit IF Amplifier intended for applications in aerospace, military, and critical industrial equipment. It is electrically and mechanically identical with the standard type CA3002 described in Data Bulletin File No. 123 but is specially processed and tested to meet the electrical. mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels-/1N, /1R, /1, /2, /3, and /4-which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels-/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

- Product Detector
- AM Detector
- Schmitt Trigger
- IF & Video Amplifier
- See Companion Application Note ICAN-5038 "Application of RCA-3002 IC IF Amplifier"



Fig. 1 Schematic Diagram

The CA3002 Slash (/) Series type is supplied in the 10-lead TO-5 style package ("T" suffix), or in chip form ("H" suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

OPERATING TEMPERATURE RANGE
STORAGE-TEMPERATURE RANGE
MAXIMUM INPUT-SIGNAL VOLTAGE
MAXIMUM DEVICE DISSIPATION

LEAD TEMPERATURE (During Soldering):	
At distance 1/16" ± 1/32"	
(1.59 mm ± 0.79 mm)	
from case for 10 s max	С

# ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS, at $T_{\mbox{\scriptsize A}}$ = 25°C

Indicated voltage or current limits for each terminal can be applied under the specified operating conditions for other terminals.

All voltages are with respect to ground (-V<sub>CC</sub>, +V<sub>EE</sub>) or common terminal of Positive and Negative DC supplies).

TERMINAL	VOLTAGE O		CONDITIONS		
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE	
1	-8 V	01/-	2, 7 5, 10 9	-8 0 +6	
2	-10 V	0 V	1, 5, 10 9	0 +6	
3	-8.5 V	0 V	1, 5, 10 7 9	0 -6 +6	
4	-8 V	0 V	1, 5, 10 2, 7 9	0 -8 +6	
5	-3.5 V	+3.5 V	1, 10 2, 7 9	0 -6 +6	
CASE	INTERNALLY CONNECTED TO TERMINAL No.2 (SUBSTRATE) DO NOT GROUND				

TEDUNAL	VOLTAGE O LIM	R CURRENT	CONDI	TIONS
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
6	INT	TERNAL CON DO NOT L		
			1, 5, 10	0
7	-12 V	-12 V 0 V		-6 +6
			1, 5, 7, 10	0
8	20	mA	2	-6 +6
				istor Between nals 7 & 8
9	0 V	+10 V	1, 5, 10 2, 3, 7	0 -6
10	-3.5 V	+3.5 V	1, 5 2, 7 9	0 -6 +6

Table 1 — Pre-Burn-In and Post Burn-In Electrical Tests and Delta Limits\*

CHARACTERISTIC	SYMBOL	TEST CONDITIONS AT T <sub>A</sub> = 25°C, V <sup>+</sup> = +6 V, V <sup>-</sup> = -6 V	MIN.	LIMITS MAX.	<b>MAX.</b> Δ	UNITS
Input Bias Current	4	V <sup>+</sup> = +6 V, Terminal No. 2 = -6 V, Terminal No. 1 to ground	—	31	±10	μA
Total Drain Current	۲	<sup>1</sup> 2 <sup>= 1</sup> 9 <sup>= 1</sup> T	5.0	15.8	±1.5	mA

• Levels /1N, /1R, /1, and /2 require pre and post burn-in electrical tests and delta limits Level /3 requires pre burn-in electrical test only. The burn-in circuit is shown in Fig. 7.

### ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$ , $V^+ \approx +6 V$ , $V^- = -6 V$

					LIN	IITS
CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS TERMINALS No.3 & No.4 NOT CONNECTED UNLESS OTHERWISE NOTED			CAS	3002
					Тур.	Units
STATIC CHARACTERISTICS:						
Input Unbalance Voltage	V <sub>IU</sub>				2.2	mV
Input Unbalance Current	IIU				2.2	μA
Input Bias Current	II				20	μA
		MODE		TERMINAL		
Quiescent Operating			2	4		
Voltage		A	VEE	NC	2.8	V
•		В	VEE	VEE	3.9	v
Device Dissipation	PT				55	mW
DYNAMIC CHARACTERISTICS:						
Differential Voltage Gain (Single-Ended Input and Output)	ADIFF		f = 1.	75 MHz	24	dB
Bandwidth at -3 dB Point	BW			•	11	MHz
Maximum Output Voltage Swing	VOUT(P-P)			•	5.5	VP-P
Noise Figure	NF	f = 1	.75 MH	1z Rs = 1 kΩ	4	dB
Input Impedance Components: Parallel Input Resistance	RIN	f = 1.75 MHz		100 k	Ω	
Parallel Input Capacitance	CIN	f = 1.75 MHz		4	pF	
Output Resistance	ROUT	f = 1.75 MHz .		70	Ω	
3rd Harmonic Inter- modulation Distortion	IMD	-		-40	dB	
AGC Range (Maximum Voltage Gain to Complete Cutoff	AGC		f = 1.	75 MHz	80	dB

#### Table II – Final Electrical Tests

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		S FOR IN	DICATED				UNITS
		V <sup>+</sup> ≖ +6 V, V <sup>-</sup> ≖ -6 V	-55	+25	+125	-55	+25	+125	~
Input Unbalance Current	<sup>ו</sup> וט	<sup>1</sup> 10 <sup>- 1</sup> 5 <sup>= 1</sup> 1U	-	-	-	35	10	10	μΑ
Input Bias Current	I <sub>1</sub>		-	-	-	85	35	30	μΑ
Total Drain Current	۲	<sup>1</sup> 2 <sup>+1</sup> 9 <sup>=1</sup> T	-	-	-	167	15.8	15.0	mA

Table III - Group A Electrical Sampling Inspection

		LIMITS FOR INDICATED TEMPERATURES (°C)							
		V <sup>+</sup> = +6 V, V <sup>-</sup> = -6 V	-55	+25	+125	-55	+25	+125	
Static									
Input Unbalance Current	<sup>1</sup> IU	<sup>1</sup> 10 <sup>- 1</sup> 5 <sup>= 1</sup> 10	-	-	-	35	10	10	μA
Input Bias Current	ц		-	-	-	85	35	30	μА
Total Drain Current	۲	<sup>1</sup> 2 <sup>+1</sup> 9 <sup>=1</sup> T	-	-	-	16.7	15.8	15.0	mA
Max Output Voltage	+∨ом		-	4.6		-	5.4	-	v
Min. Output Voltage	<sup>+V</sup> ом	Terminal No. 1 Ground	-	-	-	-	0.05	-	v
Dynamic									
Noise Figure	NF	f = 1.75 MHz, R <sub>S</sub> = 1 kΩ	-	-	-	-	8	-	dB
Voltage Gain	A	f = 1.75 MHz, single-ended input and output	-	19	-	-	_	-	dB
AGC Range (Maximum Voltage gain to complete cutoff)	AGC	f = 1.75 MHz	-	60	_	-	-	-	dB

Table IV – Group C Electrical Characteristics Sampling Tests ( $T_A = 25^{\circ}C$ )

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LI		
	STMBUL	V <sup>+</sup> = +6 V, V <sup>-</sup> = -6 V	MIN.	MAX.	UNITS
Input Unbalance Current	۱ <sub>U</sub>	<sup>1</sup> 10 <sup>- 1</sup> 5 <sup>= 1</sup> 10	-	10	μΑ
Input Bias Current	4		-	35	μΑ
Total Drain Current	۲	<sup>1</sup> 2 <sup>+ 1</sup> 9 <sup>= 1</sup> T	5.0	15.8	mA
Voltage Gain	A	f = 1.75 MHz, single- ended input and output	19	-	dB

#### DYNAMIC CHARACTERISTICS







Fig.3 – Differential voltage gain vs frequency.



Fig.4 - Bandwidth at -3 dB point vs temperature.







Fig. 6 - AGC range vs frequency.

92CS-13401





### **Linear Integrated Circuits**

**Monolithic Silicon** 

## High-Reliability Slash(/) Series CA3004/...



# High-Reliability RF Amplifier

For Aerospace, Military and Critical Industrial Equipment

Features:

- Operation from DC to 100 MHz
- RF, IF, and Video frequency capability
- Balanced differential amplifier configuration with controlled constant-current source

#### Applications:

- Detector
- Push-Pull Input and Output
- Wide and Narrow-Band Amplifier
- AGC
- Mixer
- Limiter
- Modulator
- Companion Application Note ICAN-5022
   "Applications of RCS-CA3004, CA3005, and CA3006 IC RF Amplifiers"



Fig. 1 - Schematic Diagram

RCA-CA3004 "Slash" (/) Series type is a high-reliability linear integrated circuit RF Amplifier intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3004 described in Data Bulletin File No. 124 but is specially processed and tested to meet the electrical, mechanical and enviromental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels-/1N,/1R,/1,/2,/3, and /4-which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels-/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3004 Slash (/) Series type is supplied in the 12-lead TO-5 style package ("T" suffix) or in chip form ("H" suffix).

#### **ABSOLUTE-MAXIMUM VOLTAGE LIMITS**, at $T_A = 25^{\circ}C$

Voltage limits shown for each terminal can be applied under the indicated circuit conditions for other terminals. All voltages are with respect to GROUND (common terminal of Positive and Negative DC Supplies)

TERMINAL	VOLTAGE LIMITS		CONDI	TIONS
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
1		NO CON	NECTION	
			6	0
			12	0
	0.5		3	-9.5
2	-9.5	0	9	+6
			10	+6
			11	+6
			2	0
			6	0
	10	•	9	+6
3	12	0	10	+6
			11	+6
			12	0
			2	0
			2 6	0
4	10	0	9	+6
4	-12	0	10	+6
			11	+6
			12	0
			2,6,12	0
			3	-6
5	-6	0	9	+6
			10	+6
			11	+6
			2	0
			3 9	-6
6				+6
6	-3.5	+3.5	10	+6
			11	+6
			12	0

	VOLTAGE	LIMITS	COND	TIONS		
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE		
7		NO CONI	NECTION			
8		NO CONI	NECTION			
			2	0		
			3	-6		
9	0	+12	6	0		
5	Ū	•12	10	+6		
			11	+6		
			12	0		
			2	0		
	0		3	-6		
10		+12	6	.0		
10			9	+6		
			11	+6		
			12	0		
			2	0		
			3 6	-6		
		10		0		
11	0	+12	10	+6		
			1)	+6		
			12	0		
			2	0		
			2 3 6	-6		
				0		
12	-3.5	+3.5	9	+6		
			10	+6		
			11	+6		
CASE		INTERNALLY CONNECTED TO TERMINAL NO.3 (SUBSTRATE) DO NOT'GROUND				

#### MAXIMUM RATINGS, Absolute-Maximum Values-

MAXIMUM SINGLE-ENDED INPUT-	
SIGNAL VOLTAGE	±3.5 V
MAXIMUM COMMON-MODE INPUT-	
SIGNAL VOLTAGE	–2.5 V, +3.5 V
MAXIMUM DEVICE DISSIPATION	300 mW
	55°C to +125°C
STORAGE-TEMPERATURE RANGE	-65°C to +150°C
LEAD TEMPERATURE (During Soldering):	
At distance 1/16" ±1/32"	
(1.59 mm ±0.79 mm)	
from case for 10 s max	265°C

# ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$ , $V^+ = +6V$ , $V^- = -6 V$ unless otherwise specified

				LIM	IITS
CHARACTERISTICS	SYMBOLS	TEST CON Terminals No.4	TY CA3		
		Unless Other	wise Specified	Тур.	Units
STATIC CHARACTERISTIC	CS				
Input Offset Voltage	v <sub>IO</sub>			1.7	.mV
Input Offset Current	IIO			0.125	μΑ
Input Bias Current	ΙĮ			21	μA
		TEŖM	INALS		
Quiescent Operating Current		4	5		
	I <sub>9</sub>	NC	NC	1	mA
	or I11	v <sup>.</sup>	NC	2.7	mA
	-11	NC	V <sup>-</sup>	0.45	mA
		V <sup>-</sup>	<b>v</b> -	1.25	mA
Quiescent Operating Current Ratio	I <sub>9</sub> /I <sub>11</sub>			1.1	-
Device Dissipation	Рт			26	mW
DYNAMIC CHARACTERIST	TICS				
Power Gain	Gp	f = 100 MHz		12	dB
Noise Figure	NF	f = 100 MHz		6.3	dB
Common Mode Rejection Ratio	CMRR	f = 1 kHz		98	dB
AGC Range (Max. Voltage Gain to Complete Cutoff)	AGC	f = 1.75 MHz		-	dB

Table I - Pre Burn-In and Post Burn-In Electrical Tests and Delta Limits\*

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LIMITS		UNITS
	STWBOL	T <sub>A</sub> = 25°C, V <sup>+</sup> = +6 V, V <sup></sup> = −6 V	MIN.	MAX.	<b>ΜΑΧ.</b> Δ	UNITS
Input Offset Voltege	v <sub>io</sub>		-	5	±2	mV
Input Bias Current	t <sub>1</sub>		-	40	±4	μА
Device Dissipation	PD		-	45	±5	mW

\*Levels /1N, /1R, /1, and /2 require pre and post burn-in electrical tests and delta limits

Level /3 requires pre burn-in electrical test only. The burn-in circuit is shown in Fig. 4.

#### Table II - Final Electrical Tests

		TEST CONDITIONS	LIMIT	S FOR IN	DICATED	TEMPER	ATURES	; (°C)			
CHARACTERISTIC	SYMBOL	V <sup>+</sup> = +6V. V <sup>-</sup> = -6 V	M	INIMUM		N	UNITS				
		-55	+25	+125	-55	+25	+125				
STATIC											
Device Dissipation	PD		-	16	-	-	45	-	mW		
Input Offset Current	<sup>1</sup> IO		-	-	-	9	5	7	μA		
Input Bias Current	ı,		-	-	-	60	40	40	μA		
DYNAMIC											
Power Gain	Gp	Diff. Amp., f = 100 MHz	-	10	-	-	-	-	dB		
Noise Figure	NF	Diff. Amp., f = 100 MHz	-	-	-	-	9	-	dB		

Table III - Group A Electrical Sampling Inspection

		TEST CONDITIONS	LIMITS FOR INDICATED TEMPERATURES (°C)							
CHARACTERISTIC	SYMBOL	T <sub>A</sub> = 25°C, V <sup>+</sup> +6V,	N	IINIMUM			٨	UNITS		
		V~=6 V	-55	+25	+125	-55	+25	+125		
STATIC										
Input Offset Voltage	v <sub>io</sub>		-	-	-	5	i5	5	mV	
Input Offset Current	יוס.		-	-	-	9	5	7	μA	
Input Bies Current	1		-	-	-	60	40	40	μA	
Device Dissipation	PD	Terminals 4 & 5 NC	16	16	14	50	45	45	mW	
DYNAMIC										
Power Gain	Gp	f = 100 MHz	-	10	·	-	_	-	dB	
Noise Figure	NF	f = 100 MHz	-	-	-	-	9	-	dB	
AGC Range (Max. Voltage gain to Complete Cutoff)	AGC		_	-60	_	_	_	-	dB	

Table IV – Group C Electrical Characteristics Sampling Tests ( $T_A = 25^{\circ}C$ )

		TEST CONDITIONS	L		
CHARACTERISTIC	SYMBOL	V <sup>+</sup> = +6 V, V <sup>-−</sup> = −6 V	MIN.	MAX.	UNITS
Device Dissipation	PD		-	45	mW
Power Gain	Gp	f = 100 MHz	10	-	dB
Input Bias Current	1,		-	40	μΑ
Input Offset Voltage	VIO		-	5	mV
Input Offset Current	10		-	5	μΑ



#### TYPICAL DYNAMIC CHARACTERISTICS FOR TYPE CA3004



Fig. 4 - Burn-In and Operating Life Test Circuit

.



# Linear Integrated Circuits

Monolithic Silicon

## High-Reliability Slash(/) Series CA3006/...



### High-Reliability RF Amplifier

For Applications in Aerospace, Military and Critical Industrial Equipment

#### Features:

- Input offset voltage (VIO) = 1 mV (max.)
- AGC range = 60 dB (min.) at 1.75 MHz
- Cascode power gain = 20 dB (typ.) at 100 MHz
- Operation from dc to 100 MHz
- Sharp limiting characteristics
- Balanced input and output
- Uncommitted bases and collectors

RCA-CA3006 "Slash" (/) Series types are high-reliability linear integrated circuits intended for a wide variety of applications in aerospace, military, and critical industrial equipment operating at frequencies up to 100 MHz. They are electrically and mechanically identical with the standard type CA3006 described in Data Bulletin File No.125 but are specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels-/1N, /1R, /1, /2, /3, and /4-which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels-/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3006 Slash (/) Series types are supplied in the 12-lead TO-5 style package ("T" suffix), and in chip form ("H" suffix).

#### Applications:

- Wide and narrow band amplifiers
- Detectors
- Mixers
- Limiters
- Modulators
- Cascode Amplifiers



92C5-13343RI NOTE: Connect Terminal No.9 to most positive dc supply voltage used for circuit.

Fig.1 — Schematic diagram of CA3006.

#### MAXIMUM RATINGS, Absolute-Maximum Values AN

at $I_A = 25\%$	
DEVICE DISSIPATION	mW
SINGLE-ENDED INPUT-SIGNAL VOLTAGE±3.5	v
COMMON-MODE INPUT-SIGNAL           VOLTAGE         -2.5 to +3.5	v

AMBIENT TEMPERATURE RANGE:
----------------------------

Operating									•	•	-55 to +125	°C
Storage .											-65 to +150	°C
LEAD TEM	PEF	RAT	UR	E (	Du	ring	So	Ide	ring	):		
At distance	e 1/	16	± 1/	32	in.						,	
(1.59 ± 0.7	79 r	nm)	fro	m	case	e fo	r					
10 s max.		·	·	·	·	·	·	·	·	·	+300	°C

- 0500

\*=6 V

TA = +125°C

V-=6V 92CS-1538IR2 Burn-in and operating life test circuit.

#### Maximum Voltage Ratings at T<sub>A</sub> = 25<sup>o</sup>C

This chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 9 with respect to terminal 5 is 0 to +18 volts.

#### Maximum Current Ratings

9	10	11	12	1	2	3	4	5	6	7	8	TERM- INAL No.	TERM- INAL No.	l <sub>IN</sub>	<sup>I</sup> оUT mA
	*	*	+18 0	*	*	+18 0	+18 0	+18 0	+18 0	*	+18 0	9	9	-	-
		*	*	*	+12 0	*	*	*	*	+12 1	+18 0	10	10	+20	+0.1
			*	+12 1	+12 0	*	*	*	*	*	+18 0	11	11	+20	+0.1
				*	*	+18 18	+18 18	*	*	*	+18 5	12	12	-	-
					+1 4	*	*	*	+10 4	+4 4	*	1	1	+2	+0.1
						+12 -1	*	*	+10 0	+4 -1	*	2	2	+20	+20
							*	*	+1 4	*	+10 -5	3	3	-	-
								*	*	*	+10 -5	4	4	_	
									*	*	*	5	5	-	-
										+4 -10	*	6	6	-	-
											*	7.	7	+2	+0.1
											REF. SUB- STRATE	8	8	+0.1	+20

\* Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.



Fig.2 - Power gain vs. frequency, cascode configuration.





Table I - Pre Burn-In Electrical and Post Burn-In Electrical Tests, and Delta Limits*
ELECTRICAL CHARACTERISTICS, at TA = 25°C, V <sup>+</sup> = 6 V, V <sup></sup> = 6 V

CHARACTERISTIC	SYMBOL TEST CONDITIONS		Min.	Max.	Max.∆	UNITS	
Input-Bias Current	I <sub>IB</sub>	-	-	40	±4	μA	
Quiescent Operating Current	10 or  11	Terminal 4: NC Terminal 5: NC	0.6	1.6	±0.2	mA	
Device Dissipation	PD	Terminal 4: NC Terminal 5: NC	16	45	± 5.4	mW	

\* Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits. Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown on page 298.

#### ELECTRICAL CHARACTERISTICS, Typical Values Intended Only For Design Guidance

CHARACTERISTIC	SYMBOL	Termina	PECIAL TES als No.3,4,5, ted Except N	LIMITS TYPE CA3006 Typ.	UNITS	
STATIC						
Input Offset Voltage	VIO				0.8	mV
Input Offset Current	<sup>1</sup> 10				1.4	μA
Input Bias Current	Чв				19	μA
	<sup>1</sup> 10		4	11NALS		
Quiescent Operating Current	or		NC	NC	1	mA
	<sup>1</sup> 11		NC	<u></u>	2.7	mA
			<u></u>	<u>NC</u>	0.45	mA mA
Quiescent Operating Current Ratio	1 <u>10</u> 111				1.05	
Device Dissipation	PD				26	mW
DYNAMIC						
		f =	Cascode C	Configuration	20	dB
Power Gain	G <sub>p</sub>	100 MHz	Differenti Configura		16	dB
		f =	Cascode	Configuration	7.8	dB
Noise Figure	NF	100 Differential Ampl. MHz Configuration		7.8	dB	
Common-Mode Rejection Ratio	CMRR	f = 1 kHz			101	dB
AGC Range (Max. Voltage Gain to Complete Cutoff)	AGC	f = 1.7	5 MHz		-	dB

#### Table II - Final Electrical Tests

		TEST C	ONDITIONS	FO		LII CATED 1	MITS EMPER	ATURE	E ( <sup>o</sup> C)	
CHARACTERISTIC	SYMBOL		$V, V^- = 6 V$		Minimur	n	Ν	/laximu	m	UNITS
				55	+25	+125	-55	+25	+125	
STATIC										
Input Offset Current	10			-	-	—	-	2	-	μA
Input Bias Current	I <sub>IB</sub>			-	-	-	60	40	30	μA
Quiescent Operating Current	<sup>I</sup> 10 <sup>I</sup> 11	Terminal 4 NC	Terminal 5 NC	0.6	0.6	0.5	1.7	1.6	1.4	mA
Device Dissipation	PD	Terminal 4 NC	Terminal 5 NC		16	. –	-	45	-	mW
DYNAMIC										
Power Gain	G <sub>P</sub>	f = 100 MHz	Diff. Amplifier	-	14		-	-	-	dB
Noise Figure	NF	f = 100 MHz	Configuration	-	-		-	9	-	dB

#### Table III - Group A Electrical Sampling Inspection

			TEST CONDITIONS		Limits	or Indic	ated Te	np. ( <sup>o</sup> C)		
CHARACTERISTIC	SYMBOL		/. V- = 6 V		Minimu	n	Maximum			UNITS
			-55	+25	+125	-55	+25	+125		
STATIC										
Input Offset Voltage	v <sub>IO</sub>		-	-	-	-	2	1	1.5	mV
Input Offset Current	10		-	-	-	-	4	2	1	μA
Input Bias Current	Чв		_	-	-	-	60	40	30	μA
		Terminal 4	Terminal 5				_			
	1 <sub>10</sub>	NC	NC	0.6	0.6	0.5	1.7	1.6	14	mA
Quiescent Operating Current		NC	V-	1.6	1.6	1.4	4.5	4.4	4	mA
	111	v-	NC	0.25	0.25	0.25	0.8	0.75	0.85	mA
		· v-	v-	0.7	0.8	0.75	2.3	2.4	2.2	mA
Device Dissipation		Terminal 4	Terminal 5							
		NC.	NC	16	16	14	50	45	45	mW
	РD	NC	V-	45	45	40	125	120	110	mW
		v-	NC	10	10	9	30	30	30	mW
		V-	V-	20	25	20	70	70	70	mW
DYNAMIC										
			Cascode Configuration	+	16	-	-	-	-	dB
Power Gain	Gp	f = 100 MHz	Differential Amplifier Configuration	-	14		-	-	-	dB
Noise Figure	NF	f = 100 MHz	Cascode Configuration	-			-	9	-	dB
Noise Figure	NF	1 - 100 WHZ	Differential Amplifier Configuration	-	-	-	-	9	-	dB
AGC Range (Max, Voltage Gain to Complete Cutoff)	AGC	f = 1.75 MHz		-	-60	-		~	-	dB

Table IV – Group C Electrical Characteristics Sampling Tests ( $T_A = 25^{\circ}C$ ,  $V^+ = 6 V$ ,  $V^- = 6 V$ )

	SYMBOL	TEST CONDITIONS		UNITS		
CHARACTERISTIC	ARACTERISTIC STNIBOL TEST CONDITIONS		Min.	Max.	Max. $\bigtriangleup$	UNITS
Input Bias Current	I <sub>IB</sub>	-	-	40	± 4	μA
Quiescent Operating Current	1 <sub>10</sub> or 111	Terminal <u>4 5</u> NC NC	0.6	1.6	± 0.2	mA
Device Dissipation	PD	Terminal <u>4 5</u> NC NC	16	45	± 5.4	mW
Power Gain (Differential)	Gp	f = 100 MHz	14	-	± 2	dB



# **Linear Integrated Circuits**

**Monolithic Silicon** 

## High-Reliability Slash(/) Series CA3015A/...



# High-Reliability Operational Amplifier

For Applications In Aerospace, Military and Critical Industrial Equipment *Features:* 

	Open-loop voltage gain	70 dB	typ.
•	Common-mode rejection ratio	103 dB	typ.
	Input impedance	<b>10 k</b> Ω	typ.
	Input offset voltage	1 mV	typ.

- Input offset current ..... 0.5 µA typ.
- Input bias current ..... 4.7  $\mu$ A typ.
- Static power drain at ± 12 V ..... 175 mW typ.

#### MAXIMUM RATINGS, Absolute-Maximum Values:

	ature Range55°C to +125°C ıre Range65°C to +150°C
At distance 1/16 (1.59 mm ± 0.	
from case for	10 s max
	ignal Voltage
MAXIMUM DEVI	CE DISSIPATION:
At Ambient	Up to 70°C 700 mW
Temperatures	Above 70°C Derate at 6.7 mW/°C
At Case	
Temperatures	Up to 125°C 830 mW

.



Burn-in and operating life test circuit.

#### Applications:

- Narrow-band and bandpass amplifier
- Operational functions
- Feedback amplifier
- DC and video amplifier
- Multivibrator

- Oscillator
- Comparator
- Servo driver
- Scaling adder
- Balanced

modulator-driver

RCA-CA3015A "Slash" (/) Series type is a high-reliability linear integrated circuit operational amplifier intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3015A described in Data Bulletin File No. 310 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels-/1N,/1R,/1,/2,/3, and /4-which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels-/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3015A Slash (/) Series type is supplied in the 12-lead TO-5 style package ("T" suffix) or in chip form ("H" suffix).

Maximum

#### Maximum Voltage Ratings at $T_A = 25^{\circ}C$

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 12 with respect to terminal 10 is 0 to -15 volts.

volta	voltage range of the vertical terminal 12 with respect to terminal 10 is 0 to -15 volts.										olts.		nt Rati		
TERM- INAL No.	12	1	2	3	4*	5	6	7	8	9	10	11	TERM- INAL No.	IN mA	IOUT mA
12		*	+ 15 -1	*	*	*	+5 -5	*	*	*	0 -15	+1 -15	12	• 1	1
1			*	*	+20 -5	*	*	*	*	*	*	*	1	-	-
2				+5 -5	+18 -5 Note 2	*	*	*	*	*	*	*	2	1	0.1
3					+18 -5 Note 2	*	+1 -15	*	*	*	*	*	3	1	0.1
4▲						0 -30 Note 3	*	*	0 -30	0 -30	0 -32	*	4▲	-	-
5							*	*	*	*	0 -30	*	5	-	-
6								+1 -15	*	*	0 -20	*	6	1	1
7									+20 -5	*	0 -20	*	7	3	3
8										+1 -5	0 -30	*	8	3	3
9											0 -32	*	9	30	30
10												+20 0	10	-	-
11													11	3	3

▲ CA3015A Case is internally connected to the substrate (Terminal Lead #4), DO NOT GROUND.

Note 1: For normal circuit operation, external voltages should not be applied to terminals 5,6,8, and 12.

Note 2: This rating applies only to the more positive terminal of terminals 2 or 3. Note 3: Carefully observe maximum dissipation ratings.

\* Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.



Fig. 1 - Schematic diagram.



Fig. 2 - Open loop voltage gain vs. frequency



Fig. 3 - Common-mode rejection ratio vs. frequency

#### ELECTRICAL CHARACTERISTICS AT TA = 25°C

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS V <sup>+</sup> = +12 V, V = -12 V TERMINAL NO. 5 NOT CONNECTED UNLESS OTHERWISE SPECIFIED	CA3015A TYP.	UNITS
STATIC CHARACTERIS	TICS:		-	
Input Offset Voltage	VIO		1	mV
Input Offset Current	IIO		0.5	μA
Input Bias Current	4		4.7	μA
Input Offset Voltage Sensitivity: Positive Negative	ΔVIO/ΔVCC ΔVIO/ΔVEE		0.096 0.156 175	mV/V
Device Dissipation	Рт	Terminal 8 shorted to Terminal 12	500	mV
DYNAMIC CHARACTER	ISTICS:			
Open-Loop Differential Voltage Gain	AOL		70	dB
Open-Loop Bandwidth at -3 dB Point	BWOL		320	kHz
Slew Rate	SR	R <sub>S</sub> = 1 kΩ	7	V/µs
Common-Mode Rejection Ratio	CMRR		103	dB
Maximum Output-Voltage Swing	V <sub>O</sub> (P-P)		14	Vp.p
Input Impedance	Z <sub>IN</sub>		10	kΩ
Output Impedance	ZOUT		85	Ω
Common-Mode Input-Voltage Range	VCMR		+0.65 -8	v
Noise Figure	NF	R <sub>5</sub> = 1 kΩ	11	dB



Fig. 4 - Maximum peak-to-peak output voltage vs. load resistance.

#### Table I

#### Pre Burn-In and Post Burn-In Electrical Tests, and Delta Limits\*

ELECTRICAL CHARACTERISTICS, at $T_A = V^+ = +12V$ , $V = -12V$							
	CYMPOL	TECT COMPLETIONS					
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	Min.	Max.	Max.A	UNITS	
Input Offset Voltage	٧ <sub>IO</sub>		-	2	±1	mV	
Input Offset Current	110		-	1.6	±1	μA	
Input Bias Current	- 4		-	6	±1	μA	
Device Dissipation	р		110	240	± 25	mW	
	Рт	5 shorted to 9	320	600	± 50	111 11	

\* Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown on page 302.

#### Table II

**Final Electrical Tests** 

		TEST CONDITIONS	LIM						
CHARACTERISTICS	SYMBOL	TEST CONDITIONS V <sup>+</sup> = +12V, V <sup>-</sup> = -12 V		Minimu	m		UNITS		
		V - + 12V, V 12V	-55	+25	+125	-55	+25	+125	
STATIC									
Input Offset Voltage	v <sub>10</sub>	-	-	-	-	3	2	3	mV
Input Offset Current	1 <sub>10</sub>	-	-	-	-	3	1.6	2	μA
Input Bias Current	<u>.</u> Ij	-	-	-	-	14	6	8	μA
Device Dissipation			115	110	95	280	240	235	mW
Borree Broorpation	Рт	5 shorted to 9	330	320	-	700	600	-	mW
DYNAMIC									
Open-Loop Differential Voltage Gain	A <sub>OL</sub>	f = 1 kHz	-	66	-	-	-	-	dB

Table III

**Group C Electrical Sampling Tests** 

T <sub>A</sub> = +25°C V <sup>+</sup> = +12 V V <sup>-</sup> = -12V								
CHARACTERISTIC	SYMBOL	SPECIAL TEST CONDITIONS	LIA	AITS	UNITS			
			MIN.	MAX.				
Input Offset Voltage	V <sub>10</sub>	- ·	-	2	mV			
Input Offset Current	1 <sub>10</sub>	-	-	1.6	μA			
Input Bias Current	l	_	-	6	μA			
Input Offset Voltage Sensitivity: Positive		_	_	0.5	mV/V			
Negative	ΔV <sub>IO</sub> /ΔV <sub>EE</sub>	-	-	0.5	mV/V			
		-	110	240	mW			
Device Dissipation	Рт	Terminal 5 shorted to 9	320	600	mW			
Open-Loop Differential Voltage Gain	A <sub>OL</sub>	f = 1 kHz	66	-	dB			
Common-Mode Rejection Ratio	CMR	f = 1 kHz	80	-	dB			

#### Table IV

**Group A Electrical Sampling Inspection** 

		Test Conditions			s for I Deratu				
Characteristics	Symbol	V <sup>+</sup> = +12 V, V <sup>-</sup> = -12 V		Minim	ım	N	laxim	Units	
		V <sup>-</sup> = -12 V	-55	+25	+125	-55	+ 25	+125	
STATIC									
Input Offset Voltage	۷ <sub>10</sub>	-	-	-	-	3	2	3	mV
Input Offset Current	I <sub>10</sub>	_	-	-	-	3	1.6	2	μA
Input Bias Current	Ц	-	-	-	-	14	6	8	μA
Input Offset Voltage Sensitivity Positive	⊡∠ν <sub>I0</sub> ∠∨+	-	-	-	-	-	0.5	-	mV/V
Negative	∆v <sub>i0</sub> ∆v-	-	-	-	-	-	0.5	-	mV/V
Device Dissipation	Рт	-	115	110	95	280	240	235	mW
		5 shorted to 9	330	320	-	700	600	-	mW
		1 kHz except B	WOL						
Open-Loop Differential Voltage Gain	A <sub>OL</sub>	-	-	66	-	-	-	-	dB
Open-Loop Bandwidth at -3 dB Point	BWOL	-	-	200	-	-	-	-	kHz
Common-Mode Rejection Ratio	CMR	-	-	80	-	-	-	-	dB
Maximum Output- Voltage Swing	V <sub>0</sub> (P-P)	_	-	12	-	-	-	-	V <sub>P-P</sub>
Input Impedance	Z <sub>IN</sub>	-	-	7.5	-	-	-	-	kΩ
Output Impedance	Z <sub>OUT</sub>	_ ·	-	-	-	-	120	-	Ω
Common-Mode Input- Voltage Range	V <sub>CMR</sub>	-	-	+0.35 to -8	-	-	-	-	V
Noise Figure	NF	R <sub>S</sub> = 1 K	-	-	-	-	16	·	dB



# **Linear Integrated Circuits**

Monolithic Silicon

### High-Reliability Slash(/) Series CA3018A/...



# High-Reliability General-Purpose Transistor Array

For Applications in Aerospace, Military and Critical Industrial Equipment *Features:* 

- Matched monolithic general-purpose transistors
- HFE matched ± 10%
- VBE matched ± 2 mV
- Operation from DC to 120 MHz
- Wide operating current range
- CA3018A performance characteristics controlled from 10 µA to 10 mA
- Low noise figure – 3.2 dB typical at 1 kHz

RCA-CA3018A "Slash" (/) Series types are high-reliability linear integrated circuits intended for a wide variety of applications in aerospace, military, and critical industrial equipment. It consists of four general-purpose silicon n-p-n transistors on a common monolithic substrate. Two of the four transistors are connected in the Darlington configuration, and the substrate is connected to a separate terminal for maximum flexibility. The CA3018A is electrically and mechanically identical with the standard type CA3018A described in Data Bulletin File No. 338 but is specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic device in MIL-STD-883.

The packaged types can be supplied to six screening levels– /1N, /1R, /1, /2, /3, and /4–which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels–/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3018A Slash (/) Series types are supplied in the 12-lead TO-5 style package ("T" suffix), and in chip form ("H" suffix).

#### Applications:

- General use in signal processing systems in DC through VHF range
- Custom designed differential amplifiers
- Temperature compensated amplifiers



92CS-14244R1

Fig. 1 – Schematic diagram for CA3018A.

MAXIMUM RATINGS, Absolute Maximum Values at  $T_A = 25^{\circ}C$ 

DEVICE DISSIPATION:	
Any one transistor	. 300 mW
Total package	. 450 mW
T <sub>A</sub> >85°C derate lin	early at 5 mW/°C
AMBIENT TEMPERATURE RANGE:	
Operating	-55 to + 125 C
Storage	-65 to + 150°C

\* The collector of each transistor of the CA3018A/ is isolated from the substrate by an integral diode. The substrate (terminal 10) must be connected to the most negative point in the external circuit to mainThe following ratings apply for each transistor in the device:

Collector-to-Emitter Voltage, V <sub>CEO</sub>	15	v
Collector-to-Base Voltage, VCBO	30	v
Collector-to-Substrate Voltage, VCIO*	40	v
Emitter-to-Base Voltage, VEBO	5	v
Collector Current, IC	50	mA
LEAD TEMPERATURE (DURING SOLDERING):		
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm)		
from case for 10 s max	+300	°c

tain isolation between transistors and to provide for normal transistor action.

#### ELECTRICAL CHARACTERISTICS (For Each Transistor) Intended For Design Guidance

CHARACTERISTICS AT T <sub>A</sub> = 25 <sup>9</sup> C	SYMBOL	SPECIAL TEST CONDITIONS		CA3018A LIMITS Typ.	UNITS
STATIC CHARACTERISTICS	•				
Collector-Cutoff Current	I <sub>СВО</sub>	V <sub>CB</sub> = 10 V, I	E = 0	0.002	nA
Collector-Cutoff Current	<sup>I</sup> CEO	V <sub>CE</sub> = 10 V, I	B = 0	See Curve	μA
Collector-to-Emitter Breakdown Voltage	V <sub>(BR</sub> )CEO	I <sub>C</sub> = 1 mA, I <sub>B</sub>	= 0	24	V
Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	1 <sub>C</sub> = 10 μA, I <sub>E</sub>	= 0	60	v
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	I <sub>E</sub> = 10 μA, I <sub>C</sub>	= 0	7	v
Collector-to-Substrate Breakdown Voltage	V <sub>(BR</sub> )CIO	l <sub>C</sub> = 10 μA, l <sub>C</sub>	.l = 0	60	V,
Collector-to-Emitter Saturation Voltage	V <sub>CES</sub>	1 <sub>B</sub> = 1 mA, 1 <sub>C</sub>	= 10 mA	0.23	v
Static Forward Current Transfer Ratio	hFE	V <sub>CE</sub> = 3 V,	$ I_{C} = 10 \text{ mA} $ $ I_{C} = 1 \text{ mA} $ $ I_{C} = 10 \mu \text{A} $	100 100 54	
Magnitude of Static-Beta Ratio (Isolated Transistors Q <sub>1</sub> and Q <sub>2</sub> )			1 <sup>= I</sup> C2 <sup>= 1</sup> mA	0.97	-
Static Forward Current Transfer Ratio Darlington Pair ( $Q_3$ and $Q_4$ )	h <sub>FED</sub>	V <sub>CE</sub> = 3 V	$\begin{cases} I_{C} = 1 \text{ mA} \\ I_{C} = 100 \ \mu\text{A} \end{cases}$	5400 2800	-
Base-to-Emitter Voltage	V <sub>BE</sub>	V <sub>CE</sub> = 3 V	I <sub>E</sub> = 1 mA I <sub>E</sub> = 10 mA	0.715 0.800	v
Input Offset Voltage	V <sub>BE1</sub> -V <sub>BE2</sub>	V <sub>CE</sub> = 3 V,	<sup>1</sup> E = 1 mA	0.48	mV
Temperature Coefficient : Base-to-Emitter Voltage Q <sub>1</sub> , Q <sub>2</sub>	ΔV <sub>BE</sub>	V <sub>CE</sub> = 3 V,	∙ I <sub>E</sub> = 1 mA	-1.9	mV/ <sup>°</sup> C
Base (Q <sub>3</sub> )-to Emitter (Q <sub>4</sub> ) Voltage Darlington Pair	V <sub>BED</sub> (V <sub>9-1</sub> )	V <sub>CE</sub> = 3 V	I <sub>E</sub> ≈ 10 mA I <sub>E</sub> = 1 mA	1.46 1.32	v
Temperature Coefficient: Base-to-Emitter Voltage Darlington Pair-Q <sub>3</sub> , Q <sub>4</sub>	ΔV <sub>BED</sub> ΔT	V <sub>CE</sub> = 3 V,	I <sub>E</sub> = 1 mA	4.4	mV/°C
Temperature Coefficient: Magnitude of Input-Offset Voltage		V <sub>CC</sub> = +6 V, V I <sub>C1</sub> = I <sub>C2</sub> = 1 r		10	mV/ <sup>°</sup> C

#### **TYPICAL CHARACTERISTICS, (Cont'd)**

DYNAMIC CHARACTERISTICS	SYMBOL	SPECIAL TEST CONDITIONS	CA3018A TYP.	UNITS
Low Frequency Noise Figure	NF	$f = 1 \text{ kHz}, V_{CE} = 3 \text{ V,I}_{C} = 100 \mu\text{A}$ Source resistance = 1 K $\Omega$	3.25	dB
Low-Frequency, Small-Signal				
Equivalent-Circuit Characteristics:				
Forward Current-Transfer Ratio	h <sub>fe</sub>	<b></b>	110	-
Short-Circuit Input Impedance	h <sub>ie</sub>	1 1	3.5	KΩ
Open-Circuit Output Impedance	h <sub>oe</sub>	f = 1 kHz, V <sub>CE</sub> = 3 V, I <sub>C</sub> = 1 mA	15.6	μmho
Open-Circuit Reverse Voltage- Transfer Ratio	h <sub>re</sub>	↓ ↓	1.8 x 10 <sup>-4</sup>	-
Admittance Characteristics:				
Forward Transfer Admittance	Y <sub>fe</sub>	<b>↑</b>	31-j1.5	mmho
Input Admittance	Yie		0.3 + j0.04	mmho
Output Admittance	Yoe	$f = 1 \text{ MHz}, V_{CE} = 3 \text{ V}, I_{C} = 1 \text{ mA}$	0.001 + j0.03	mmho
Reverse Transfer Admittance	Y <sub>re</sub>	1 ↓	See Curve	mmho
Gain-Bandwidth Product	fT	$V_{CE} \approx 3 V, I_{C} = 3 mA$	500	MHz
Emitter-to-Base Capacitance	C <sub>EB</sub>	V <sub>EB</sub> = 3 V, I <sub>E</sub> = 0	0.6	pF
Collector-to-Base Capacitance	с <sub>сі</sub>	V <sub>CB</sub> = 3 V, I <sub>C</sub> = 0	0.58	ρF
Collector-to-Substrate Capacitance	CCI	V <sub>CI</sub> = 3 V, I <sub>C</sub> = 0	2.8	pF

#### STATIC CHARACTERISTICS



Fig. 2 – Typical collector-to-base cutoff current vs. ambient temperature for each transistor.



Fig. 3 — Typical collector-to-emitter cutoff current vs. ambient temperature for each transistor.

# TABLE I –PRE BURN-IN ELECTRICAL AND POST BURN-IN ELECTRICAL TESTS, AND DELTA LIMITS\* ELECTRICAL CHARACTERISTICS, at T\_A = 25°C

				LIMITS			
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	Min.	Max.	Max.∆	UNITS	
Emitter-to-Base Breakdown Volts, Q <sub>1</sub> , Q <sub>2</sub>	V <sub>(BR)EBO</sub>	$I_{E} = 10 \ \mu A, I_{C} = 0$	5	-	±0.5	v	
Collector Cutoff Current, Q1, Q2	I CEO	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0	-	0.5	±0.15	μA	
Collector Cutoff Current, Q <sub>3</sub> , Q <sub>4</sub>	ICEO(D)	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0	-	5	±1	μA	
Input Current Q <sub>1</sub> , Q <sub>2</sub>	I <sub>IN</sub>	I <sub>C</sub> = 1 mA, V <sub>CE</sub> = 3 V	-	16.7	±2	μA	
Input Current Darlington Pair, Q <sub>3</sub> , Q <sub>4</sub>	IIN(D)	I <sub>C</sub> = 1 mA, V <sub>CE</sub> = 3 V	-	0.5	±0.1	μA	
Base-to-Emitter Voltage, Q <sub>1</sub> , Q <sub>2</sub>	V <sub>BE</sub>	I <sub>E</sub> = 1 mA, V <sub>CE</sub> = 3 V	0.6	0.8	±0.1	v	
Base-to-Emitter Voltage, Darlington Pair, Q <sub>3</sub> , Q <sub>4</sub>	V <sub>BE(D)</sub> (V <sub>9-1</sub> )	I <sub>E</sub> = 1 mA, V <sub>CE</sub> = 3 V	1.1	1.5	±0.1	v	

\* Levels/1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.

Level/3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 12.

#### TABLE II - FINAL ELECTRICAL TESTS

		TEST	LIMITS	FOR IN	DICAT	ED TEMP	ERATU	RE ( <sup>°</sup> C)	
CHARACTERISTIC	SYMBOL	CONDITIONS	M	linimum			Maximur	n _	UNITS
		STATIC	-55	+25	+125	-55	+25	+125	
Collector Cutoff Current, Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub> , Q <sub>4</sub>	<sup>I</sup> СВО	V <sub>CB</sub> = 10 V, I <sub>E</sub> = 0	-	1	-	_	40	-	nA
Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	<sup>I</sup> C <sup>= 10 µA, I</sup> E <sup>= 0</sup>	-	30	-	-	-	-	v
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	<sup>I</sup> E <sup>= 10 μA, I</sup> C <sup>= 0</sup>	-	5	-		-	-	v
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	I <sub>C</sub> = 10 μA, I <sub>CI</sub> = 0	-	40	-	-	-	-	v
Collector-to-Emitter Breakdown Voltage	V(BR)CEO	I <sub>C</sub> = 1 mA, I <sub>B</sub> = 0	-	15	-	-	-	-	v
Collector Cutoff Current Q <sub>1</sub> , Q <sub>2</sub>	ICEO	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0	l	-	-	-	0.5	100	μA
Collector Cutoff Current Q <sub>3</sub> , Q <sub>4</sub>	<sup>I</sup> CEO(D)	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0	-	-	-	-	5	2000	μA
Static Forward Current Transfer Ratio, Q <sub>1</sub> , Q <sub>2</sub>	<sup>h</sup> FE	$V_{CE} = 3 V$ , $\begin{cases} I_C = 1 \text{ mA} \\ I_C = 10 \text{ mA} \\ I_C = 10 \mu A \end{cases}$	29  	60 50 30	70  -	- - -		- - -	- - -
Static Forward Current Transfer Ratio, Q <sub>3</sub> , Q <sub>4</sub>	<sup>h</sup> FE(D)	$V_{CE} = 3 V, \begin{cases} I_{C} = 1 \text{ mA} \\ I_{C} = 100 \mu A \end{cases}$	1000 	2000 1000	2300 	-	-	-	
Base-to-Emitter Voltage, Q <sub>1</sub> , Q <sub>2</sub>	v <sub>BE</sub>	$V_{CE} = 3 V, \begin{cases} I_E = 1 mA \\ I_E = 10 mA \end{cases}$	0.7 	0.6 -	0.4 	1 -	0.8 0.9	0.7 -	v v
Input Offset Voltage	V <sub>BE1</sub> V <sub>BE2</sub>	V <sub>CE</sub> = 3 V, I <sub>E</sub> = 1 mA	-	-	-	-	2	-	mV
Base-to-Emitter Voltage, Q <sub>3</sub> , Q <sub>4.</sub>	V <sub>BE(D)</sub>	$V_{CE} = 3 V, \begin{cases} I_E = 1 \text{ mA} \\ I_E = 10 \text{ mA} \end{cases}$	-	1.1 -	- -	-	1.5 1.6		v v
Collector-to-Emitter Saturation Voltage Q <sub>1</sub> , Q <sub>2</sub>	V <sub>CES</sub>	I <sub>B</sub> =1 mA, I <sub>C</sub> =10 mA	-	-	-	-	0.5	-	v

#### TABLE III- GROUP A ELECTRICAL SAMPLING INSPECTION

	SYMBOL TEST CONDITIONS				CATED TEMP.(°C)			UNITS	
CHARACTERISTIC			MINIMUM -55 +25 +125				лм +125		
STATIC	L	L	-55	+25	+125	-55	+25	+125	
		····					<b></b>		
Collector Cutoff Current, Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub> , Q <sub>4</sub>	<sup>I</sup> сво	V <sub>CB</sub> = 10 V, I <sub>E</sub> = 0	-	-	-	-	40	-	nA
Collector-to-Base Breakdown Voltage, Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub> , Q <sub>4</sub>	V <sub>(BR)CBO</sub>	$I_{C} = 10 \ \mu A, I_{E} = 0$	-	30	-	-	-	-	v
Emitter-to-Base Breakdown Voltage, Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub> , Q <sub>4</sub>	V <sub>(BR)EBO</sub>	$I_{E} = 10 \mu A,  I_{C} = 0$	-	5		-	-	-	v
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	$I_{C} = 10 \mu A,  I_{C1} = 0$	_	40	-		-	-	v
Collector-to-Emitter Breakdown Voltage, Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub> , Q <sub>4</sub>	V <sub>(BR</sub> )CEO	I <sub>C</sub> = 1 mA, I <sub>B</sub> = 0	-	15	-	-	-	-	v
Collector Cutoff Current, Q <sub>1</sub> , Q <sub>2</sub>	ICEO	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0	-	-	-	-	0.5	100	μA
Collector Cutoff Current, Q <sub>3</sub> , Q <sub>4</sub>	ICEO(D)	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0	-	-	_	-	5	2000	μA
Static Forward Current Transfer Ratio, Q <sub>1</sub> , Q <sub>2</sub>	h <sub>FE</sub>	I <sub>C</sub> = 1 mA, V <sub>CE</sub> = 3 V	29	60	70	_	-	-	-
Static Forward Current Transistor Ratio, Darlington Pair	<sup>h</sup> FE(D)	I <sub>C</sub> = 1 mA, V <sub>CE</sub> = 3 V	1000	2000	2300	_	-	-	-
Base-to-Emitter Voltage Voltage, Q <sub>1</sub> , Q <sub>2</sub>	v <sub>BE</sub>	I <sub>E</sub> = 1 mA, V <sub>CE</sub> = 3 V	0.7	0.6	0.4	1.0	0.8	0.7	v
Static Forward Current Transfer Ratio, Q <sub>1</sub> , Q <sub>2</sub>	h <sub>FE</sub>	I <sub>C</sub> = 10 mA, V <sub>CE</sub> = 3 V I <sub>C</sub> = 10 μA, V <sub>CE</sub> = 3 V		50 30	-			-	-
Static Forward Current Transfer Ratio, Darlington Pair	<sup>h</sup> FE(D)	I <sub>C</sub> = 100 μA, V <sub>CE</sub> = 3 V	-	1000	-	-	-	-	
Base-to-Emitter Voltage, Q <sub>1</sub> , Q <sub>2</sub>	v <sub>BE</sub>	I <sub>E</sub> = 10 mA, V <sub>CE</sub> = 3 V	_	_	_	-	0.9	-	~
Input Offset Voltage	V <sub>BE1</sub> - V <sub>BE2</sub>	I <sub>E</sub> = 1 mA, V <sub>CE</sub> = 3 V	-	-	-	-	2	-	m۷
Base-to-Emitter Voltage, Darlington Pair	V <sub>BE(D)</sub> [V <sub>9-1</sub> ]	I <sub>E</sub> = 10 mA, V <sub>CE</sub> = 3 V I <sub>E</sub> = 1 mA, V <sub>CE</sub> = 3 V	-	- 1.1	-` -	-	1.6 1.5	-	v v
Magnitude of Static Beta Ratio, Q <sub>1</sub> , Q <sub>2</sub>		<sup>I</sup> C1 = I <sub>C2</sub> = 1 mA V <sub>CE</sub> = 3 V	-	0.9	-	-	1.11	-	-
Collector-to-Emitter Saturation Voltage, Q <sub>1</sub> , Q <sub>2</sub>	V <sub>CES</sub>	I <sub>B</sub> = 1 mA, I <sub>C</sub> = 10 mA	-	-	-		0.5	-	``
Static Forward Current Ratio, Darlington Pair	<sup>h</sup> FE(D)	I <sub>C</sub> = 10 mA, V <sub>CE</sub> = 3 V	-	3000	-	-	-	-	-
DYNAMIC		•			<b>L</b>				
Gain Bandwidth Product	f <sub>T</sub>	V <sub>CE</sub> = 3 V, I <sub>C</sub> = 3 mA f = 100 MHz	-	300	-	-	-	-	мн

TABLE IV – GROUP C ELECTRICAL CHARACTERISTICS SAMPLING TESTS ( $T_{\Delta} = 25$ C)	TABLE IV- GROUP C ELECTRICAL	. CHARACTERISTICS SAMPLING TESTS ( $T_{\Delta}$ =	· 25°C)
---	------------------------------	---	---------

CHARACTERISTIC	0101001	TERT CONDITIONS	LIMITS		
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	Min.	Max.	UNITS
Emitter-to-Base Breakdown Volts, Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub> , Q <sub>4</sub>	V <sub>(BR)EBO</sub>	1 <sub>E</sub> = 10 mA, 1 <sub>C</sub> = 0	5	-	v
Collector-to-Emitter Breakdown Volts, $Q_1, Q_2, Q_3, Q_4$	V <sub>(BR</sub> )CEO	I <sub>C</sub> = 1 mA, I <sub>B</sub> = 0	15	-	v
Collector Cutoff Current, Q <sub>1</sub> , Q <sub>2</sub>	ICEO	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0	-	0.5	μА
Collector Cutoff Current, Q <sub>3</sub> , Q <sub>4</sub>	ICEO(D)	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0	-	5	μA
Input Current, Q <sub>1</sub> , Q <sub>2</sub>	<sup>I</sup> IN	I <sub>C</sub> = 1 mA, V <sub>CE</sub> = 3 V	-	25	μA
Input Current, Darlington Pair, Q <sub>3</sub> , Q <sub>4</sub>	<sup>I</sup> IN(D)	I <sub>C</sub> = 1 mA, V <sub>CE</sub> = 3 V	· _	1	μA
Base-to-Emitter Voltage, Q <sub>1</sub> , Q <sub>2</sub>	V <sub>BE</sub>	I <sub>E</sub> = 1 mA, V <sub>CE</sub> = 3 V	0.6	0.8	v
Base-to-Emitter Voltage, Darlington Pair, $Q_3$ , $Q_4$	V <sub>BE(D)</sub>	I <sub>E</sub> = 1 mA, V <sub>CE</sub> = 3 V	1.1	1.5	v











Fig. 6 – Typical static base-to-emitter voltage characteristic and input offset voltage for  $Q_1$  and  $Q_2$  vs. emitter current.



Fig. 7 – Typical base-to-emitter voltage characteristics for each transistor vs. ambient temperature.



Fig. 8 - Typical offset voltage characteristics vs. ambient temperature.



Fig. 9 – Typical static input voltage characteristics for Darlington pair  $(\Omega_3 \text{ and } \Omega_4)$  vs. emitter current.



Fig. 10 – Typical static input voltage characteristics for Darlington pair  $(Q_3 \text{ and } Q_4)$  vs. ambient temperature.



Fig. 11 - Typical gain-bandwidth product (f<sub>T</sub>) vs. collector current.







## **Linear Integrated Circuits**

Monolithic Silicon

# High-Reliability Slash(/) Series CA3019/...



### High-Reliability Diode Array Diode Quad and Two Individual Diodes

For Applications In Aerospace, Military and Critical Industrial Equipment

#### Features:

- Excellent diode match
- Low leakage current
- Low pedestal voltage when gating

RCA-CA3019 "Slash" (/) Series type is a high-reliability linear integrated circuit Diode Array consisting of a diode quad and two individual diodes. It is intended for telemetry, data processing, instrumentation and communications applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3019 described in Data Bulletin File No. 236 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels— /1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3019 Slash (/) Series type is supplied in the 10-lead TO-5 style package ("T" suffix) or in chip form ("H" suffix).

#### Applications:

- Modulator
- Mixer
- Balanced modulator
- Analog switch
- Diode gate for choppermodulator applications
- See companion application note ICAN-52911 application of the RCA CA3019 IC Diode Array



\* Connect to most negative circuit potential.

Fig. 1 - Schematic diagram.

Table I – Pre Burn-In and Post Burn-In Ele	lectrical Tests and Delta Limits*
--	-----------------------------------

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	LIMIT MAX.	S MAX.∆	UNITS
Each Diades	Each Diode: DC Forward Voltage Drop VF	IF = 1 mA	_	0.78	±0.010	v
DC Forward Voltage Drop		lF = 0.2 mA	-	0.72	±0.010	v
DC I diward Voltage Drop		I <sub>F</sub> = 20 mA	-	0.95	±0.010	v

\*Levels /1N, /1R, /1, and /2 require pre and post burn-in electrical tests and delta limits Level /3 requires pre burn-in electrical test only. The burn-in circuit is shown in Fig. 5.

#### TYPICAL CHARACTERISTICS









TEDMINIAL	VOLTAGE LIMITS CONDITIONS			TIONS	
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE	
1	-3	+ 12	7	-6	
2	-3	+ 12	Ż	-6	
- 3	-3	+ 12	7	-6	
4	-3	+ 12	7	-6	
5	-3	+ 12	7	-6	
6	-3	+ 12	7	-6	
7	-18	0	1, 2, 3, 6, 8	0	
8	-3	+ 12	7	-6	
9	-3	+ 12	7	-6	
10	NO CONNECTION				
CASE	INTERNALLY CONNECTED TO TERMINAL 7 Do not ground				

Absolute-Maximum Voltage Limits at  $T_A = 25^{\circ}C$ 

#### ABSOLUTE-MAXIMUM RATINGS:

DISSIPATION:		
Any one diode unit	20 max. 120 max.	mW mW
TEMPERATURE RANGE:		
Storage	-65 to +150 -55 to +125	°c °c
LEAD TEMPERATURE (During Soldering):		
At distance 1/16" ±1/32" (1.59 mm ±0.79 mm) from case for 10 s max.		265° C
from case for forstmax		205 0

# ELECTRICAL CHARACTERISTICS, at an Ambient Temperature, $T_A$ , of 25°C CHARACTERISTICS APPLY FOR EACH DIODE UNIT, UNLESS OTHERWISE SPECIFIED.

		· · · · · · · · · · · · · · · · · · ·		
			LII	VITS
CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS	TY CA3	
			Typ.	Units
DC Forward Voltage Drop	٧F	DC Forward Current (IF) = 1 mA	0.73	٧
DC Reverse Breakdown Voltage	V(BR)R	DC Reverse Current (IR) = -10 $\mu$ A	6	٧
DC Reverse Breakdown Voltage Between any Diode Unit and Substrate	V(BR)R	DC Reverse Current (I <sub>R</sub> ) = -10 $\mu$ A	80	v
DC Reverse (Leakage) Current	IR	DC Reverse Voltage (V <sub>R</sub> ) = -4 V	0.0055	μA
DC Reverse (Leakage) Current Between any Diode Unit and Substrate	I <sub>R</sub>	DC Reverse Voltage (V <sub>R</sub> ) = -4 V	0.010	μA
Magnitude of Diode Offset Voltage (Difference in DC Forward Voltage Drops of any Two Diode Units)	V <sub>F1</sub> - V <sub>F2</sub>	DC Forward Current (IF) = 1 mA	1	mV
Single Diode Capacitance	CD	Frequency (f) = 1 MHz DC Reverse Voltage ( $V_R$ ) = -2 V	1.8	pF
Diode Quad-to-Substrate Capacitance	с <sub>DQ-1</sub>	Frequency (f) = 1 MHz DC Reverse Voltage (V <sub>R</sub> ) between Terminal 2,5,6, or 8 of Diode Quad and Terminal 7 (Substrate) = -2 V		
		Terminal 2 or 6 to Terminal 7	4.4	pF
		Terminal 5 or 8 to Terminal 7	2.7	pF
Series Gate Switching Pedestal Voltage	٧ <sub>S</sub>		10	mV

#### **TYPICAL CHARACTERISTICS**



Fig. 4 — Diode capacitance (any diode) vs reverse voltage for CA3019.



Fig. 5 - Burn-In and operating life test circuit

9205-22934-

#### Table II – Final Electrical Tests

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMI	UNITS					
			-55	+25	+125	55	+25	+125	
Each Diode:									
		IF = 0.2 mA	-		1	-	0.72	-	v
DC Forward Voltage Drop	VF	IF = 1 mA	0.76	-	0.41	0.97	0.79	0.60	v
		IF = 20 mA	-	-	-	-	0.95	-	v
DC Reverse Leakage Current	IR	V <sub>R</sub> = -4 V	-	-	-	-	10	-	μA
DC Reverse Leakage Current To Substrate	I <sub>R</sub>	V <sub>R</sub> =4 V	-	-	-	-	10	-	μA
Between Any Two Diodes: Diode Offset Voltage	IVF1 - VF2I	IF = 1 mA	-	-	-	-	5	-	mV
Isolation-to-Substrate Breakdown Voltage		$-50$ V through a 25 K $\Omega$ to terminal 7. Ground terminal 1 through 6, 8 and 9. Measure voltage at terminal 7	-	50	-	-25	-25	-25	v

#### Table III - Group A Electrical Sampling Inspection

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	· N	AINIMU	M		AXIMUM		UNITS
			55	+25	+125	-55	+25	+125	
Each Diode:									
		IF = 0.2 mA	-	-	-	-	0.72	-	v
DC Forward Voltage Drop VF	VF	lp = 1 mA	0.76		0.41	0.97	0.78	0.60	V
		IF = 20 mA	-	-	-	-	0.95	-	V
DC Reverse Leakage Current	IR	V <sub>R</sub> =4 V	-	-	-	-	10	-	μA
DC Reverse Leakage Current To Substrate	IR	V <sub>R</sub> = -4 V	-	-	-	-	10	-	μA
Between Any Two Diodes: Diode Offset Voltage	V <sub>F1</sub> = V <sub>F2</sub>	IF = 1 mA	-	-	-	-	5	-	mV
Isolation-to-Substrate Breakdown Voltage		$-50$ V through a 25 K $\Omega$ to terminal 7. Ground terminal 1 through 6, 8 and 9. Measure voltage at terminal 7	-	50	-	-25	-25	-25	v

#### Table IV – Group C Electrical Characteristics Sampling Tests ( $T_A = 25^{\circ}C$ )

SVMDOL	TEST CONDITIONS	LI	UNITS	
STINDOL		MIN	MAX	
	·			
	IF = 0.2 mA	0,39	0.73	v
V <sub>F</sub>	IF = 1 mA	0.49	0.79	V
	I <sub>F</sub> = 20 mA	0.59	0.96	v
I <sub>R</sub>	V <sub>R</sub> -4 V	-	10	μA
1 <sub>R</sub>	V <sub>R</sub> = -4 V	-	10	μA
V <sub>F1</sub> - V <sub>F2</sub>	1 <sub>F</sub> = 1 mA	-	5	mV
	$-50$ V through a 25 K $\Omega$ to terminal 7.Ground terminal 1 through 6, 8 and 9. Measure voltage at terminal 7	-	25	v
	IR IR	SYMBOL         IF = 0.2 mA           VF         IF = 1 mA           IF = 20 mA         IF = 20 mA           IR         VR -4 V           IR         VR = -4 V           VF1 - VF2         IF = 1 mA           -50 V through a 25 KΩ to terminal         7.Ground terminal 1 through 6, 8 and	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$



Linear Integrated Circuits Monolithic Silicon High-Reliability Slash (/) Series CA3020A/...



### High-Reliability Multipurpose Wide-Band Power Amplifier

For Applications in Aerospace, Military and Critical Industrial Equipment

#### Features:

- High power output class B amplifier...
   1.0 W typ. at V<sup>+</sup> = +12 V
- Wide frequency range...
   Up to 8 MHz with resistive loads
- High power gain. . .75 dB typ.
- Single power supply for class B operation with transformer... 3 to 12 V
- Built-in temperature-tracking voltage regulator provides stable operation over -55°C to +125°C temperature range

#### Applications:

- AF power amplifiers for portable and fixed sound and communications systems
   Servo-control amplifiers
  - Wide-band linear mixers
  - Video power amplifiers
  - Transmission-line driver amplifiers (balanced and unbalanced)
  - Fan-in and fan-out amplifiers for computer logic circuits
  - Lamp-control amplifiers
  - Motor-control amplifiers
  - Power multivibrators
  - Power switches
  - Companion Application Note, ICAN-5766, "Application of CA3020 and CA3020A Integrated Circuit Multipurpose Wide-Band Power Amplifiers"



Fig.1 - Schematic diagram.

RCA-CA3020A "Slash" (/) Series types are high-reliability linear integrated circuits intended for a wide variety of applications in aerospace, military, and critical industrial equipment. They employ a highly versatile and stable direct-coupled circuit configuration featuring wide frequency range (dc to 8 MHz), high voltage and power gain, and high power output. These features plus inherent stability over a wide temperature range make the CA3020A extremely useful for a wide variety of applications, particularly as class B power amplifiers. It can provide a maximum power output of 1 watt from a 12-volt dc supply with a typical power gain of 75 db.

The CA3020A is electrically and mechanically identical with the standard type CA3020A described in Data Bulletin File No. 339 but is specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels-/1N, /1R, /1, /2, /3, and /4-which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels-/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3020A Slash (/) Series types are supplied in the 12-lead TO-5 style package ("T" suffix), and in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute Maximum	Values
at T 250 C	

at $I_A = 25^{\circ}C$	Without Heat Sink	1						Wi	th F	leat	Sir	ık					
			<u></u>		000											. 2W	-
Above $T_A = 25^{\circ}C$	derate linearly 6.7 mW/ <sup>o</sup> C		At T	c = 2	25°C	to 1	C =	55 <sup>0</sup>	C.							. 2W	
AMBIENT TEMPERATURE																7 mW/ <sup>o</sup> C	
LEAD TEMPERATURE (Dur At distance 1/16 ± 1/32 in.	5		•••	•••	•	•	• •	•	•	•	•	•		65	°C to	5 +150°C	
(1.59 ± 0.79 mm) from case 10 s max	• tor												• •		•	+300 °C	

#### Maximum Voltage Ratings at T<sub>A</sub> = 25°C

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 1 with respect to terminal 12 is 0 to +10 volts.

#### Maximum Current Ratings

Term- inal No.	1	2	3	4	5	6	7	8	9	10	11	12	Term- inal No.	l <sub>in</sub> mA	l <sub>Out</sub> mA
1		*	*	*	*	*	*	*	0 -12	+3 Note 1		+10 0	1	-	20
2			*	*	*	*	*	*	*	*	*	+2 -2	2	-	-
з				*	*	*	*	*	*	*	*	+2 -2	3	-	-
4					+25 0	*	*	*	*	*	*	+25 0	4	300	-
5						*	*	*	*	*	*	+3 Note 2	5	-	300
6							0 -25	*	*	*	*	+3 Note 2	6	-	300
7								*	*	*	*	+25 0	7	300	-
8									Note 3	*	*	Note 3 0	8	-	-
9		,								+10 0	Note 1 0	+12 0	9	20	-
10											*	+10 0	10	1	-
11												*	11	20	-
12												Ref. Sub- Strate	12	-	-

Note 1: This voltage is established by the maximum current rating. Note 2: The emitters of  $\Omega_6$  and  $\Omega_7$  may be returned to a negative voltage supply through emitter resistors. Current into terminal No.9 should not be exceeded and the total device dissipation should not be exceeded.

Note 3: Terminal No.8 may be connected to terminals Nos.9, 11, or 12.

\* Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.



Fig.2 – Typical transfer characteristics with R<sub>10</sub> shorted out.





Fig.3 - Typical transfer characteristics with R<sub>10</sub> in circuit.



Fig.5 - Burn-in and operating life test circuit.

CHARACTERISTIC	SYMBOL	TEST CON	DITIONS		LIMITS		
CHARACTERISTIC	STINBOL	V <sup>+</sup> 1 <sup>▲</sup>	V <sup>+</sup> 2 <sup>▲</sup>	Min.	Max.	Max.∆	UNITS
Peak Output Currents, Q <sub>6</sub> & Q <sub>7</sub>	14PK, 17PK	9 V	2 V	180	-	±15	mA
Cutoff Currents, Q6 & Q7	I4 Cutoff I7 Cutoff	9 V	2 V	-	1	±0.1	mA
Differential Amplifier Current Drain	l <sup>+</sup> 1	9 V	9 V	6.3	12.5	±1.3	mA
Total Current Drain	l <sup>+</sup> 1 + l <sup>+</sup> 2	9 V	9 V	14	30	±3	mA

\* Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 5.

•  $V_1^+$  is the collector voltage applied to  $Q_1$  through  $Q_5$ 

 $V^+{}_2$  is the collector voltage applied to  ${\rm Q}_6$  and  ${\rm Q}_7$
### ELECTRICAL CHARACTERISTICS AT TA = 25°C Intended Only For Design Guidance

CHARACTERISTIC	SYMBOL	TEST CO DC SUPPLY	NDITIONS VOLTAGE		UNITS		
		V <sup>+</sup> 1 <sup>*</sup>	V+2*	MIN.	TYP.	MAX.	
Idle Currents, Q <sub>6</sub> & Q <sub>7</sub>	I4 IDLE I7 IDLE	9	2	-	5.5	I	mA
Differential Amplifier Current Drain	I <sup>+</sup> 1	9	9	6.3	9.4	12.5	mA
Total Current Drain	I <sup>+</sup> 1 + I <sup>+</sup> 2	9	9	14	21.5	30	mA
Differential Amplifier Input Terminal Voltages	V <sub>2</sub> V <sub>3</sub>	9	2	-	1.11	-	· v
Regulator Terminal Voltage	V <sub>11</sub>	9	2		2.35	-	v
Forward Current Transfer Ratio, $Q_1$ at 3 mA	hFE1	6		30	75	-	
Bandwidth at -3 dB Point	BW	6	6	-	8	-	MH:
		6	6	200	300a	-	
Maximum Power Output	PO(MAX)	9	9	400	550 <sup>a</sup>		m٧
		9	12	800	1000 <sup>b</sup>	_	
Sensitivity for POUT = 800 mW	e <sub>IN</sub>	9	12	-	50 <sup>b</sup>	100	m∖
Input Resistance – Terminal 3 to Ground	R <sub>IN3</sub>	6	6	-	1000	-	Ω

<sup>a</sup>  $R_{CC}$  = 130  $\Omega$ 

**b** R<sub>CC</sub> = 200 Ω

#### **TABLE II - FINAL ELECTRICAL TESTS**

		TES	TEST		LIMITS FOR INDICATED TEMP.(°C)					
CHARACTERISTIC	SYMBOL	CONDI	TIONS	٨	MINIMU	м	MAXIMUM			UNITS
		V <sup>+</sup> 1 <sup>▲</sup>	V <sup>+</sup> 2 <sup>▲</sup>	-55	+25	+125	55	+25	+125	
STATIC										
Peak Output Currents, Q <sub>6</sub> & Q <sub>7</sub>	14PK,17PK	9 V	2 V	-	180	-	-	-	-	mA
Cutoff Currents, Q <sub>6</sub> & Q <sub>7</sub>	l4Cut,l7Cut	9 V	2 V		-	-	-	1	-	mA
Differential Amplifier Current Drain	<sup> +</sup> 1	9 V	9 V	5.5	6.3	3.5	16.5	12.5	10	mA
DYNAMIC										
Total Current Drain	I <sup>+</sup> 1 + I <sup>+</sup> 2	9 V	9 V	6	14	8	51	'30	25	mA
Sensitivity for P <sub>OUT</sub> = 800 mW	<sup>e</sup> ln	9 V	12 V	-	-	-	-	100	-	mV

 $^{\bigstar}$  V<sup>+</sup><sub>1</sub> is the collector voltage applied to Q<sub>1</sub> through Q<sub>5</sub> V<sup>+</sup><sub>2</sub> is the collector voltage applied to Q<sub>6</sub> and Q<sub>7</sub>

### TABLE III - GROUP A ELECTRICAL SAMPLING INSPECTION

CHARACTERISTIC	SYMBOL	COND DC SU	ST ITIONS	LIMITS FOR INDICATED TEMP.(°C)						UNITS	
		VOL V <sup>+</sup> 1 <sup>▲</sup>	TAGE	MINIMUM -55 +25 +125			MAXIMUM			4	
STATIC		<u>v1</u>	V 2	-55	725	+125	-55	+25	+125		
Collector-to-Emitter Breakdown Voltage,	V(BR)CER	_	-	_	25	_	_	_			
$Q_6 \& Q_7 \text{ at } 10 \text{ mA}$	V(BR)CEO	-	-	-	21	-	_	_	_	v	
Collector-to-Emitter Breakdown Voltage, Q1 at 0.1 mA	V(BR)CEO	-	-	-	10	-	-	-	-	v	
Peak Output Currents, Q <sub>6</sub> & Q <sub>7</sub>	14РК 17РК	9 V	2 V	_	180	-	-	-	-	mA	
Cutoff Currents, Q <sub>6</sub> & Q <sub>7</sub>	l4Cutoff l7Cutoff	9 V	2 V	-	-	-	-	1	-	mA	
Differential Amplifier Current Drain	I <sup>+</sup> 1	9 V	9 V	5.5	6.3	3.5	16.5	12.5	10	mA	
Total Current Drain	I <sup>+</sup> 1 + I <sup>+</sup> 2	9 V	9 V	6	14	8	51	30	25	mA	
Q1 Cutoff (Leakage) Currents: Collector-to-Emitter	ICE0	10 V	-	_	-		-	100	_	μA	
Emitter-to-Base	I <sub>EBO</sub>	3 V	-	-	-	-	-	0.1	-	μA	
Collector-to-Base	ICBO	3 V	~		-	-	-	0.1		μA	
Forward Current Transfer Ratio, $Q_1$ at 3 mA	<sup>h</sup> FE1	6 V	-	-	30	-	-	-	_		
DYNAMIC											
Maximum Power Output, R <sub>CC</sub> = 200 Ω	PO(Max.)	9 V	12 V	-	800	-	-	-	-	mW	
Sensitivity for POUT = 800 mW	e <sub>ln</sub>	9 V	12 V	-	-	-	-	100	-	mV	

### TABLE IV – GROUP C ELECTRICAL CHARACTERISTICS SAMPLING TESTS at $T_A = 25^{\circ}C$

		TEST CON	DITIONS	LIM		
CHARACTÉRISTIC	SYMBOL	V <sup>+</sup> 1 <sup>▲</sup>	V <sup>+</sup> 2 <sup>▲</sup>	MIN.	MAX.	UNITS
Peak Output Currents, Q <sub>6</sub> & Q <sub>7</sub>	і <sub>4</sub> рк і <sub>7</sub> рк	9 V	2 V	180	-	mA
Cutoff Currents, Q6 & Q7	I₄Cutoff I⁊Cutoff	9 V	2 V	-	1	mA
Differential Amplifier Current Drain	I <sup>+</sup> 1	9 V	9 V	6.3	12.5	mA
Total Current Drain	l <sup>+</sup> 1 <sup>+ l+</sup> 2	9 V	9 V	14	30	mA
Sensitivity for P <sub>OUT</sub> = 800 mW	<sup>e</sup> IN	9 V	12 V	-	100	mV

 $^{\bigstar}$  V<sup>+</sup><sub>1</sub> is the collector voltage applied to Q<sub>1</sub> through Q<sub>5</sub> V<sup>+</sup><sub>2</sub> is the collector voltage applied to Q<sub>6</sub> and Q<sub>7</sub>



# Linear Integrated Circuits

Monolithic Silicon

# High-Reliability Slash(/) Series CA3026/...



# High-Reliability Transistor Array Dual Independent Differential Amplifier

For Applications In Aerospace, Military and Critical Industrial Equipment

#### Features:

- Two differential amplifiers on a common substrate
- Independently accessible inputs and outputs
- Maximum input offset voltage ±5 mV
- Full military temperature range capability -55°C to +125°C

RCA-CA3026 "Slash" (/) Series type is a high-reliability linear integrated circuit Dual Independent and Differential Amplifier is intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3026 described in Data Bulletin File No. 388 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD883.

The packaged types can be supplied to six screening levels— /1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3026 Slash (/) Series type is supplied in the 12-lead TO-5 style package ("T" suffix) or in chip form ("H" suffix).

#### Applications:

- Dual sense amplifiers
- Dual Schmitt triggers
- Multifunction combinations RF/Mixer/Oscillator; Converter/IF
- IF amplifiers (differential and/or cascode)
- Product detectors
- Doubly balanced modulators and demodulators
- Balanced quadrature detectors
- Cascade limiters
- Synchronous detectors
- Pairs of balanced mixers
- Synthesizer mixers
- Balanced (push-pull) cascode amplifiers



Fig. 1 – Schematic Diagram

**CAUTION:** Substrate MUST be maintained negative with respect to all collector terminals of this device. See Maximum Voltage Ratings chart.

### MAXIMUM RATINGS, Absolute-Maximum Values, at $T_A = 25^{\circ}C$

POWER DISSIPATION,			The following ratings apply for each transistor in the device:	
Any one transistor	300	mΨ	Collector-to-Emitter Voltage, VCEO	v
Total package	600	mW	Collector-to-Base Voltage, VCBO	v
For T <sub>A</sub> > 55°C	Derate at 5 n	n₩/°C	Collector-to-Substrate Voltage, VCIO* 20	v
TEMPERATURE RANGE:			Emitter-to-Base Voltage, VEBO	v
Operating		°C °C	Collector Current, IC	mA
			* The collector of each transistor of the CA3026 is isolated from substrate by an integral diode. The substrate must be connected t voltage which is more negative than any collector voltage in order	to a
LEAD TEMPERATURE (During Soldering): At distance 1/16" ±1/32" (1.59 mm ±0.79 mm)			maintain isolation between transistors and provide for norn transistor action. The substrate should be maintained at signal (A ground by means of a suitable grounding capacitor, to avo	AC)
from case for 10 s max	265	°C	undesired coupling between transistors.	

#### MAXIMUM VOLTAGE RATINGS

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 1 and horizontal terminal 3 is +15 to -5 volts.

													Current F
CA3026 TERMINAL No.	10	11	12	1	2	3	4	5	6	7	8	Note 1 9	CA3026 TERMINAL No.
10		0 -20	*	+5 -5	*	+15 -5	*	*	*	*	*	*	10
11			*	*	*	+20 0	*	*	*	*	*	+20 0	11
12				+20 0	*	+20 0	*	*	*	*	*	+20 0	12
1					*	+15 -5	*	*	*	*	*	*	1
2						+1 •5	*	*	*	*	*	*	2
3							*	*	*	*	*	*	3 ·
4								0 -20	*	+5 -5	*	+15 -5	4
5									*	*	*	+20 0	5
6										+20 0	*	+20 0	6
7											*	+15 -5	7
8												+1 -5	8
9												*	9
9												Ref Sub- strate	

Maximum Current Ratings

Corrent KC		-
CA3026 TERMINAL No.	<sup>I</sup> IN mA	<sup>I</sup> OUT mA
10	5	0.1
11	50	0.1
12	50	0.1
1	5	0.1
2	5	0.1
3 ·	0.1	-50
4	5	0.1
5	50	0.1
6	50	0.1
7	5	0.1
8	5	0.1
9	0.1	50

 Voltages are not normally applied between these terminals.
 Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

Note 1: In the CA3026 terminal No. 9 is connected to the emitter of Q4, the reference substrate, and the case; therefore, should not be grounded.

### File No. 706 \_\_\_\_\_

## ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	CA3026 LIMITS	UNITS
			TYP.	
STATIC CHARACTERISTICS				
For Each Differential Amplifier				
Input Offset Voltage	VIO		0.45	mV
Input Offset Current	I <sub>IO</sub>		0.3	μA
Input Bias Current	I	V <sub>CB</sub> = 3 V	10	Aبر
Quiescent Operating Current Ratio	$\frac{I_{C(Q_1)}}{I_{C(Q_2)}} \frac{I_{C(Q_5)}}{I_{C(Q_6)}}$	$I_{E(Q3)} = I_{E(Q4)} = 2 \text{ mA}$	0.98 to 1.02	
Temperature Coefficient Magnitude of Input-Offset Voltage	$\frac{ \nabla \Lambda^{I0} }{ \nabla L}$		1.1	µV.∕⁰C
For Each Transistor				
DC Forward Base-to- Emitter Voltage	V <sub>BE</sub>	$V_{CB} = 3 V \begin{cases} I_C = 50 \mu A \\ 1 \text{ mA} \\ 3 \text{ mA} \\ 10 \text{ mA} \end{cases}$	0.630 0.715 0.750 0.800	v
Temperature Coefficient of Base- to-Emitter Voltage	$\frac{\Delta V_{BE}}{\Delta T}$	V <sub>CB</sub> = 3 V, I <sub>C</sub> = 1 mA	-1.9	mV. <sup>,o</sup> C
Collector-Cutoff Current	I <sub>CB0</sub>	V <sub>CB</sub> = 10 V, I <sub>E</sub> = 0	0.002	nA
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>	$I_{C} = 1 \text{ mA}, I_{B} = 0$	24	V
Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	I <sub>C</sub> = 10 µA, I <sub>E</sub> = 0	60	V
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	I <sub>C</sub> = 10 µA, I <sub>CI</sub> = 0	60	V
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EB0</sub>	I <sub>E</sub> = 10 μA, I <sub>C</sub> = 0	7	۷
DYNAMIC CHARACTERISTICS	•			
Common-Mode Rejection Ratio For Each Amplifier	CMR		100	dB
AGC Range, One Stage	AGC	V <sub>CC</sub> = 12 V	75	dB
Voltage Gain, Single Stage Double-Ended Output	А	VEE = -6 V V <sub>x</sub> = -3.3 V	32	dB
AGC Range, Two Stage	AGC	f = 1 kHz	105	dB
Voltage Gain, Two Stage Double-Ended Output	A		60	dB
				-

## ELECTRICAL CHARACTERISTICS at $T_A \approx 25^{\circ}C$ – Cont'd.

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	CA3026 LIMITS	UNITS
			TYP.	
DYNAMIC CHARACTERISTICS (Cor	nťd.)			
Low-Frequency, Small-Signal Equivalent-Circuit Characteristics: (For Single Transistor)				
Forward Current-Transfer Ratio	h <sub>fe</sub>		110	
Short-Circuit Input Impedance	h <sub>ie</sub>		3.5	kΩ
Open-Circuit Output Impedance	h <sub>oe</sub>	f = 1 kHz, V <sub>CE</sub> = 3 V,	15.6	$\mu$ mho
Open-Circuit Reverse Voltage- Transfer Ratio	h <sub>re</sub>	I <sub>C</sub> = 1 mA	1.8×10 <sup>-4</sup>	-
1/f Noise Figure (For Single Transistor)	NF	f = 1 kHz, V <sub>CE</sub> = 3 V	3.25	dB
Gain-Bandwidth Product (For Single Transistor)	fT	$V_{CE} = 3 V, I_{C} = 3 mA$	550	MHz
Admittance Characteristics; Differential Circuit Configuration: (For Each Amplifier)				
Forward Transfer Admittance	y <sub>21</sub>	V <sub>CB</sub> = 3 V	-20+j0	mmho
Input Admittance	y <sub>11</sub>	Each Collector	0.22+j0.1	mmho
Output Admittance	y <sub>22</sub>	$I_C \approx 1.25 \text{ mA}$ f = 1 MHz	0.01+j0	mmho
Reverse Transfer Admittance	y <sub>12</sub>		-0.003 +j0	mmho
Admittance Characteristics; Cascode Circuit Configuration: (For Each Amplifier)	~			
Forward Transfer Admittance	y <sub>21</sub>	$V_{CB} = 3 V$	68-j0	mmho
Input Admittance	y <sub>11</sub>	Total Stage	0.55+j0	mmho
Output Admittance	y <sub>22</sub>	$I_{\rm C} \approx 2.5 \text{ mA}$ f = 1 MHz	0+j0.02	mmho
Reverse Transfer Admittance	y <sub>12</sub>		0.004-j0.005	$\mu$ mho
Noise Figure	NF	f = 100 MHz	8	dB

Table 1. Pre Burn-In and Post Burn-In Electrical Tests and Delta Limits\*

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	LIMITS MAX.	<b>MAX.</b> ∆	UNITS
Input Bias Current For Each Transistor Q1, Q2, Q5, and Q6	li	VCE = 3V, 1E = 2mA	_	24	±6.0	μΑ
Base-to-Emitter Voltage For Each Transistor Q3 and Q4	VBE	V <sub>CE</sub> = 3V, I <sub>E</sub> = 1mA	0.7	0.8	±0.1	v
Input Offset Voltage For Each Differential Amplifier	VIO	V <sub>CE</sub> = 3V, I <sub>E</sub> = 2mA	-	5	±2	mV

\*Levels /1N, /1R, /1, and /2 require pre and post burn-in electrical tests and delta limits.

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown on page 329.

### Table II. Group A Electrical Sampling Inspection Tests and Final Electrical Tests

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		S FOR IN	DICATED				
	01111BOL		-55	+25	+125	-55	+25	+125	1
For Each Transistor:		**************************************							
Collector Cutoff Current	ІСВО	V <sub>CB</sub> = 10 V, I <sub>E</sub> = 0	-	. –	-	0.1	0.1	20	μA
Collector To-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	I <sub>C</sub> = 10μΑ, I <sub>E</sub> = 0	-	20	-	-	-	-	v
Emitter-To-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	l <sub>E</sub> = 10μA, I <sub>C</sub> = 0	-	5	-	-	-	-	v
Collector-To-Substrate Breakdown Voltage	V(BR)CIO	$I_{C} = 10\mu A, I_{C1} = 0$	-	20	-	-	-	-	v
Collector-To-Emitter Breakdown Voltage	V(BR)CEO	I <sub>C</sub> = 1mA, I <sub>B</sub> = 0	-	15	-	-	-	-	v
Input Bias Current For Transistors Q3 and Q4	ų	V <sub>CE</sub> = 3 V, I <sub>E</sub> = 2mA	-	-	-	50	25	20	μA
Input Bias Current For Transistors Q1, Q2, Q5, and Q6	l <sub>l</sub>	V <sub>CE</sub> = 3 V, I <sub>E</sub> = 2mA	-	-	-	50	25	20	μΑ
Base-To-Emitter Volt- age For Transistors Q3 and Q4	V <sub>BE</sub>	V <sub>CE</sub> = 3 V, 1 <sub>E</sub> = 1mA	0.7	0.7	0.4	1.05	0.8	0.75	v
For Each Differential Ar	nplifier								
Input Offset Current	10	V <sub>CE</sub> = 3 V, I <sub>E</sub> = 2mA	-	-	-	-	2	-	μA
Input Offset Voltage	VIO	V <sub>CE</sub> = 3 V, I <sub>E</sub> = 2mA	-	-	-	-	5	-	mV

## Table III. Group C Electical Characteristics Sampling Tests (T<sub>A</sub> = $25^{\circ}$ C)

CHARACTERISTIC	SYMBOL		LI		
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	
For Each Transistor : Collector Cutoff Current	Сво	V <sub>CB</sub> = 10 V, I <sub>E</sub> = 0	-	0.2	μA
Input Bias Current For Transistors Q1, Q2, Q5, & Q6	łţ	V <sub>CE</sub> = 3 V, I <sub>E</sub> = 2mA	-	28	μA
Base-to-Emitter Voltage For Transistors Q3 and Q4	V <sub>BE</sub>	V <sub>CE</sub> = 3 V, I <sub>E</sub> = 1mA	0.65	0.85	v
For Each Differential Amplifier : Input Offset Voltage	v <sub>io</sub>	V <sub>CE</sub> = 3 V, I <sub>E</sub> = 2mA	-	6	mV



Burn-in and operating life test circuit.





pairs vs collector current.



Fig. 6 - Two-stage voltage gain.



Fig. 3 — Offset voltage characteristic vs ambient temperature for differential pairs.





Fig. 7 – Forward current-transfer ratio (h<sub>fe</sub>), short-circuit input impedance (h<sub>ie</sub>), open-circuit output impedance (h<sub>0e</sub>), and open-circuit reverse voltagetransfer ratio (h<sub>re</sub>) vs collector current for each transistor.



# **Linear Integrated Circuits**

Monolithic Silicon

# High-Reliability Slash(/) Series CA3028B/...











Fig. 2- Burn-in and operating life test circuit.

# **High-Reliability Differential/Cascode Amplifier**

For Applications In Aerospace, Military and Critical Industrial Equipment Features:

- Controlled for input offset voltage, input offset current, and input bias current
- Balanced differential amplifier configuration with controlled constant-current source to provide unexcelled
- Single- and dual-ended operation
- Operation from DC to 120 MHz
- Balanced-AGC capability
- Wide operating-current range

#### Applications:

- RF and IF amplifiers (differential or cascode)
- DC, audio, and sense amplifiers
- Converter in the Commerical FM Band
- Oscillator ■ Mixer Limiter
- See Application Note, ICAN 5337 "Application of the RCA CA3028 integrated circuit amplifier in the HF and VHF ranges."

RCA-CA3028B "Slash" (/) Series type is a high-reliability linear integrated circuit Differential/Cascode Amplifier intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3028B described in Data Bulletin File No. 382 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels-/1N, /1R, /1, /2, /3, and /4-which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels-/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3028B Slash (/) Series type is supplied in the 8-lead TO-5 style package ("T" suffix), in the 8-lead TO-5 style package with dual-in-line formed leads, DIL-CAN, ("S" suffix), or in chip form ("H" suffix).

DISSIPATION:
At T <sub>A</sub> up to 85°C
At $T_A > 85^{\circ}C$ derate linearly
AMBIENT TEMPERATURE RANGE:
Operating
Storage
LEAD TEMPERATURE (During Soldering):
At distance 1/16" ±1/32"
(1.59 mm ±0.79 mm)
from case for 10 s max

## MAXIMUM VOLTAGE RATINGS at TA = 25°C

TERM- INAL No.	1	2	3	4	5	6	7	8
1		0 to -15	0 to -15	0 to -15	+5 t0-5	*	*	+20 to 0
2			+5 to -11	+5 to -1	+15 to 0	*	+15 to 0	*
3‡				+10 to 0	+15 to 0	+30● to 0	+15 to 0	+30● to 0
4					+15 to 0	*	*	*
5						+20⊕ to 0	*	*
6							*	*
7								*
8								

ELECTRICAL CHARACTERISTICS at TA = 25°C

CHARACTERISTIC	SYMBOL TEST CONDITIONS		LIMITS	UNITS	
			TYP.		
STATIC CHARACT	TERISTĮCS				
		V+	v-		
Input Offset Voltage	N. a	6 V	6 V	0.98	mV
mput onset voltage	VIO	12 V	12 V	0.89	iii v
Input Offset Current	luo.	6 V	6 V	0.56	μA
input onset ourient	10	12 V	12 V	1.06	μ
Input Bias Current	i.	6.V	6 V	16.6	μA
	4	12 V	12 V	36	μΑ
Quiescent Operating	le or le	6 V	6 V	1.25	mA
Current	16 01 18	12 V	12 V	3.3	MA
Input Current	1-	6 V	6 V	0.85	mA
(Terminal No. 7)	17	12 V	12 V	1.65	ША
Device Dissipation	Pr	6 V	6 V	36	mW
Device Dissipation	Рт	12 V	12 V	175	mvv

File No. 711

#### MAXIMUM CURRENT RATINGS

This chart gives the range of voltages which can be applied to the terminals listed horizontally with respect to the terminals listed vertically. For example, the voltage range of the horizontal terminal 4 with respect to terminal

‡ Terminal #3 is connected to the sub-

Voltages are not normally applied be-tween these terminals. Voltages appearing between these terminals will be safe, if the specified volt-age limits between all other termi-nals are not exceeded.

2 is -1 to +5 volts.

strate and case.

Limit is +24V

TERM- INAL No.	I <sub>IN</sub> mA	IOUT mA
1	0.6	0.1
2	4	0.1
3	0.1	23
4	20	0.1
5	0.6	0.1
6	20	0.1
7	4	0.1
8	20	0.1

332

## ELECTRICAL CHARACTERISTICS AT $T_A = 25^{\circ}C - Cont'd$ .

CHARACTERISTIC S		SYMBOL	т	EST	LIMITS	UNITS
			COND	TIONS	Тур.	01111
DYNAMIC	CHARACTE	RISTICS				
			f = 100 MHz	Cascode	20	dB
			VCC = +9V	DiffAmpl.	17	uD
Power Ga	un	GP	f = 10.7 MHz	Cascode	39	dB
			V <sub>CC</sub> = +9V	DiffAmpl.	32	uв
Noise Fig	ZUIE	NF	f = 100 MHz	Cascode	7.2	dB
110.00 1 12	5010		VCC = +9V	DiffAmpl.	6.7	чъ
Input Adm	nittance	Y <sub>11</sub>		Cascode	0.6 + j 1.6	mmho
input ridi	intunice	• 11		DiffAmpl.	0.5 + j 0.5	minito
Reverse	Transfer	Via	1	Cascode	0.0003 - j0	
Admitta		Y <sub>12</sub>	f = 10.7 MHz	DiffAmpl.	0.01 · j0.0002	mmho
Forward 7	Fransfer	v	V <sub>CC</sub> = +9V	Cascode	99 - j18	
Admitta		Y <sub>21</sub>		DiffAmpl.	-37 + j0.5	mmho
Outrust		v	1	Cascode	0. + j0.08	
Output Admitta	nce	Y <sub>22</sub>	1	DiffAmpl.	0.04 + j0.23	mmho
Power Ou (Untuned		Po	f = 10.7 MHz	DiffAmpl. 50 Ω Input-	5.7	μW
	· · · · · · · · · · · · · · · · · · ·		4	Output		
AGC Rang	ge wer Gain	AGC	V <sub>CC</sub> = +9V	DiffAmpl.	62	dB
to Full	Cutoff)		CC SV	Dirit: Pampi.	02	
	at		f = 10.7 MHz	Cascode	40	
	f = 10.7 MHz		Vcc = +0V	DiffAmpl.	30	dB
			$R_L = 1 k\Omega$	Citter Pariphi	50	
Voltage Gain		A		V - CV		
dum	Differential		°CC = +6V, RL = 2 kΩ	V <sub>EE</sub> = -6V,	38	
	at f = 1 kHz		1		i	dB
	1 - 1 KHZ		$V_{\rm CC} = +12V$ ,	V <sub>EE</sub> = -12V	40.5	
			$R_L = 1.6 k\Omega$		42.5	
	A. Deal		Vcc = +6V,	V <sub>EE</sub> = -6V,		
Max. Peak Output V			R <sub>L</sub> = 2 kΩ		11.5	۷ <sub>P-</sub> P
at f = 1		V <sub>0</sub> (P-P)	$V_{CC} = +12V$ ,	V <sub>EE</sub> = -12V		
			$R_L = 1.6 \text{ k}\Omega$	EE	23	
				V <sub>EE</sub> = -6V,	7.3	
Bandwidth	ı	DW	R <sub>L</sub> = 2 κΩ		,	
at-3 dB	point	BW	Vcc = +12V,	$V_{EE} = -12V$		MHz
			$R_L = 1.6 \text{ k}\Omega$		8	
0			$V_{CC} = +6V,$	V <sub>EE</sub> = -6V	(-3.2 - 4.5)	
Common-N Input-Vo	lode Itage Range	VCMR	$V_{CC} = +12V$	$V_{EE} = -12V$	(-3.2 - 4.3)	v
Common-N		CMR	V <sub>CC</sub> = +6V,	V <sub>EE</sub> = -6V	110	dB
Rejectio	n Katio		VCC = +12V,	V <sub>EE</sub> = -12V	90	
Input Impe	dance	7.0	V <sub>CC.</sub> = +6V,	V <sub>EE</sub> = -6V	5.5	
at f = 1		ZIN	V <sub>CC</sub> = +12V,	V <sub>FF</sub> = -12V	3	kΩ
		ŀ				
Book to D	o.ol/		V <sub>CC</sub> = +9V	f = 10.7 MHz	4	
Peak-to-P Output Current	Eak	I <sub>P-P</sub>	V <sub>CC</sub> = +12V	e <sub>in</sub> = 400 mV DiffAmpl.	6	. mA
		L				

.

TABLE I.	GROUP A ELECTRICAL	SAMPLING	INSPECTION
----------	--------------------	----------	------------

	Tac				Conditions			Limits for Indicated Temp. ( <sup>0</sup> C)				
Characteristics	Symbol					. N	linimu	m	м	aximu	m	Unit
		v	сс	۷ <sub>E</sub>	E	-55	+25	+125	-55	+25	+125	
Static												
Input Offset	v <sub>i0</sub>	+ 6	6	-6		-	-	-	7	5	7.5	m∖
Voltage	10	+	12	-1	2	-	-	-	5	5	6	
Input Offset	1 <sub>10</sub>	+ (		-6		-	-	-	10	5	7.5	μA
Current		+	12	-1	2	-	-	-	12	6	9	
Input Bias	1	+ (	6	-6		-	-	-	70	40	35	μΑ
Current		+	12	-1:	2	-	-	-	130	80	55	
Quiescent Oper.	1 <sub>6</sub> or	+ (	6	-6		0.5	1.0	0.5	2.0	1.5	2.0	mA
Current	1 <sub>8</sub>	+ :	12	-1	2	2.0	2.5	1.5	4.5	4.0	4.0	
Input Current	1 <sub>7</sub>	+	6	-6		0.5	0.5	0.35	1.5	1.0	1.2	mA
(terminal 7)	'7	+ :	12	-1	2	1.0	1.0	0.75	2.5	2.1	2.0	
Device	Р <sub>Т</sub>	+ 6	6	-6		20	24	20	45	42	45	mW
Dissipation	· T	+ 1	12	- 1	2	120	120	105	230	220	210	1
		_										
Dynamic												
Dynamic		v <sub>cc</sub>	= +9V	Cas	code		35		-	-	-	
Dynamıc				Cas Diff-			35 28	-	-	-	-	
Dynamic Power Gain	GP	f = 10	.7 MH:	{	Ampl	_		-	-	-	-	dB
	GP	f = 10 V <sub>CC</sub>	.7 MH: = +9V	z (Diff-	Ampl scode	-	28	-	-	-	-	dB
Power Gain		f = 10 <sup>V</sup> CC f = 10(	.7 MH: = +9V 0 MHz	Z Diff-	Ampl scode	-	28 16	-		_ _ _ _ 9	-	
	G <sub>P</sub> NF	f = 10 V <sub>CC</sub> f = 100 V <sub>CC</sub>	.7 MH: = +9V 0 MHz = +9V	Z Diff-	Ampl scode Ampl scode	-	28 16	-	-	  9 9	-	
Power Gain Noise Figure		f = 10 V <sub>CC</sub> f = 100 V <sub>CC</sub>	.7 MH: = +9V 0 MHz = +9V 0 MHz	Z Diff- Cas Diff- Cas	Ampl scode Ampl scode	-	28 16	   	- - - -		- - - - -	
Power Gain		$f = 10$ $V_{CC}$ $f = 100$ $V_{CC}$ $f = 10$	.7 MH: = +9V 0 MHz = +9V 0 MHz	2 Diff- Cas Diff- Cas Diff- Freq. kHz	Ampl scode Ampl scode Ampl R <sub>L</sub>	-	28 16	-	-		-	dB
Power Gain Noise Figure Voltage Gain	NF	$f = 10$ $V_{CC}$ $f = 100$ $V_{CC}$ $f = 10$ $V_{CC}$	.7 MH2 = +9V 0 MH2 ≂ +9V 0 MH2 V <sub>EE</sub>	Diff- Cas Diff- Cas Cas Diff- Freq.	Ampl scode Ampl scode Ampl R <sub>L</sub> kΩ	-	28 16 14 -	- - - -	-	9		
Power Gain Noise Figure Voltage Gain (Differential) Max. Peak-to-	NF	f = 10 $V_{CC}$ f = 100 $V_{CC}$ f = 10 $V_{CC}$ + 6 + 12 + 6	.7 MH2 = +9V 0 MH2 = +9V 0 MH2 0 MH2 VEE -6	Diff- Cas Diff- Cas Cas Diff- Freq. kHz	Ampl scode Ampl code Ampl R <sub>L</sub> kΩ	-	28 16 14 - 35	-	-	9 42	-	dB dE
Power Gain Noise Figure Voltage Gain (Differential)	NF	f = 10 $V_{CC}$ f = 100 $V_{CC}$ f = 10 $V_{CC}$ + 6 + 12 + 6	.7 MH: = +9V 0 MHz = +9V 0 MHz 0 MHz -6 -12	2 Diff- Cas Diff- Cas Diff- Freq. kHz	Ampl scode Ampl code Ampl RL kΩ 2 1.6	-	28 16 14 - - 35 40	- - - - - - - - - - - - -	- - - - -	9 42	- - - - - - - -	dB
Power Gain Noise Figure Voltage Gain (Differential) Max. Peak-to- Peak Output Voltage Common-Mode	NF А <sup>V</sup> 0(Р-Р)	f = 10 $V_{CC}$ f = 100 $V_{CC}$ f = 10 $V_{CC}$ f = 10 $V_{CC}$ f = 10 $V_{CC}$ f = 10 $V_{CC}$ f = 100 $V_{CC}$ f = 100 F =	.7 MH: = + 9V 0 MHz = + 9V 0 MHz 0 MHz VEE -6 -12 -6	Diff- Cas Diff- Cas Cas Diff- Freq. kHz	Ampl scode Ampl ccode Ampl kΩ 2 1.6 2	-	28 16 14 - 35 40 7 7 15 -2.5	- - - - - - - - - - - - -	- - - - - - - - -	9 42	- - - - - - - - -	dE dE
Power Gain Noise Figure Voltage Gain (Differential) Max. Peak-to- Peak Output Voltage	NF	f = 10 $V_{CC}$ f = 100 $V_{CC}$ f = 10 $V_{CC}$ f = 10 $V_{CC}$ f = 10 $V_{CC}$ f = 10 $V_{CC}$ f = 100 $V_{CC}$ f = 100 F =	.7 MHz = + 9V 0 MHz + 9V 0 MHz 6 12 6 12	Diff- Cas Diff- Cas Cas Diff- Freq. kHz	Ampl scode Ampl ccode Ampl kΩ 2 1.6 2	-	28 16 14 - 35 40 7 15 to + 4	-	- - - - - - - - -	9 42	- - - - - - - - - - - - - - -	dB dE
Power Gain Noise Figure Voltage Gain (Differential) Max, Peak-to- Peak Output Voltage Common-Mode Input-Voltage	NF А <sup>V</sup> 0(Р-Р)	$f = 10 V_{CC} f = 100 V_{CC} f = 10 F F F F F F F F F F F F F F F F F F F$	.7 MH: = +9V 0 MHz = +9V 0 MHz 0 MHz -6 -12 -6 -12 -6	Diff- Cas Diff- Cas Cas Diff- Freq. kHz	Ampl scode Ampl ccode Ampl kΩ 2 1.6 2	-	28 16 14 - 35 40 7 7 15 -2.5	-		9 42		dE dE

#### Table II. PRE BURN IN ELECTRICAL AND POST BURN IN ELECTRICAL TESTS, AND DELTA LIMITS\*

CHARACTERISTIC	SYMBOL TEST CONDITIONS			UNITS		
	01111202		Min.	Max.	Max.∆	
Input Bias Current	l <sub>l</sub>		-	80	± 8	μA
Input Offset Voltage	V <sub>I0</sub>		•	5	± 2	mV
Quiescent Oper. Current	I <sub>6</sub> or I <sub>8</sub>		2.5	4	± 0.4	mA
Input Current (term. 7)	17		1.0	2.1	± 0.2	mА
Device Dissipation	Ρ <sub>T</sub>		120	220	± 24	mW

\* Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 2.

#### Table III. FINAL ELECTRICAL TESTS

	SYM-	TEST CO	ONDITIONS LIMITS FOR INDICATE				D TEM			
CHARACTERISTICS	BOLS	v+	V-		Ainimum			Maxim		UNITS
		<u> </u>		-55	+25	+125	-55	+ 25	+125	
STATIC										
Input Offset Voltage	v <sub>10</sub>	+6 +12	-6 -12	·	· ·	•	5	5 5	- 6	mγ
Input Offset Current	I <sub>10</sub>	+6 +12	-6 -12	•		•	12	5 6	- 9	μA
Input Bias Current	Ц	+ 6 + 12	-6 -12	•	•	•	130	40 80	- 55	μA
Quiescent Oper. Current	or 16 18	+6 +12	-6 -12	2.0	1 2.5	1.5	4.5	1.5 4.0	- 4.0	mA
Input Current (terminal 7)	17	+6 +12	-6 -12	- 1.0	0.5 1.0	0.75	- 2.5	1.0 2.1	- 2.0	mА
Device Dissipation	Рт	+6 +12	-6 -12	120	24 120	105	230	42 220	210	mΨ
DYNAMIC										
Power Gain	Gp		f = 10.7 MHz Config.		28					dB
	νP	V <sub>CC</sub> = +9V, Cascode Am	f = 100 MHz pl. Config.	· ·	16					dB
Noise Figure	NF		V <sub>CC</sub> = +9V, f = 100 MHz Cascode Ampl. Config.				-	9	-	₫B
Voltage Gain (Diff.)	A	V <sub>CC</sub> = +12V R <sub>L</sub> = 1.6 kΩ	, f = 1 kHz	•	40		-	45	-	dB

## Table IV. GROUP C ELECTRICAL CHARACTERISTICS SAMPLING TESTS (TA = 25°C, V<sup>+</sup> = + 12V, V<sup>-</sup> = -12V)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIN	AITS	UNITS
CIMANOTERIOTIC	01111202		Min.	Max.	0
Input Offset Voltage	V <sub>I0</sub>		•	5	mV
Input Bias Current	L.		•	80	μA
Quiescent Oper. Current	I <sub>6</sub> or I <sub>8</sub>		2.5	4.0	mA
Input Current (term. 7)	17		1.0	2.1	mA
Device Dissipation	Ρ <sub>T</sub>		120	220	m₩
Power Gain	GP	V <sub>CC</sub> = +9V, f = 10.7 MHz DiffAmpl. Config.	28	-	dB



Linear Integrated Circuits Monolithic Silicon High-Reliability Slash(/) Series CA3039/...



# High-Reliability Diode Array Six Ultra - Fast Low -Capacitance Matched Diodes

For Applications in Communications and Switching Systems of Aerospace, Military and Critical Industrial Equipment

RCA-CA3039 "Slash" (/) Series type is a high-reliability linear integrated circuit Diode Array intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3039 described in Data Bulletin File No. 343 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels— /1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3039 Slash (/) Series type is supplied in the 12-lead TO-5 style package ("T" suffix) or in chip form ("H" suffix).

#### Features:

- Excellent reverse recovery time 1 ns typ.
- Matched monolithic construction –
   V<sub>F</sub> matched within 5 m V
- Low diode capacitance –
   C<sub>D</sub> = 0.65 pF typical at V<sub>R</sub> = 2 V

#### Applications:

- Balanced modulators or demodulators
- Ring modulators
- High speed diode gates
- Analog switches



Fig. 1 - Schematic Diagram

## ABSOLUTE MAXIMUM RATINGS at T<sub>A</sub> = 25 $^{\circ}C$

DISSIPATION:		
Any one diode unit	Peak Inverse Voltage, PIV for: D <sub>1</sub> -D <sub>5</sub>	5 V
Total for device	D <sub>6</sub>	0.5 V
For $T_A > 55$ °C, derate linearly 5.7 mW/°C	Peak Diode-to-Substrate Voltage, VDI	
TEMPERATURE RANGE	for D <sub>1</sub> -D <sub>5</sub> (term. 1,4,5,8 or 12 to term. 10)	+20, - 1 V
Operating $\dots \dots \dots$	DC Forward Current, IF	25 mA
Storage	Peak Recurrent Forward Current, If	
	Peak Forward Surge Current, I <sub>f</sub> (surge)	100 mA

LEAD TEMPERATURE (During Soldering): At distance 1/6" ± 1/32" (1.59 mm ± 0.79 mm) from case for 10 s max ....... 265°C

## ELECTRICAL CHARACTERISTICS, at TA = 25° C

Characteristics apply for each diode unit, unless otherwise specified.

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS	UNITS
		1 50 1		v
		$I_F = \frac{50 \mu A}{1 \text{mA}}$	· 0.65	V
DC Forward Voltage Drop	۷ <sub>F</sub>	3 mA	0.76	V V
		10 mA	0.81	V
DC Reverse Breakdown Voltage	V <sub>(BR)R</sub>	Ι <sub>R</sub> = 40μΑ	7	V
DC Reverse Breakdown Voltage Between any Diode Unit and Substrate	V <sub>(BR)R</sub>	I <sub>R</sub> = -10 μA	-	v
DC Reverse (Leakage) Current	I <sub>R</sub>	V <sub>R</sub> =4 V	0.016	nA
DC Reverse (Leakage) Current Between any Diode Unit and Substrate	۱ <sub>R</sub>	V <sub>R</sub> = -10 V	0.022	nA
Magnitude of Diode Offset Voltage (Difference in DC Forward Voltage Drops of any Two Diode Units)	$ V_{F_1} - V_{F_2} $	I <sub>F</sub> = 1 mA	0.5	mV
Temperature Coefficient of $ V_{F_1} - V_{F_2} $	$\frac{\Delta  v_{F_1} - v_{F_2} }{\Delta T}$	IF = 1 mA	1	µ۷∕°C
Temperature Coefficient of Forward Drop	$\frac{\Delta V_{F}}{\Delta T}$	I <sub>F</sub> = 1 mA	-1.9	mV∕°C
DC Forward Voltage Drop for Anode-to-Substrate Diode (D <sub>S</sub> )	۷ <sub>F</sub>	I <sub>F</sub> = 1 mA	0.65	v
Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 10 mA, I <sub>R</sub> = 10 mA	1	ns
Diode Resistance	R <sub>D</sub>	$f = 1 \text{ kHz}, I_F = 1 \text{ mA}$	30	Ω
Diode Capacitance	CD	$V_{R} = -2 V, I_{F} = 0$	0.65	pF
Diode-to-Substrate Capacitance	C <sub>DI</sub>	$V_{DI} = +4 V, I_{F} = 0$	3.2	pF

### Table I - Pre Burn-In and Post Burn-In Electrical Tests and Delta Limits\*

CHARACTERISTIC	SYMBOL	TEST CONDITIONS AT T <sub>A</sub> = 25° C	MIN.	LIMITS MIN. MAX. MAX. Δ				UNITS
Each Diode DC Forward Voltage Drop	VF	IF = 3 mA	0.69	0.81	±0.010	v		

\* Levels /1N, /1R, /1, and /2 require pre and post burn-in electrical tests and delta limits

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 7.

Table II — Final Electrical	Tests and Group A	Electrical Sampling Inspection
-----------------------------	-------------------	--------------------------------

		TEST CONDITIONS	LIMITS FOR INDICATED TEMPERATURES (°C)						
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MINIMUM			MAXIMUM			
			55	+25	+125	-55	+25	+125	
Each Diode:									
DC Forward Volt- age Drop	۷ <sub>F</sub>	I <sub>F</sub> = 3 mA	0.82	0.69	0.47	1.0	0.86	0.63	v
DC Reverse Leak- age Current	I <sub>R</sub>	V <sub>R</sub> = -4 V	-	-	-	-	100	-	nA
DC Reverse Break- down Voltage	V(BR)R	I <sub>R</sub> = 40 μA	-	5	-	-	-	-	v
Between Any Two Diodes:									
Diode Offset Voltage	VF1 - VF2	IF = 1 mA	-	-	-	-	8	-	mV
Breakdown Voltage Isolation-to-Substrate		-50 V through a 25 kΩ re- sistor to terminal 10. Ground terminals 1 through 9, 11 and 12. Measure voltage at termi- nal 10.	-	-	-	-25	-25	-25	v

## Table III.-- Group C Electrical Characteristics Sampling Tests ( $T_A = 25^\circ$ C)

CHARACTERISTIC	SYMBOL	TEAT CONDITIONS	L	IMITS	
	STMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Each Diode: DC Forward Voltage Drop	VF	IF = 3 mA	0.69	0.81	v
DC Reverse Leakage Current	IR	V <sub>B</sub> = -4 V	-	100	nA
DC Reverse Breakdown Voltage	V(BR)R	I <sub>B</sub> = 40 μA	5	-	V
Between Any Two Diodes: Diode Offset Voltage	VF1 - VF2	IF = 1 mA	_	8	mV



Fig. 2 - DC forward voltage drop (any diode) and diode offset voltage vs DC forward current.



Fig. 4 – DC reverse (leakage) current between diodes (1,2,3,4,5) and substrate vs temperature.



Fig. 3 - DC reverse (leakage) current (diodes 1,2,3,4,5) vs temperature.



Fig. 5 - Diode offset voltage (any diode) vs temperature.



Fig. 6 - Diode resistance (any diode) vs DC forward current.



92C5-22936

Fig. 7 - Burn-in and operating life test circuit.



# **Linear Integrated Circuits**

Monolithic Silicon

# High-Reliability Slash(/) Series CA3045/...



# High-Reliability General-Purpose Transistor Array

Three Isolated Transistors and One Differentially-Connected Transistor Pair

For Low-Power Applications at Frequencies Through the VHF Range In Aerospace, Military, and Critical Industrial Equipment

Features:

- Two matched pairs of transistors
  - VBE matched ±5 mV
  - Input offset current 2  $\mu$ A max. at IC = 1 mA
- 5 general purpose monolithic transistors
  - Operation from DC to 120 MHz
  - Wide operating current range
  - Low noise figure 3.2 dB typ. at 1 kHz
  - Full military temperature range for CA3045 -55 to +125°C

### Applications:

- General use in all types of signal processing systems operating anywhere in the frequency range from DC to VHF
- Custom designed differential amplifiers
- Temperature compensated amplifiers
- See RCA Application Note, ICAN-5296 "Application of the RCA-CA3018 Integrated-Circuit Transistor Array" for suggested applications.



Fig. 1 — Schematic diagram.

RCA-CA-3045 "Slash" (/) Series type is a high-reliability linear integrated circuit general-purpose transistor array intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3045 described in Data Bulletin File No. 341 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels— /1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3045 Slash (/) Series type is supplied in the 14-lead dual-in-line ceramic package ("D" suffix) or in chip form ("H" suffix).

### ABSOLUTE MAXIMUM RATINGS AT $T_A = 25^{\circ}C$ :

	EACH TRANSISTOR	TOTAL PACKAGF	
POWER DISSIPATION:			
At T <sub>A</sub> up to 75°C	300	750	mW
At T <sub>A</sub> > 75°C	Der	ate at 8 mW/°C	
Collector-to-Emitter Voltage, VCEO	15	-	v
Collector-to-Base Voltage, VCBO	20	_	v
Collector-to-Substrate Voltage, VCIO*	20		v
Emitter-to-Base Voltage, VEBO	5	-	v
Collector Current, IC	50	-	mA
TEMPERATURE RANGE:			
Operating	-55	to +125	°c
Storage	-65	to +150	°c
LEAD TEMPERATURE (During Soldering):			
At distance 1/16" + 1/22" /1 50 mm +0.70 mm) from	n ears for 10 c may		265° C

At distance 1/16" ± 1/32" (1.59 mm ±0.79 mm) from case for 10 s max..... 265°C

\*The collector of each transistor of the CA3045 is isolated from the substrate by an integral diode. The substrate (terminal 13) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.

## ELECTRICAL CHARACTERISTICS, at TA = 25°C

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS	LIMITS Type CA3045	UNITS	CHARAC- TERISTIC CURVES
			TYP.		FIG.
STATIC CHARACTERISTICS					
Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	$I_{C} = 10 \mu A, I_{E} = 0$	60	٧	
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>	$I_{C} = 1 \text{ mA}, I_{B} = 0$	24	٧	-
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	$I_{C} = 10 \mu A, I_{CI} = 0$	60	٧	•
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	$I_{E} = 10 \mu A, I_{C} = 0$	7	٧	•
Collector-Cutoff Current	I <sub>CB0</sub>	V <sub>CB</sub> = 10 V, I <sub>E</sub> = 0	0.002	nA	2
Collector-Cutoff Current	ICE0	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0	See curve	μA	3
Static Forward Current-Transfer Ratio (Static Beta)	<sup>h</sup> FE	$V_{CE} = 3 V \begin{cases} I_C = 10 \text{ mA} \\ I_C = 1 \text{ mA} \\ I_C = 10 \mu\text{A} \end{cases}$	100 100 54	•	4
Input Offset Current for Matched Pair $Q_1$ and $Q_2$ . $ I_{ O_1} - I_{ O_2} $		$V_{CE} = 3 V, I_C = 1 mA$	0.3	μA	5
Base-to-Emitter Voltage	V <sub>BE</sub>	$V_{CE} = 3 V \begin{cases} I_E = 1 \text{ mA} \\ I_E = 10 \text{ mA} \end{cases}$	0.715 0.800	V	6
$\begin{array}{l} \mbox{Magnitude of Input Offset Voltage for Differential Pair  V_{BE_1} - V_{BE_2}  \end{array}$		V <sub>CE</sub> = 3 V, I <sub>C</sub> = 1 mA	0.45	mV	6,8
$\begin{array}{l} \mbox{Magnitude of Input Offset Voltage for Isolated Transistors  V_{BE_3} \cdot V_{BE_4} , \\  V_{BE4} \cdot V_{BE5} , \  V_{BE5} \cdot V_{BE3}  \end{array}$		V <sub>CE</sub> = 3 V, I <sub>C</sub> = 1 mA	0.45	mV	6,8
Temperature Coefficient of Base-to-Emitter Voltage	ΔV <sub>BE</sub> ΔT	V <sub>CE</sub> = 3 V, I <sub>C</sub> = 1 mA	-1.9	mV∕⁰C	7
Collector-to-Emitter Saturation Voltage	VCES	1 <sub>B</sub> = 1 mA, 1 <sub>C</sub> = 10 mA	0.23	٧	
Temperature Coefficient: Magnitude of Input-Offset Voltage	Δ V <sub>10</sub>   Δ T	V <sub>CE</sub> = 3 V, I <sub>C</sub> = 1 mA	1.1	μ <b>γ/⁰C</b>	8

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS	LIMITS Type CA3045	UNITS	CHARAC- TERISTIC CURVES
			TYP.		FIG.
DYNAMIC CHARACTERISTICS					
Low-Frequency Noise Figure	NF	$f = 1 \text{ kHz}$ , $V_{CE} = 3 \text{ V}$ , $I_C = 100 \mu \text{A}$ Source Resistance = 1 k $\Omega$	3.25	dB	10(ь)
Low-Frequency, Small-Signal Equivalent-Circuit Characteristics:					
Forward Current-Transfer Ratio	h <sub>fe</sub>	t t	110	•	11
Short-Circuit Input Impedance	h <sub>ie</sub>		3.5	kΩ	
Open-Circuit Output Impedance	h <sub>oe</sub>	f = 1 kHz, V <sub>CE</sub> = 3 V, I <sub>C</sub> = 1 mA	15.6	$\mu$ mho	
Open-Circuit Reverse Voltage-Transfer Ratio	h <sub>re</sub>		1.8×10 <sup>-4</sup>	-	
Admittance Characteristics:					
Forward Transfer Admittance	Y <sub>fe</sub>	1	31-j1.5	•	
Input Admittance	Y <sub>ie</sub>	f = 1 MHz, V <sub>CF</sub> = 3 V, I <sub>C</sub> = 1 mA	0.3+j0.04	•	
Output Admittance	Y <sub>oe</sub>	1 = 1 MHZ, VCE = 5 V, IC = 1 HK	0.001 + j0.03	•	
Reverse Transfer Admittance	Y <sub>re</sub>	↓ ↓	See curve	•	
Gain-Bandwidth Product	fT	$V_{CE} = 3 V, I_{C} = 3 mA$	550	•	9
Emitter-to-Base Capacitance	CEB	V <sub>EB</sub> = 3 V, I <sub>E</sub> = 0	0.6	pF	•
Collector-to-Base Capacitance	CCB	$V_{CB} = 3 V, I_{C} = 0$	0.58	pF	·
Collector-to-Substrate Capacitance	C <sub>CI</sub>	$V_{CS} = 3 V, I_{C} = 0$	2.8	pF	•

_F	ile	No.	71	0

Table I – Pre Burn-In Electrical and Post Burn-In Electrical Tests, and Delta Limits\*

Observatoriation	0h.a.l	Test Oreditions		Limits		Units	
Characteristics	Symbol	Test Conditions	Min.	Max.	Max.∆	UNITS	
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	$I_E = 10\mu A, I_C = 0$ (Except Q <sub>5</sub> )	5		±0.5	v	
Collector-Cutoff Current	ICEO	V <sub>CE</sub> = 10V, I <sub>B</sub> = 0	-	0.5	±0.15	μA	
Input Current	i,	$I_{C} = 1 \text{ mA}, V_{CE} = 3 \text{ V}$	5	25	±3	μA	
Base-to-Emitter Voltage	V <sub>BE</sub>	$I_{C} = 1 \text{mA}, V_{CE} = 3V$	0.6	0.8	±0.10	۷	

\* Levels /1 and /2 require pre burn in electrical and post burn in electrical tests, and delta limits.

Level 3 requires pre burn-in test only. The burn-in and operating life test circuit is shown in Fig. 6.



Fig. 2–1 ypical static base-to-emitter voltage characteristic and input offset voltage for differential pair and paired isolated transistors vs emitter current.



Table II - Final Electrical Tests (For each transistor unless otherwise indicated)

			Li		Indicate	d Temp			
Characteristics	Symbol	Test Conditions	Minimum		Maximum			Units	
		L	-55	+25	+125	-55	+25	+125	
STATIC		••••••••••••••••••••••••••••••••••••••			·				
Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	$I_{C} = 10 \mu A, I_{E} = 0$	-	20	.	-		•	v
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>	$I_{\rm C} = 1$ mA, $I_{\rm B} = 0$	-	15		•	•		v
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	I <sub>C</sub> = 10μΑ, I <sub>CI</sub> = 0		20	-	•	-		v
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	$I_E = 10\mu A$ , $I_C = 0$ (Except Q5)		5	-	-	-	-	v
Collector-Cutoff Current	ICBO	$V_{CB} = 10V, I_E = 0$	•	-	-		40	-	nA
Collector-Cutoff Current	ICE0	$V_{CE} = 10V, I_B = 0$		-	-	-	0.5	100	μA
Static Forward		$\int I_{\rm C} = 10  \text{mA}$		30	•	-	-	-	
Current-Transfer Ratio	<sup>h</sup> FE	$V_{CE} = 3V \begin{cases} I_C = 10mA \\ I_C = 1mA \\ I_C = 10\mu A \end{cases}$	18	40	45	•	-	· 	-
Input Offset Current for Differential Pair	<sup>1</sup> 101- 1102	$V_{CE} = 3V, I_C = 1mA$			-	-	2	-	μA
Base-to-Emitter Voltage	V <sub>BE</sub>	$V_{CE} = 3V \begin{cases} I_C = 10 \text{ mA} \\ I_C = 1 \text{ mA} \end{cases}$	0.7	0.6	0.4	1.0	1.0 0.8	0.7	v
Input Offset Voltage for Differential Pair	V <sub>BE1</sub> - V <sub>BE2</sub>	$V_{CE} = 3V, I_C = 1mA$	-	-	•		5	-	mV
Input Offset Voltage for Isolated Transistors	v <sub>io</sub>	$V_{CE} = 3V, I_C = 1mA$	-	-	-	-	5		mV
Collector-to-Emitter Saturation Voltage	VCES	$I_{B} = 1 \text{mA}, I_{C} = 10 \text{mA}$			•	-	0.5	-	v





Fig. 5 – Typical normalized forward current-transfer ratio, short-circuit input impedance, opencircuit output impedance, and open-circuit reverse voltage-transfer ratio vs collector current.

Table III -- Group A Electrical Sampling Inspection

Characteristics	Symbol	Test Conditions		ts for li Mínimur	ndicateo	1	oeratur Maximi		Units
	Symbol			+25	+125	-55	+25	+125	onits
STATIC		L	I	I			1		I
Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	I <sub>C</sub> = 10/ <i>i</i> A, I <sub>E</sub> = 0		20			-		v
Collector-to-Emitter Breakdown Voltage	V(BR)CEO	I <sub>C</sub> = 1mA, I <sub>B</sub> = 0	-	15	•	-	-	-	v
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	IC = 10/4, ICI = 0		20		-	-	-	v
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	I <sub>E</sub> = 10µA, I <sub>C</sub> = 0 (Except Q <sub>5</sub> )		5	-	-		-	v
Collector-Cutoff Current	сво	V <sub>CB</sub> = 10V, I <sub>E</sub> = 0	. •		-	-	40	-	nA
Collector-Cutoff Current	CEO	V <sub>CE</sub> = 10V, I <sub>B</sub> = 0		:		-	0.5	100	μA
		$V_{CE} = 3V I_C = 10mA$	•	30	-	-	-	-	-
Static Forward Current-Transfer Ratio	<sup>h</sup> FE		18	40	45	-	•	200	-
		lc = 10μΑ	•	15	•	-	-	-	-
Input Offset Current for Differential Pair, $({\rm Q}_1,{\rm Q}_2)$	1'101 <sup>-1</sup> 105	$V_{CE} = 3V, I_{C} = 1mA$		-	-	•	-	2	μA
		V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA	0.7	0.6	0.4	1.0	0.8	0.70	v
Base-to-Emitter Voltage	V <sub>BE</sub>	V <sub>CE</sub> = 3V, I <sub>C</sub> = 10mA	-	•		-	1.0	-	v
Input Offset Voltage for Differential Pair, $(Q_1, Q_2)$	V <sub>BE1</sub> -V <sub>BE2</sub>	V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA	•	-	-		5	-	mV
Input Offset Voltage for Isolated Transistors $ Q_3 - Q_4 ,  Q_4 - Q_5 ,  Q_5 - Q_3 $	V <sub>IO</sub>	$V_{CE} = 3V, I_C = 1mA$	•			-	5		mV
Collector-to-Emitter Saturation Voltage	VCES	$I_{B} = 1mA, I_{C} = 10mA$	-		-	-	0.5	-	v
DYNAMIC									
Gain-Bandwidth Product (Q <sub>3</sub> )	fT	V <sub>CE</sub> = 3V, I <sub>C</sub> = 3mA, f = 100 MHz	•	300	-	-	-	-	MHz

Table IV – Group C Electrical Characteristics Sampling Tests  $(T_A = 25^\circ C, V_{CC} = +6 V, V_{EE} = -6 V)$ 

Characteristic	Sumbal	Test Oraditions	Li	mits	
Characteristic	Symbol	Test Conditions	Min.	Max.	Units
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	$B0 \qquad \begin{array}{c} IE = 10 \ \mu A \\ IC = 0 \\ (Except \ Q5) \end{array}$		-	v
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>	$I_{C} = 1 \text{ mA}$ $I_{B} = 0$	15	-	V
Collector-Cutoff Current	ICEO	$V_{CE} = 10 V$ $I_B = 0$	•	0.5	μA
Input Current	۰ų	V <sub>CE</sub> = 3 V I <sub>C</sub> = 1 mA	5	25	μA
Base-to-Emitter Voltage	V <sub>BE</sub>	$V_{CE} = 3 V$ $I_{C} = 1 mA$	0.6	0.8	V



Fig. 6 – Burn-in and operating life test circuit.



# **Linear Integrated Circuits**

**Monolithic Silicon** 

# High-Reliability Slash(/) Series CA3049/...



# High-Reliability Dual High-Frequency Differential Amplifier

For Low-Power Applications at Frequencies up to 500 MHz in Aerospace, Military and Critical Industrial Equipment

Features:

- Power Gain 23 dB (typ.) at 200 MHz
- Noise Figure 4.6 dB (typ.) at 200 MHz
- Two differential amplifiers on a common substrate
- Independently accessible inputs and outputs

RCA-CA3049 "Slash" (/) Series type is a high-reliability linear integrated circuit dual high-frequency differential amplifier intended for low-power applications at frequencies up to 500 MHz in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3049 described in Data Bulletin File No. 611 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels-/1N,/1R,/1,/2,/3, and /4-which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels-/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3049 Slash (/) Series type is supplied in the 12-lead TO-5 style package ("T" suffix) or in chip form ("H" suffix).

#### Applications

- VHF amplifers
- VHF mixers
- Multifunction combinations RF/Mixer/Oscillator; Converter/IF
- IF amplifiers (differential and/or cascode)
- Product detectors
- Doubly balanced modulators and demodulators
- Balanced quadrature detectors
- Cascade limiters
- Synchronous detectors
- Balanced mixers
- Synthesizers
- Balanced (push-pull) cascode amplifiers
- Sense amplifiers



9205-15245

Fig. 1 - Schematic Diagram

#### MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}C$

POWER DISSIPATION, P: Any one transistor	
LEAD TEMPERATURE (During Soldering): At distance 1/16 ±1/32" (1.59 mm ±0.79 mm) from case for 10 s max.	265°C
The following ratings apply for each transistor in the devices	
Collector-to-Emitter Voltage, V <sub>CEO</sub> 15         Collector-to-Base Voltage, V <sub>CBO</sub> 20         Collector-to-Substrate Voltage, V <sub>CIO</sub> *       20         Emitter-to-Base Voltage, V <sub>EBO</sub> 5         Collector Current, IC       50	V V V mA

\*The collector of each transistor of the CA3049T is

isolated from the substrate by an integral diode. The substrate (terminal 9) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.



Fig. 2 - Static characteristics test circuit



L<sub>1</sub>, L<sub>2</sub> – Approx. 1/2 Turn #18 Tinned Copper Wire, 5/8" Dia. C<sub>1</sub>, C<sub>2</sub> – 15 pF Variable Capacitors (Hammarlund, MAC-15; or Equivalent)

All Capacitors in µF Unless Otherwise Indicated

All Resistors in Ohms Unless Otherwise Indicated

Fig. 3 – 200 MHz cascode power gain and noise figure test circuit.

LIMITS CHARACTERISTIC SYMBOL TEST CONDITIONS UNITS MIN. MAX. MAX. A at T\_ = 25°C 1<sub>3</sub> = 1<sub>9</sub> = 2mA 25.2 ±6 μA Input Bias Current Q1, Q2, Q5, Q6 ١, v<sup>+</sup> = +6 v 1<sub>3</sub> = 1<sub>9</sub> = 2mA Input Bias Current Q3, Q4 50.4 +12 μA 4 V<sup>+</sup> = +6 V E = 10μA Emitter-to Base Breakdown -5.3 ±1.0 v V<sub>EBO</sub> 1<sup>-</sup><sub>C</sub> = 0 Voltage Q3, Q4 V<sub>CB</sub> = 10 V Collector Cutoff Current O1 to O6 95 ±50 nΑ <sup>1</sup>сво 1<sub>E</sub> = 0

Table I - Pre Burn-In and Post Burn-In Electrical Tests and Delta Limits\*

Levels /1N, /1R, /1, and /2 require pre and post burn-in electrical tests and delta limits Level /3 requires pre burn-in electrical test only. The burn-in circuit is shown in Fig. 9.

## ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C

CHARACTERISTICS	SYMBOLS	TEST COND	ITIONS	LIMITS CA3049T TYP.	UNITS
STATIC CHARACTERISTICS				-	
For Each Differential Amplifier		· · · · · · · · · · · · · · · · · · ·		1	r
Input Offset Voltage	Vio			0.25	mV
Input Offset Current	10	l <sub>3</sub> = l <sub>9</sub> = 2 mA		0.3	μA
Input Blas Current	ПВ			13.5	μΑ
Temperature Coefficient Mag- nitude of Input-Offset Voltage For Each Transistor	ΔV <sub>IO</sub> Ι ΔΤ			1.1	μV/°C
DC Forward Base-to-		V <sub>CE</sub> = 6 V		T	
Emitter Voltage	VBE	$l_{\rm C} = 1  \rm{mA}$		774	m∨
Temperature Coefficient of	ΔV <sub>BE</sub>				
Base-to-Emitter Voltage	ΔΤ	V <sub>CE</sub> = 6 V, <sup>1</sup> C =	= 1 mA	-0.9	mV/°C
Collector-Cutoff Current	ГСВО	V <sub>CB</sub> = 10 V, I <sub>E</sub>	= 0	0.0013	nA
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)</sub> CEO	I <sub>C</sub> = 1 mA, I <sub>B</sub> =		24	v
Collector-to-Base Breakdown Voltage	V(BR)CBO	Ι <sub>C</sub> = 10 μA, Ι <sub>Ε</sub>	= 0	60	v
Collector-to-Substrate Breakdown Voltage	V(BR)CIO	Ι <sub>C</sub> = 10 μA, Ι <sub>B</sub>	= 0, 1 <sub>E</sub> = 0	60	v
Emitter-to-Base Breakdown Voltage	V(BR)EBO	Ι <sub>E</sub> = 10 μΑ, Ι <sub>C</sub>	= 0	7	v
DYNAMIC		• • • • • • • • • • • • • • • • • • • •		······································	
CHARACTERISTICS 1/f Noise Figure (For	· · · ·	f = 100KHz,R	$c = 500 \Omega$		
Single Transistor)	NF	$I_C = 1 \text{ mA}$	3	1.5	dB
Gain-Bandwidth Product (For Single Transistor)	fT	V <sub>CE</sub> = 6 V, I <sub>C</sub> =	= 5 mA	1.35	GHz
Collector-Base Capacitance	с <sub>св</sub>	I <sub>C</sub> = 0	V <sub>CB</sub> = 5V	0.28 0.28	pF pF
Collector-Substrate Capacitance	CCI	I <sub>C</sub> = 0	V <sub>CI</sub> = 5V	1.65	pF
For Each Differential Amplifier			,		
Common-Mode Rejection Ratio	CMR	l <sub>3</sub> = l <sub>9</sub> = 2 mA		100	dB.
AGC Range, One Stage	AGC	Bias Voltage = -		75	dB
Voltage Gain, Single-Ended Output	A	Bias Voltage = - f = 10 MHz	-4.2V	22	dB
Insertion Power Gain	G <sub>p</sub>	f = 200 MHz	Cascode	23	dB
Noise Figure	NF	V <sub>CC</sub> = 12V	Cascode	4.6	dB
Input Admittance	Y <sub>11</sub>	For Cascode Configuration	Cascode	1.5 + j 2.45	mmho
input Admittance	' 1 1	1 <sub>3</sub> = 1 <sub>9</sub> = 2 mA	Diff.Amp.	0.878 + j 1.3	minino
Reverse Transfer Admittance	Y <sub>12</sub>	For Diff. Amplifier Configuration	Cascode	0 – j 0.008	mmho
		13 = 19 = 4mA	Diff.Amp.	0 – j 0.013	
Forward Transfer Admittance	Y <sub>21</sub>	(each collector	Cascode	17.9 - j 30.7	mmho
		I <sub>C</sub> ≃ 2mA)	Diff. Amp.	- 10.5 + j 13	
Output Admittance	Y <sub>22</sub>		Cascode Diff.Amp.	- 0.503 - j 15 0.071 + j 0.62	mmho

## CA3049 Slash (/) Series\_\_\_\_\_

### \_\_\_\_\_ File No. 707

#### Table II - Final Electrical Tests

		TEST CONDITIONS		TS FOR IN	DICATE				-
CHARACTERISTIC	SYMBOL			MINIMUM	1.405		MAXIMU	VI +125	UNITS
		1	55	+25	+125	-55	+25	+125	
STATIC (Each Differ- ential Amplifer)									
Input Offset Voltage	v <sub>io</sub>		-	-	-	7	5	7.5	mV
Input Offset Current	<sup>1</sup> io	$I_3 = I_9 = 2mA$ V <sup>+</sup> = +6 V	-	-	-	9	3	3	μA
Input Bias Current	4	$I_3 = I_9 = 2mA$ V <sup>+</sup> = +6 V	-	-	-	41	25.2	18	μA
Collector Cutoff Current	<sup>I</sup> сво	V <sub>CB</sub> = 10 V, I <sub>E</sub> = 0		-	-	-	100	-	nA
Forward Base-to- Emitter Voltage	V <sub>BE</sub>	V <sub>CE</sub> = 6V, I <sub>C</sub> = 1mA	-	-	-	-	874	-	mV
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>	I <sub>C</sub> = 1mA, I <sub>B</sub> = 0	-	15	-	-	-	-	v
Collector-to-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	$I_{C} = 10\mu A, I_{E} = 0$	-	20	-	-	-	-	v
Collector-to-Sub- strate Breakdown Voltage	V <sub>(BR</sub> )CIO	$I_{C} = 10\mu A, I_{B} = I_{E} = 0$	-	20	-	-	-	-	v
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	ι <sub>E</sub> = 10μΑ, ι <sub>C</sub> = 0΄	-	5	-	-	-	-	v

Table III - Group A Electrical Sampling Inspection

CHARACTERISTIC		TEST CONDITIONS	LIMITS FOR INDICATED TEMPERATURES (°C)								
	SYMBOL	TEST CONDITIONS		MINIMUN			MAXIMU	٨	UNITS		
			-55	+25	+125	-55	+25	+125			
These tests are the same b	s the Final Elec	trical Tests except for the addition	of the D	ynamic tes	t shown be	alow	I	L			
	is the Final Elec	trical Tests except for the addition	of the D	ynamic tes	t shown be	alow	 		·		
·	is the Final Elec	trical Tests except for the addition	of the D	ynamic tes	t shown be	alow			· · · ·		
These tests are the same a Dynamic Voltage gain (Single-	as the Final Elec	trical Tests except for the addition Bias Voltage = 4,2V, f = 10 MHz		ynamic tes	it shown be	alow	_	_	dB		

### Table IV – Group C Electrical Characteristics Sampling Tests ( $T_A = 25^{\circ}C$ )

		TEAT CONDITIONS	LI	MITS	UNITS	
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.		
Input Offset Voltage	VIO		-	5	mV	
Input Bias Current Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>5</sub> , Q <sub>6</sub>	li	I3 = I9 = 2 mA, V+ = +6 V	-	25.2	μA	
Input Bias Current Q3, Q4	lj –	l3 = l9 = 2 mA, V+ = +6 V	-	50.4	μΑ	
Power Gain	PG		19	26	dB	





# **Linear Integrated Circuits**

**Monolithic Silicon** 

# High-Reliability Slash(/) Series CA3058/...



# High-Reliability Zero - Voltage Switch

For 50/60 and 400-Hz Thyristor Control Applications In Aerospace, Military and Critical Industrial Equipment

### Features:

- 24 V, 120 V, 208/230 V, 277 V at 50 60, or 400 Hz operation
- 50 60, or 400 Hz opera
- Differential input
- Low balance input current (max.)1µA
- Built-in protection circuit for opened or shorted sensor (term. 14)
- Sensor range (R<sub>X</sub>) 2 to 100 kΩ

Applications

- Relay control 
  Heater control 
  Photosensitive control
- Valve control 

  Lamp control

  Power one-shot control

DC mode (term 12)
 External trigger (term. 6)

External inhibit (term. 1)

DC supply volts (max.) 14

- Synchronous switching of flashing lights
- On-off motor switching
- Differential comparator with self-contained power supply for industrial applications
- For detailed application information, see application note 1CAN-6182 "Applications of RCA Integrated Circuit Zero-Votlage Switches (CA3058, CA3059, CA3079)"



RCA-CA3058 "Slash" (/) Series type is a high-reliability linear integrated circuit Zero-Voltage Switch designed to control a thyristor in a variety of ac power switching applications for ac input voltages of 24 V, 120 V, 208/230 V, and 277 V at 50/60 and 400 Hz. It is intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3058 described in Data Bulletin File No. 490 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels-/1N,/1R,/1,/2,/3, and /4-which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels-/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3058 Slash (/) Series type is supplied in the 14-Lead dual-in-line ceramic package ("D" suffix), or in chip form ("H" Suffix).

AC Input Voltage	Input Series	Dissipation Rating
(50/60 to 400 Hz)	Resistor (R <sub>S</sub> )	for R <sub>S</sub>
V AC	k Ω	W
24	2	0.5
120	10	2
208/230	20	4
277	25	5

9-74

File No. 703 \_

MAXIMUM CURRENT

RATINGS

MAXIMUM RATINGS, Absolute Maximum Values, at $T_A = 25^{\circ}C$	Ar
DC Supply Voltage (between Terms. 2 and 7) $\ldots$ 14 V	
DC Supply Voltage (between Terms. 2 and 8) $\ldots$ 14 V	
Peak Supply Current (Terms. 5 and 7)         mA           Output Pulse Current (Term. 4)         mA	Le
Power Dissipation: Up to $T_A = 75^{\circ}C + \cdots + 700$ mW Above $T_A = 75^{\circ}C + \cdots + \cdots$ Derate Linearly 8 mW/°C	

### MAXIMUM VOLTAGE RATINGS atTA = 25°C

Ambient Tem	ipe	ra	ιtι	ır	э I	Ra	an	g	e:							
Operating																-55 to +125°C
Storage		•	•	•	·	·	•	·	•	•	•	•	·	•	·	-65 to +150°C

### Lead Temperature (During soldering)

At distance 1/16 ±1/32 inch (1.59 ±0.79 mm) from case for 10 seconds max. 265 οС

TERM- INAL NO.	1 Note 3	2	3	4	5 Note 1	6 Note 3	7	8	9	10	11	12 Note 3	13	14 Note 2,3	and a apprica to the terminate	I <sub>IN</sub> mA	I <sub>OUT</sub> mA
1 Note 3		*	*	*	*	15 0	10 - 2	*	*	*	*	*	*	*	listed horizontally with respect to the terminals listed vertically. For example,	10	0.1
2			0 -15	0 -15	2 -14	0 -14	0 -14	0 -14	0 -14	0 -14	0 -14	*	0 -14	0 -14	the voltage range of horizontal Terminal 6 to vertical Terminal 4 is 2 to - 10 volts.	150	10
3				0 -15	*	*	٠	*	*	*	*	*	*	*	Note 1 – Resistance should be inserted	*	*
4					*	2 - 10	*	*	•	*	*	*	*	*	between Term, 5 and external supply or line voltage for limiting current into Term, 5 to less than 50 mA.	0.1	150
5 Note 1						*	7 -7	*	*	*	*	*	*	*	Note 2 – Resistance should be inserted	50	10
6 Note 3							14 0	*	*	*	*	*	*	*	between Term. 14 and external supply for limiting current into Term. 14 to	*	*
7								*	14 0	*	20 0	2.5 -2.5	14 0	6 -6	less than 2mA.	*	*
8									10 0	*	*	*	*	*	NOTE 3: For the CA3079 indicated terminal is internally connected and therefore,	0.1	2
9										*	*	*	*	*	should not be used.	*	*.
10											*	*	*	*		*	*
11												*	*	*		*	*
12 Note 3													*	*	Voltages are not normally applied between these terminals; however, voltages appear –	30	50
13														*	ing between these terminals are safe, if the specified voltage limits between all other terminals are not exceeded.		*
14 Note 3															terminars die not exceeded.	2	2

Table I - Pre Burn-In and Post Burn-In Electrical Tests and Delta Limits\*

		TEST CONDITIONS					
CHARACTERISTIC	SYMBOL	at T <sub>A</sub> ⊨ 25°C	MIN.	<b>МАХ. МАХ.</b> Δ		UNITS	
DC Supply Voltage	Vs	$R_{s} = 10 k\Omega, I_{L} = 0$	6.0	7.0	±0.2	v	
Output Leakage Current (Inhibit Mode)	14		-	10	±0.5	μA	
Peak Output Current (Pulsed) With Internal Power Supply	IOM(4)	Terminal 3 Open, V <sub>GT</sub> =0	50	-	±10	mA	
Input Bias Current	lı lı		-	1.0	±0.2	μA	

\*Levels /1N, /1R, /1, and /2 require pre and post burn-in electrical tests and delta limits

Level /3 requires pre burn-in electrical test only. The burn-in circuit is shown in Fig. 8,

#### ELECTRICAL CHARACTERISTICS (For all types, unless indicated otherwise) All voltages are measured with respect to Terminal 7.

		TEST CONDITIONS		
		T <sub>A</sub> = 25°C		
		(Unless Indicated Otherwise)	LIMITS	UNITS
CHARACTERISTIC	SYMBOL			
			Тур.	
For Operating at 120V rms, 50-6	60 Hz (AC L	ine Voltage)●		
DC Supply Voltage:				
Inhibit Mode				
At 50/60 Hz		$R_S = 10 k \Omega, I_L = 0$	6.5	<u>v</u>
At 400 Hz	1	$R_S = 10 k \Omega, I_L = 0$	6.8	V
At 50/60 Hz		Rs = 5 k Ω, IL = 2 mA	6.4	V
Pulse Mode				
At 50/60 Hz	٧s	$R_S = 10 \text{ k} \Omega, I_L = 0$	6.4	<u></u>
At 400 Hz	4	$R_{S} = 10 k \Omega, I_{L} = 0$	6.7	
At 50/60 Hz	• '	$R_S = 5 k \Omega, I_L = 2 mA$	6.3	
Gate Trigger Current	<sup>I</sup> GT(4)	Terms 3 and 2 connected, VGT=1V	105	mA
Peak Output Current (Pulsed):				
With Internal Power Supply	ł	Term. 3 open, Gate Trigger Voltage (VGT) = 0	84	~ ^
	IOM(4)	Terms.3 and 2 connected, Gate Trigger	04	mA
	.000,000	Voltage (VGT) = 0	124	mA
With External Power Supply	<u> </u>	Term. 3 open, $V^+ = 12V$ , $V_{GT} = 0$	170	mA
that External Forter Suppry	IOM(4)	Terms 3 and 2 connected $V^+ = 12V$ ,		
		V <sub>GT</sub> = 0	240	mA
				_
Inhibit Input Ratio:	V9/V2	Voltage Ratio of Term, 9 to 2	0.485	
·	1 . 5, . 2		- 1	
Total Gate Pulse Duration:	1			
For positive dv/dt				
50-60 Hz	tp	C <sub>EXT</sub> = 0	100	μs
400 Hz	tp	C <sub>EXT</sub> = 0, R <sub>EXT</sub> = ∞	12	μs
For negative dv/dt			ΙΤ	
50-60 Hz	tN	CEXT = 0	100	μs
400 Hz	tN	CEXT = 0, REXT = ∞	10	μs
Pulse Duration After Zero				
Crossing (50-60Hz): For positive dv/dt	1 + 74	CEVE - O	50	
For negative dv/dt	tp1	CEXT = 0 REXT = ∞	50 60	μs
	tN1		00	μs
Output Leakage Current Inhibit Mode:	14	·	0.001	μΑ
Input Bias Current:	+			
mper site content.	ų		220	nA
	''			114
Common-Mode Input	1			· · · · ·
Voltage Range	VCMR	Terms. 9 and 13 connected	1.5 to	v
	- Civin		5	
Sensitivity ≠	1			
(Pulse Mode)	ΔV13	Term. 12 open	6	mV

#Required voltage change at Term.13 to either turn OFF the triac when ON or turn ON the triac when OFF.

•The values given in the Electrical Characteristics Chart at 120V also apply for operation at input voltages of 24V, 208/230V, and 277V, except for Pulse Duration. However, the series reistor ( $R_S$ ) must have the indicated value, shown in the chart in Fig. 1, for the specified input voltage.



Fig. 2-Schematic diagram of CA3058 zero-voltage switch. For functional block diagram see Fig. 1.

		TEST CONDITIONS f = 50/60 Hz	LIMIT						
CHARACTERISTIC	SYMBOL		N	IINIMUM					
			-55	+25	+125	-55	+25	+125	
DC Supply Voltage	Vs	R <sub>s</sub> = 10 kΩ, I <sub>L</sub> = 0	5.5	6.0	5.5	7.5	7.0	7.5	v
Output Leakage Current (Inhibit Mode)	14		-	-	-	20	10	20	μA
Input Bias Current	4		-	-	-	1.0	1.0	1.0	μA
Inhibit Input Ratio	V <sub>G</sub> /V <sub>Z</sub>	Voltage ratio of terminal 9 to terminal 2.	0.450	0.465	0.450	0.520	0.520	0.520	
Peak Output Current		Terminal 3 open, V <sub>GT</sub> = 0	-	50	-	-	-	-	mA
(Pulsed) With Internal Power Supply	IOM (4)	Terminals 2 and 3 shorted, VGT = 0	-	90	-	-	-		mA

Table III - Group C Electrical Characteristics Sampling Tests (T<sub>A</sub> = 25°C)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LI		
	STWBUL	f = 50/60 Hz	MIN.	MAX.	UNITS
DC Supply Voltage	Vs	$R_{s} = 10 k\Omega, I_{L} = 0$	5.9	7.1	v
Output Leakage Current (Inhibit Mode)	14		-	11	μΑ
Peak Output Current (Pulsed) With Internal Power Supply	I <sub>OM</sub> (4)	Terminal 3 Open, V <sub>GT</sub> ≈ 0	. 45	-	mA
Input Bias Current	li li		-	1.2	μA



Fig. 5b-IOM vs. TA

Fig. 5a—Peak output (pulsed) and gate trigger current with internal power supply test circuit

92CS-25160

ALL RESISTANCE VALUES ARE IN OHMS

354



Fig. 6a—Peak output current (pulsed) with external power supply test circuit





Fig. 7-Operating regions for built-in protection circuit







Fig. 8- Burn-in and operating life test circuit.



# **Linear Integrated Circuits**

Monolithic Silicon High-Reliability Slash (/) Series CA3078A/...



## High-Reliability Micropower Operational Amplifier

For Applications in Aerospace, Military, and Critical Industrial Equipment *Features:* 

- Low standby power: as low as 700 nW
- Wide supply voltage range: ±0.75 to ±15 V
- High peak output current: 6.5 mA min.
- Adjustable quiescent current
- Output short-circuit protection

#### Applications:

- Portable electronics
- Medical electronics
- Instrumentation
- Telemetry

The CA3078A "Slash" (/) Series types are high-reliability linear integrated circuit operational amplifiers intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3078A described in Data Bulletin File No. 535 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, and /4 – which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels – /M, /N, and /R. These screening levels and detailed information on test methods, procedures and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3078AS and CA3078AT can deliver milliamperes of current yet only consume microwatts of standby power. Their operating points are externally adjustable and frequency compensation may be accomplished with one external capacitor. The CA3078AS and CA3078AT provide the designer with the opportunity to tailor the frequency response and improve the slew rate without sacrificing power. Operation with a single 1.5-volt battery is a practical reality with these devices.

The CA3078A is supplied in the standard 8-lead TO-5 package ("T" suffix), the 8-lead dual-in-line formed-lead "DIL-CAN" package ("S" suffix), or in chip form ("H" suffix).



NOTE: PIN 8 IS INDICATED BY THE CASE INDEX TAB 92CS-17552RI

#### MAXIMUM RATINGS,

Absolute Maximum Values at $T_A = 25^{\circ}C$	2
DC SUPPLY VOLTAGE	
(Between V <sup>+</sup> and V <sup></sup> terminal)	36V
DIFFERENTIAL INPUT VOLTAGE	±6V
DC INPUT VOLTAGE	V <sup>+</sup> to V <sup></sup>
INPUT SIGNAL CURRENT	0.1 mA
OUTPUT SHORT-CIRCUIT DURATION*	No Limitation
DEVICE DISSIPATION	250 mW (up to 125°C)
TEMPERATURE RANGE:	
Operating	–55 to +125°C
Storage	65 to +150°C
LEAD TEMPERATURE (During Soldering):	
At distance $1/16 \pm 1/32$ in.	
(1.59 ± 0.79 mm) from case	
for 10s max.	+300°C

\*Short circuit may be applied to ground or to either supply.

Fig. 1—Functional diagram of the CA3078AS and CA3078AT.

#### **ELECTRICAL CHARACTERISTICS**, at $T_A = 25^{\circ}C$ Typical Values Intended Only for Design Guidance

	TYPICA	L VALUES		
	CA3	078A		
CHARACTERISTIC SYMBOLS	V <sup>+</sup> = +1.3V, V <sup></sup> = -1.3V R <sub>SET</sub> = 2 MΩ I <sub>Q</sub> = 10 μA	V <sup>+</sup> = +0.75 V, V <sup>-</sup> = -0.75 V R <sub>SET</sub> = 10 MΩ I <sub>Q</sub> = 1 μA	CHARACTERISTICS CURVES Fig.	UNITS
VIO	0.7	0.9	-	mV
10	0.3	0.054	-	nA
l <sub>IB</sub>	3.7	0.45	4, 10	nA
AOL	84	65	-	dB
10	10	1	-	μΑ
PD	26	1.5		μW
VOPP	1.4	0.3		v
VICR	-0.8 to +1.1	-0.2 to +0.5	-	v
CMRR	100	90		dB
IOM <sup>±</sup>	12	0.5	7	mA
∆VIO/∆V±	20	50	-	μV/V

Typical Values Intended Only for Design Guidance, at  $T_A = 25^{\circ}C$  and  $V^+ = +6 V$ ,  $V^- = -6 V$ 

			CA30		
CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	R <sub>SET</sub> = 5.1 MΩ I <sub>Q</sub> = 20 μA	R <sub>SET</sub> = 1 MΩ IQ = 100 μA	UNITS
Input Offset Voltage Drift	△VIO/△TA	R <sub>S</sub> ≤ 10 KΩ	5	6	μV/ºC
Input Offset Current Drift	Δνιο/Δτα	R <sub>S</sub> ≤ 10 KΩ	6.3	70	pA/ºC
Open-Loop Bandwidth	BWOL	3dB pt.	0.3	2	kHz
Slew Rate: Unity Gain Comparator	SR	See Fig. 11	0.027	0.04	- V/μs
Transient Response	_	10% to 90% Rise Time	3	2.5	μs
Input Resistance	RI		7.4	1.7	MΩ
Output Resistance	RO		1	0.8	ΚΩ
Equiv. Input Noise Voltage	eN(10 Hz)	Rs = 0	40	-	nV/√Hz
Equiv. Input Noise Current	i <sub>N</sub> (10 Hz)	R <sub>S</sub> = 1 MΩ	0.25	-	pA/√Hz

Table I. Pre Burn-In Electrical and Post Burn-In Electrical Tests, and Delta LimitsELECTRICAL CHARACTERISTICS, at  $T_A = 25^{o}C$ ,  $V^+ = +6 V$ ,  $V^- = -6 V$ 

		TEST				
CHARACTERISTIC	SYMBOL	CONDITIONS	MIN.	MAX.	MAX.△	UNITS
Input Offset Voltage	VIO	R <sub>S</sub> = ≤ 10K	-	3.5	±1	mV
Input Offset Current	10		-	2.5	±0.4	nA
Input Bias Current	lj –		-	12	±1.5	nA
Maximum Output Current	IOM <sup>+</sup> or IOM <sup>-</sup>		6.5	-	±1	mA

• Levels /1 and /2 require pre burn-in electrical post burn-in electrical tests, and delta limits.

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 18.

### Table II Final Electrical Tests and Group A Sampling Inspection

		СС	TEST		LIMITS Rset = 5.1 MΩ I <sub>Q</sub> = 20 μA					A	
CHARACTERISTIC	SYMBOL				MINIMUM		MAXIMUM			UNITS	
		& V <sup>-</sup>	R <sub>S</sub> κΩ	R KΩ	-55	+25	+125	-55	+25	+125	
Input Offset Voltage	v <sub>i0</sub>		≤10	-	-	-	-	4.5	3.5	4.5	mV
Input Offset Current	10	11	-	-	-	-	-	5	2.5	5	nA
Input Bias Current	I <sub>IB</sub>		-	-	-	-	-	50	12	50	nA
Open-Loop Diff. Voltage Gain	A <sub>OL</sub>		-	≥10	90	92	90	·	-	-	dB
Total Quiescent Current	Ια.		-	-	-	-	-	45	25	45	μA
Device Dissipation	PD	1	-	-	-	-	-	540	300	540	μW
Maximum Output Voltage	V <sub>OM</sub>	6	-	≥10	±5	±5.1	±5	-	-		v
Common-Mode Input Voltage Range	V <sub>ICR</sub>		≤10	-	-5 to +5	-5 to +5	-5 to +5	_	-	-	v
Common-Mode Rejection Ratio	CMRR		≤10	-	_	80	_	-	-	-	dB
Maximum Output Current	IOM <sup>+</sup> or IOM <sup>-</sup>		-	-	6.5	6.5	6.5	30	30	30	mA
Input Offset Voltage Sensitivity: Positive	$\Delta V_{10} / \Delta V^+$		≤10	_	_	76	-	_	_	_	
Negative	Δν <sub>10</sub> /Δν-		≈10	-	-	76	-	-	-	-	μ <b>V/</b> V
						Rs	ET <sup>= 1:</sup>	3MΩ, I	a = 20	μA	
Input Offset Voltage	v <sub>io</sub>		≤10	-	-	- 1	-	4.5	3.5	4.5	mV
Open-Loop Diff. Voltage Gain	A <sub>OL</sub>	T	-	≥10	88	92	88				dB
Total Quiescent Current	۱a	15	-	-	-	-	-	50	30	50	μA
Device Dissipation	PD		_	-	-	-	-	1350	750	1350	μW
Maximum Output Voltage	V <sub>OM</sub>		-	≥10	±13.5	±14.1	±13.5	-	-	-	v
Common-Mode Rejection Ratio	CMRR		≤10	-	-	80	-	-	-	-	dB
Input Bias Current	I <sub>IB</sub>		-	-	-	-	-	55	14	55	nA
Input Offset Current	110	] ♥	-	-	-	-	-	5.5	2.7	5.5	nA


Table III. Group C Electrical Characteristics Sampling Tests at T<sub>A</sub> = +25°C

CHARACTERISTIC	SYMBOL	CC V+ and V-	TEST INDITIONS	BL	RSET	MITS = 5.1 MΩ 20 μA MAX.	UNITS
Input Offset Voltage	VIO		≤ 10 KΩ		_	4.5	mV
Input Offset Current	10	1 7			-	4	nA
Input Bias Current	Ц	6			-	28	nA
Open-Loop Differential Voltage Gain	AOL			≥10 KΩ	84	-	dB
Maximum Output Voltage	Vом			≥ 10 KΩ	±4.0	-	V
			RSET	= 13 mΩ I	<u>ο</u> = 20 μΑ		
Input Offset Voltage	VIO		≤ 10 KΩ		-	4.5	mV
Large-Signal Voltage Gain	AOL	15		≥ 10 KΩ	84	_	dB
Maximum Output Voltage	V <sub>OM</sub>	7		≥ 10 KΩ	±10	-	v







360



### In = 20 μA - CA3078A.

#### OPERATING CONSIDERATIONS

#### Compensation Techniques

The CA3078A can be phase-compensated with one or two external components depending upon the closed-loop gain, power consumption, and speed desired. The recommended compensation is a resistor in series with a capacitor connected from terminal 1 to terminal 8. Values of the resistor and capacitor required for compensation as a function of closed loop gain are shown in Fig. 12. These curves represent the compensation necessary at quiescent NON-INVERTING



currents of 20  $\mu$ A and 100  $\mu$ A, respectively, for a transient response with 10% overshoot. Fig. 11 shows the slew rates that can be obtained with the two different compensation techniques. Higher speeds can be achieved with input compensation, but this increases noise output.

Compensation can also be accomplished with a single capacitor connected from terminal 1 to terminal 8, with speed being sacrificed for simplicity. Table 4 gives an indication of slew rates that can be obtained with various compensation techniques at quiescent currents of 20 µA and 100 µA.





1.5 V "AA" CELL



9205-25165 Fig. 13-Offset voltage null circuits,



Fig. 16-Transient response and slew-rate, unity gain (inverting) test circuit.



Fig. 17-Slew-rate, unity gain (non-inverting) test circuit.

Table IV. Unity-gain slew rate vs. compensation - CA3078A

SUPPLY VOLTS:  $V^+ = 6$ ,  $V^- = -6$ 

OUTPUT VOLTAGE (V<sub>O</sub>) =  $\pm 5V$ LOAD RESISTANCE (R<sub>1</sub>) = 10 k $\Omega$  TRANSIENT RESPONSE: 10% OVERSHOOT FOR AN OUTPUT VOLTAGE OF 100 mV AMBIENT TEMPERATURE (T<sub>A</sub>) =  $25^{\circ}$ C

	_					A				
	UNITY GAIN (INVERTING) Fig. 16				UNITY GAIN (NON-INVERTING) Fig. 17					
COMPENSATION TECHNIQUE	R1	C1	R2	C2	SLEW RATE	R1	C1	R2	C2	SLEW RATE
CA3078AT — IQ = 20 μA	kΩ	pF	kΩ	μF	V/µs	kΩ	pF	kΩ	μF	V/µs
Single Capacitor	0	300	∞	0	0.0095	0	800	∞	0	0.003
Resistor & Capacitor	14	100	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0	0.027	34	125	~~~~	0	0.02
Input	∞	0	0.644	0.156	0.29	∞	0	0.77	0.4	0.4



Fig. 18-Burn-in and operating life test circuit.

## **Linear Integrated Circuits**

Monolithic Silicon

## High-Reliability Slash(/) Series CA3080/..., CA3080A/...



olid State

ivision

## High-Reliability Operational Transconductance Amplifiers Gateable-Gain Blocks

For Applications In Aerospace, Military and Critical Industrial Equipment *Features:* 

- Slew rate (unity gain, compensated): 50 V/µs
- Adjustable power consumption: 10 µW to 30 mW
- Flexible supply voltage range: ±2 V to ±15 V
- Fully adjustable gain: 0 to gmRL limit
- Tight g<sub>m</sub> spread: CA3080 (2:1), CA3080A (1.6:1)
- Extended g<sub>m</sub> linearity: 3 decades
- Hermetic package: 8-lead TO-5 style

RCA-CA3080 and CA3080A "Slash" (/) Series types are high-reliability linear integrated circuit Operational Transconductance Amplifiers. These gateable-gain blocks, which utilize the same unique OTA (Operational Transconductance Amplifier) concept first introduced in the RCA-CA3060, are intended for applications in aerospace, military, and industrial equipment. They are electrically and mechanically identical with the standard types CA3080 and CA3080A described in Data Bulletin File No. 475 but are specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels— /1N, /1R, /1, /2, /3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, N, and /R. These screening levels and detailed information on test methods, procedures, and test

#### MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}C$

DC Supply Voltage (between V <sup>+</sup> and V <sup>-</sup> terminals) 36 V
Differential Input Voltage ±5 V
DC Input Voltage
Input Signal Current
Amplifier Bias Current 2 mA
Output Short-Circuit Duration Indefinite
Device Dissipation
Temperature Range:
Operating
CA3080
CA3080A
Storage
Lead Temperature (During Soldering):
At distance 1/16 ±1/32 in. (1.59 ±0.79 mm)
from case for 10s max

Applications:

Multiplex

- Sample and hold
- Multiplier

Voltage follower

Comparator

sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3080 and CA3080A Slash (/) Series types are supplied in the 8-lead TO-5 style package ("T" suffix), in the 8-lead TO-5 style package with dual-in-line formed leads, DIL-CAN, ("S" suffix), or in chip form ("H" suffix).



Fig. 1 - Schematic diagram for CA3080 and CA3080A.

#### ELECTRICAL CHARACTERISTICS For Equipment Design

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS $V^+ = 15V, V^- = -15V$ $I_{ABC} = 500 \mu A$ $T_A = 25^{\circ}C$ (unless indicated otherwise)	LIMITS TYP.	UNITS
Input Offset Voltage	v <sub>io</sub>		0.4	mV
Input Offset Current	<sup>1</sup> 10		0.12	μA
Input Bias Current	II.		2	μA
Forward Transconductance (large signal)	9m		9600	μ mho
Peak Output Current	'om	R <sub>L</sub> = 0	500	μA
Peak Output Voltage:				
Positive	V <sup>+</sup> <sub>OM</sub>	R. = ∞	13.5	
Negative	VOM	R <sub>L</sub> = ∞	-14.4	v
Amplifier Supply Current	I <sub>A</sub>		1	mA
Device Dissipation	PD		30	mW
Common-Mode Rejection Ratio	CMRR		110	dB
Common-Mode Input-Voltage Range	V <sub>CMR</sub>		13.6 to 14.6	v
Input Resistance	R <sub>1</sub>		26	kΩ

CA3080

CA3080

#### ELECTRICAL CHARACTERISTICS

Typical Values Intended Only For Design Guidance

Vio 0.3 mν Input Offset Voltage IABC = 5 µ A Change in VIO between ABC = 500 µ A 1 AV 10 mν 0.2 Input Offset Voltage Change and  $I_{ABC} = 5 \mu A$ 5 μA Peak Output Current юм  $^{I}ABC = 5 \mu A$ Peak Output Voltage: 13.8 V<sup>+</sup>OM Positive v  $^{I}ABC = 5 \mu A$ -14.5 Negative vом I<sub>ABC</sub> = 0, V<sub>TP</sub> = 0 0.08 nΑ Magnitude of Leakage Current I<sub>ABC</sub> = 0, V<sub>TP</sub> = 36V 0.3 ABC = 0, VDIFF = 4V 0.008 nΑ **Differential Input Current** v VABC 0.71 Amplifier Bias Voltage Slew Rate: 75 Maximum (uncompensated) V/µs SR \_ 50 Unity Gain (compensated) MHz BWOL 2 \_ Open-Loop Bandwidth pF c, f = 1 MHz 3.6 Input Capacitance pF 5.6 Output Capacitance c<sub>0</sub> f = 1 MHz MΩ R<sub>0</sub> 15 **Output Resistance** pF с<sub>1.0</sub> = 1 MHz 0.024 Input-to-Output Capacitance

#### ELECTRICAL CHARACTERISTICS For Equipment Design

ELECTRICAL CHARACTERISTIC	3	CA30	80A	
CHARACTERISTICS	SYMBOLS	TEST CONDITIONS $V^+ = 15 V, V^- = -15 V$ $I_{ABC} = 500 \mu A$ $T_A = 25^{\circ}C$ (unless indicated otherwise)	LIMITS Typ.	UNITS
Input Offset Voltage	v <sub>io</sub>	I <sub>ABC</sub> = 5µA	0.3 0.4	mV
Input Offset Voltage Change	ΔV <sub>IO</sub>	Change in $V_{IO}$ between $I_{ABC} = 500 \mu$ A and $I_{ABC} = 5 \mu$ A	0.1	mV
Input Offset Current	1 <sub>10</sub>		0.12	μA
Input Bias Current	1		2	μA
Forward Transconductance (large signal)	9m		9600	μ mho
Peak Output Current	<sup>1</sup> ом	I <sub>ABC</sub> = 5μA, R <sub>L</sub> = O R <sub>L</sub> = O	5 500	μA
Peak Output Voltage:				
Positive	V <sup>+</sup> OM	$I_{ABC} = 5 \mu A$ $R_{L} = \infty$	13.8	
Negative	VOM	RL = ∞	-14.5	v
Positive	V <sup>+</sup> OM	R <sub>1</sub> = 99	13.5	
Negative	VOM	η <sup>Γ</sup>	-14.4	
Amplifier Supply Current	1 <sub>A</sub>		1	mA
Device Dissipation	PD		30	mW
Input Offset Voltage Sensitivity: Positive	۵۷ <sub>10</sub> /۵۷+		_	μν/ν
Negative	△∨ <sub>10</sub> /△∨ <sup></sup>		-	μ <i>ν</i> , <b>ν</b>
Magnitude of Leakage Current		I <sub>ABC</sub> = 0, V <sub>TP</sub> = 0 I <sub>ABC</sub> = 0, V <sub>TP</sub> = 36 V	0.08	nA
Differential Input Current		I <sub>ABC</sub> = 0, V <sub>DIFF</sub> = 4 V	0.008	nA
Common-Mode Rejection Ratio	CMRR		110	dB
Common-Mode Input-Voltage Range	V <sub>CMR</sub>	-	13.6 to - 14.6	v
Input Resistance	R <sub>I</sub>		26	kΩ

#### ELECTRICAL CHARACTERISTICS Typical Values Intended Ony For Design Guidance

CA3080A

Amplifier Bias Voltage	VABC		0.71	v
Slew Rate: Maximum (uncompensated)	SR		75	
Unity Gain (compensated)	SH	-	50	v/µs
Open-Loop Bandwidth	BWOL		2	MHz
Input Capacitance	C1	f = 1 MHz	3.6	pF
Output Capacitance	c <sub>o</sub>	f = 1 MHz	5.6	pF
Output Resistance	RO		15	MΩ
Input-to-Output Capacitance	C <sub>I-O</sub>	f = 1 MHz	0.024	pF

#### Table I- Final Electrical Tests

		TEST CONDI				DICATE				
CHARACTERISTIC SYMBOL		V <sup>+</sup> = +15 V, I <sub>ABC</sub> ≈ 0.5 mA			INIMUM		MAXIMUM			UNITS
		V <sup></sup> ≈ -15	v	-55	+25	+125	-55	+25	+125	
Input Offset Voltage	VIO		CA3080				6	5	6	mV
			CA3080A				5	2	5	
Input Offset Current	10		CA3080	-		-	1.2	0.6	0.7	μΑ
			CA3080A	-	-	-	1.2	0.6	0.7	<u> </u>
Input Bias Current	<b>t</b> 1		CA3080	-	-	-	8	5	8	μA
Inpat bias ourrent	''		CA3080A	-	-	-	8	5	8	μ <b>η</b>
Forward Transcon-	_	C	CA3080	5400	6700	5400	13000	13000	20000	
ductance	<sup>9</sup> m		CA3080A	4000	7700	4000	9000	12000	18000	umho
Peak Positive	+VOM		CA3080 CA3080A	11.6	12	12	-	-	-	
Output	-VOM	RL≃∞	CA3080 CA3080A	11.8	12	12	-	-	-	v
<b>D</b>   0   0   0   0   0   0   0   0   0			CA3080	350	350	320	750	650	750	
Peak Output Current	ом	RL = 0	CA3080A	350	350	320	750	650	750	μA
Amplifier Supply			CA3080	0.7	0.8	0.7	1.4	1.2	1.4	
Current	١A		CA3080A	0.7	0.8	0.7	1.4	1.2	1.4	mA
Common-Mode Rejection Ratio	CMRR		CA3080 CA3080A	80 80	80 80	80 80	-	-	-	dB
Supply Voltage			CA3080		- 1		150	150	150	
Rejection Ratio	VRR		CA3080A		<u> </u>	-	150	150	150	μV/V

Table II-Group A Electrical Sampling Inspection

CHARACTERISTIC	SYMBOL	TEST CONDIT V <sup></sup> = -15 V , V <sup>+</sup> =			S FOR IN	DICATED				UNITS
		I <sub>ABC</sub> = 0.5	mA	55	+25	+125	-55	+25	+125	
Input Offset Voltage	v <sub>io</sub>		CA3080 CA3080A				6	5	6	mV
Input Offset Current	<sup>1</sup> 10		CA3080 CA3080A				1.2 1.2	0.6 0.6	0.7 0.7	μA
Input Bias Current	ų		CA3080 CA3080A				8	5 5	8 8	μA
Forward Transcon- ductance	9m		CA3080 CA3080A	5400 4000	6700 7700	5400 4000	13000 9000	13000 12000	20000 18000	umho
Peak Positive	+V <sub>OM</sub>		CA3080 CA3080A	11.6	12	12	-	-	-	v
Output	-V <sub>OM</sub>	R <sub>L</sub> =∞	CA3080 CA3080A	11.8	12	12	-		-	v
Peak Output Current	1'ом	RL = 0	CA3080 CA3080A	350 350	350 350	320 320	750 750	650 650	750 750	μA
Amplifier Supply Current	١ <sub>A</sub>		CA3080 CA3080A	0.7	0.8 0.8	0.7	1.4 1.4	1.2	1.4 1.4	mA
Common-Mode Rejection Ratio	CMRR		CA3080 CA3080A	80 80	80 80	80 80	-	-	-	dB
Supply Voltage Rejection Ratio	V <sub>RR</sub>		CA3080 CA3080A				150 150	150 150	150 150	μV/V
Differential Input Current		IABC = 10 mA, VDIFF = 4 V	CA3080 CA3080A					7	-	nA
Magnitude of Leakage		I <sub>ABC</sub> = 0, V <sub>TP</sub> = 0	CA3080 CA3080A	-		-	-	7	-	nA
Current			CA3080 CA3080A		=			7 5	-	nA

#### Table III – Pre Burn-In and Post Burn-In Electrical Tests and Delta Limits\*

CHARACTERISTIC		TEST CONDITIONS AT $T_A = 25^{\circ} C$		UNITS		
CHARACTERISTIC	SYMBOL	V <sup>+</sup> = +15 V, V <sup>-</sup> = -15 V I <sub>ABC</sub> = 0.5 mA	MIN.	MAX.	MAX. ∆	
Input Offset Voltage	VIO	CA3080		5	±0.2	- mV
	*10	CA3080A		2	±0.15 ±0.05	
Input Offset Current	10	CA3080 CA3080A		0.6	±0.05 ±0.05	μΑ
Input Bias Current	1.	CA3080	-	5	±0.25	
input bias current	4	CA3080A	-	5	±0.25	μΑ
Forward Transconductance		CA3080	6700	13000	±3000	umho
Forward Transconductance	<sup>g</sup> m	CA3080A	7700	12000	±3000	unino

\*Levels /1N, /1R, /1, and /2 require pre and post burn in electrical tests and delta limits

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 12.

Table IV- Group C Electrical Characteristics Sampling Tests (T<sub>A</sub> = 25°C)

		TEST CONDITIONS	LI		
CHARACTERISTIC	SYMBOL	V <sup>+</sup> = +15 V, V <sup>-−</sup> = −15 V	MIN.	MAX.	UNITS
Input Offset Voltage	VIO	CA3080		6.5	mV
Input Offset Current	1 <sub>10</sub>	CA3080A CA3080		5.5 1.2	μΑ
Input Bias Current	4	CA3080A CA3080		1.2 10	μΑ
Forward Transconductance to		CA3080A CA3080	6500	10 14000	umho
Terminal No. 1	<sup>9</sup> m	CA3080A CA3080	7000 300	13000 700	umno
Peak Output Current	utput Current Land	CA3080 CA3080A	300	700	μA
	+V <sub>OM</sub>	CA3080	11		1
Peak Output Voltage		CA3080A CA3080	<u> </u>	-	v
	-v <sub>om</sub>	CA3080A	-11	-	1



NOTE: PIN 8 IS INDICATED BY THE CASE INDEX TAB 92CS-17660

Fig. 2 – Functional diagram of CA3080 and CA3080A.

#### Typical Characteristics Curves for the CA3080 and CA3080A



Fig. 3 - Input offset voltage vs. amplifier bias current.



### Typical Characteristics Curves for the CA3080 and CA3080A (Cont'd.)



Fig. 5 - Input bias current vs. amplifier bias current.



Fig. 6 - Peak output current vs. amplifier bias current.



Fig. 8 - Amplifier supply current vs. amplifier bias current.



Fig. 7 - Peak output voltage vs. amplifier bias current.



Fig. 9 - Total power dissipation vs. amplifier bias current.

### Typical Characteristics Curves for CA3080 and CA3080A - Cont'd.



Fig. 10 - Input current vs. input differential voltage.



Fig. 11 - Transconductance vs. amplifier bias current.



Fig. 12 - Burn-in and operating life test circuit.



**Linear Integrated Circuits** 

Monolithic Silicon

## High-Reliability Slash(/) Series CA3085/..., CA3085A/..., CA3085B/...



## **High-Reliability**

## **Positive Voltage Regulators**

For Regulated Voltages from 1.7 V to 46 V at Currents up to 100 mA

For Application in Aerospace, Military and Critical Industrial Equipment

Features

- Up to 100 mA output current
- Input and output short-circuit protection
- Load and line regulation: 0.025%
- Pin compatible with LM100 Series
- Adjustable output voltage

Applications

- Shunt voltage regulator
- Current regulator
- Switching voltage regulator
- High-current voltage regulator
- Combination positive and negative voltage regulator
- Dual tracking regulator

RCA-CA3085, CA3085A, and CA3085B "Slash" (/) Series types are high-reliability linear integrated circuits designed specifically for voltage service as voltage regulators at output voltages ranging from 17 to 46 volts at currents up to 100 milliamperes. They are intended for applications in aerospace, military, and industrial equipment. They are electrically and mechanically identical with the standard types CA3085, CA3085A and CA3085B described in Data Bulletin File No. 491 but are specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels–/1N, /1R, /1, /2, /3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels–/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3085, CA3085A, and CA3085B Slash (/) Series type are supplied in the 8-lead TO-5 style package ("T" suffix) in the 8-lead TO-5 style package with dual-in-line formed leads, DIL-CAN, ("S" suffix), or in chip form ("H" suffix).

Туре	V <sub>IN</sub> Range V	VOUT Range V	Max. IOUT mA	Max. Load Regulation % VOUT
CA3085	7.5 to 30	1.8 to 26	12*	0.1
CA3085A	7.5 to 40	1.7 to 36	100	0.15
CA3085B	7.5 to 50	1.7 to 46	100	0.15

\* This value may be extended to 100mA; however, regulation is not specified beyond 12mA.



Fig.1-Block diagram of CA3085 Series. For schematic diagram see Fig.2.

#### MAXIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES at TA = 25°C

Power Dissipation: Without Heat Sink	With Heat Sink	
up to T <sub>A</sub> = 55°C	up to T <sub>C</sub> = 55°C 1.6 W	TEMPERATURE RANGE
above T <sub>A</sub> = 55°C derate linearly @6.67 mW/°C		Operating
Unregulated Input Voltage:	16.7 mW/°C	Storage
CA3085 30 V		LEAD TEMPERATURE (During Soldering):
CA3085A 40 V		At distance 1/16" ± 1/32"
CA3085B 50 V		(1.59 mm ± 0.79 mm)
Maximum Voltage Ratings		from case for 10 s max 265°C
The following chart gives the range of voltage	es which can be applied to the terminals	

listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical Terminal No. 7 and horizontal Terminal No. 1 is +3 to -10 volts.

#### MAXIMUM VOLTAGE RATINGS

MAXIM	JM VC	LTAC	GE RA	TINGS							ENTR	ATINGS
TERM- INAL No.	5	6	7	8	1	2	3	4		TERM INAL No.	l IN mA	IOUT mA
5	-	+5 -5	•	•	•	•	•	+10 0	*Voltages are not normally applied between these	5	10	1.0
6	-	-	•	•	•	٠	•	•	terminals; however, voltages appearing between these	6	1.0	-0.1
7	-	-	-	+3 -10	+3 -10	٠	•	+‡ 0	terminals are safe, if the specified voltage limits	7	1.0	-1.0
8	-	-	-	-	+5 1	•	•	•	between all other terminals are not exceeded.	8	0.1	10
1	-	-		-	-	+10 ‡	0 _i	+‡ 0	‡30 V for CA3085 40 V for CA3085A	1	20	150
2	-	-	-	-	-	-	0	+‡ 0	50 V for CA3085B	2	150	60
3	-	-	-	-	-	-	-	+‡ 0		3	150	60
4	-	-	-	-	-	-	-	Substrate & Case		4	-	-



Fig.2-Schematic diagram of CA3085 Series.

## UT

MAXIMUM

371	

### ELECTRICAL CHARACTERISTICS

		TEST						
		Τ <sub>Δ</sub> = 25 <sup>0</sup> C	CA3085					
CHARACTERISTICS	SYMBOL [Unless indicated otherwise]		ated otherwise]	ТҮР.	TYP.	TYP.	UNITS	
Reference Voltage	VREF	$V^{+}IN = 15V$	1.6	1.6	1.6	V		
Quiescent Regulator		$V^{+}IN = 30V$		3.3	-	_		
Current	Iquiescent	$V^{+}IN = 40V$		-	3.65	-	mA	
		V <sup>+</sup> IN = 50V		-	-	4.05		
Input Voltage Range	VIN(range)		-	-		-	V	
Maximum Output Voltage	VO(max.)	V <sup>+</sup> IN = 30,40 Term. No. 6 to	$,50V^{\#}; R_{L} = 365 \Omega;$ Gnd.	27	37	47	v	
Minimum Output Voltage	VO(min.)	V <sup>+</sup> IN = 30V		1.6	1.6	1.6	v	
Input-Output Voltage Differential	VIN-VOUT		-	-	-	_	v	
Limiting Current	LIM	V <sup>+</sup> IN = 16V, R <sub>SCP</sub> * = 6Ω	96	96	96	mA		
		IL = 1 to 100	-	0.025	0.025	<sup>%V</sup> OUT		
Load Regulation <sup>●</sup>	-	I <sub>L</sub> = 1 to 100 T <sub>A</sub> = 0 <sup>0</sup> C	-	0.035	0.035			
		l_= 1 to 12 m	0.003	-	-			
		۱ <sub>L</sub> = 1 mA, Rs	0.025	0.025	0.025			
Line Regulation <sup>▲</sup>	_	IL = 1mA, Rg T <sub>A</sub> = 0 <sup>0</sup> C to +		0.04	0.04	0.04	%/V	
Equivalent Noise		V <sup>+</sup> IN = 25V	CREF = 0	0.5	0.5	0.5		
Output Voltage	VNOISE	V IN = 25V	CREF = 0.22µF	0.3	0.3	0.3	mV p∙p	
D' 1 D ' 1'		V <sup>+</sup> IN = 25V	CREF = 0	50	50	50	dB	
Ripple Rejection	-	f= 1kHz	C <sub>REF</sub> ≈ 2µF	56	56	56	ub	
Output Resistance	ro	$V^{+}IN = 25V,$	f=1kHz	0.075	0.075	0.075	Ω	
Temperature Coef- ficient of Reference and Output Voltages	Δ <b>V</b> RE <b>F.</b> ΔV <sub>0</sub>	IL = O, VREF	= 1.6V	0.0035	0.0035	0.0035	%/ <sup>0</sup> C	
Load Transient Recovery Time:		L				1		
Turn On Turn Off		V <sup>+</sup> IN = 25V, +50mA Step V <sup>+</sup> IN = 25V, -50mA Step		1	1	1	μs μs	
	tOFF	$\vee$ IN = 25V,	-soma step		3	J .	μs 	
Line Transient Recovery Time: Turn On	ton			0.8	0.8	0.8	μs	
Turn Off	ton	V <sup>+</sup> IN = 25V, f = 1kHz, 2V Step		0.4	0.4	0.4	μs	
	tOFF				<u> </u>	.,	<u> </u>	

# 30 (CA3085), 40V(CA3085A), 50V(CA3085B) \* R<sub>SCP</sub> : Short-circuit protection resistance • Load Regulation =  $\frac{\Delta V_{OUT}}{V_{OUT}(initial)} \times 100\%$ 

----- X 100% Line Regulation = -

 $m = \frac{(\Delta V_{OUT})}{[V_{OUT}(initial)]} (\Delta V_{IN}) \times 100\%$ 

		TEST CONDITIONS				
CHARACTERISTIC	SYMBOL	T <sub>A</sub> = 25°C	MIN.	MAX.	MAX.	UNITS
Reference Voltage	V <sub>REF</sub>	CA3085A, B	1.5	1.7	±0.05	V
	I INEF	CA3085	1.4	1.8	±0.05	V
		V <sub>IN</sub> +7.5 V or +50 CA3085B	-	1.7	±0.1	V
Output Voltage	V <sub>O(min.)</sub> V <sub>O(max.)</sub>	V <sub>IN</sub> +7.5 V or +40 V CA3085A	-	1.7	±0.1	v
		V <sub>IN</sub> +7.5 V or +30 V CA3085	-	1.8	±0.1	V
		V <sub>IN</sub> = 50 V CA3085/B	46	-	±0.5	v
		V <sub>IN</sub> = 40 V CA3085/A	36	-	±0.5	v
		V <sub>IN</sub> = 30 V CA3085	26	-	±0.5	v
Limiting Current	LIM	V <sub>IN</sub> =7.5V R <sub>SCP</sub> =7 Ω, R <sub>L</sub> =10 Ω	_	115	±10	mA

\* Levels/1N,/1R,/1, and/2 require pre and post burn in electrical tests and delta limits

Level/3 requires pre burn-in electrical test only. The burn-in circuit is shown in Fig. 7.

				LIMITS FOR INDICATED TEMPERATURES (°C)						
CHARACTERISTIC	SYMBOL	TEST CONDITION	IS	MINIMUM			MAXIMUM			UNITS
				-55	+25	+125	55	+25	+125	
Reference Voltage	V <sub>REF</sub>			1.4	1.4	1.3	1.9	1.8	1.8	v
Output Voltage		V <sub>IN</sub> = 7.5V or 50V	CA3085/B	-		-	1.8	1.7	1.7	v
Minimum Value	V <sub>O(min.)</sub>	V <sub>IN</sub> = 7.5V or 40V	CA3085/A	-	-	-	1.8	1.7	1.7	V
,		V <sub>IN</sub> = 7.5 V or 30V CA3085		-	-	-	1.9	1.8	1.8	V
		V <sup>+</sup> IN = 30V, CA30	85	25	26	24	_	_		
Maximum Value	V <sub>O(max.)</sub>	V <sup>+</sup> IN = 40V, CA30	85A	35	36	34	-	-	-	V
		V <sup>+</sup> IN = 50V, CA3085B		45	46	44	-	-		
		I <sub>L</sub> = 1 to 100 mA	CA3085A	-	-	-	0.75	0.15	0.75	%/Vout
Load Regulation		R <sub>SCP</sub> = 0	CA3085B	I	-	-	0.75	0.15	0.75	%/Vout
		I <sub>L</sub> = 1 to 12 mA	CA3085	· _ ·	-	-	0.15	0.10	0.15	%/Vout
		1 <sub>L</sub> = 1 mA	CA3085			-	0.2	0.1	0.2	%/V
Line Rgulation		R <sub>SCP</sub> = 0	CA3085A	1	-	-	0.15	0.075	0.15	%/V
			CA3085B	-	-	-	0.12	0.04	0.12	%/V

Table III – Group C Electrical Characteristics Sampling Tests ( $T_A = 25^{\circ}C$ )

CHARACTERISTIC	0/0701		- L	LIMITS		
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS	
Reference Voltage	VREF		1.4	1.8	v .	
		V <sup>+</sup> IN = 30 V, CA3085	-	1.9	v	
Minimum Output Voltage	VO(min)	V <sup>+</sup> IN = 40 V, CA3085A		1.9	v	
		V <sup>+</sup> IN = 50 V, CA3085B	_	2.0	v	
		IL = 1 to 100 mA CA3085/	A -	0.3		
		RSCP = 0 CA3085	3 -	0.75		
Load Regulation		L = 1 to 12 mA CA3085	-	0.15	%/Vout	
		IL = 1 mA CA3085	-	0.25		
Line Regulation		CA3085A	-	0.1	%/V	
		R <sub>SCP</sub> = 0 CA3085B	-	0.05		





Fig. 7— Burn-in and operating life test circuit.





## **Linear Integrated Circuits**

Monolithic Silicon High-Reliability Slash (/) Series CA3094/... CA3094A/... CA3094B/...

## High-Reliability Programmable Power Switch/Amplifiers

For Control & General-Purpose Applications

In Aerospace, Military, and Critical Industrial Equipment

Features:

- Designed for single or dual power supply
- Programmable: strobing, gating, squelching, AGC capabilities
- Can deliver 3 watts (avg.) or 10 W (peak) to external load (in switching mode)
   High-power, single-ended class A amplifier will deliver power output of 0.6
- watt (1.6 W device dissipation)
- Total harmonic distortion (THD) @ 0.6 W in class A operation 1.4% typ.
- High current-handling capability 100 mA (avg.), 300 mA (peak)

RCA-CA3094, CA3094A, and CA3094B "Slash" (/) Series are high-reliability linear integrated circuit differential-input powercontrol switch amplifiers with auxiliary circuit features for ease of programmability. They are intended for use in a variety of control and general-purpose applications for aerospace, military and industrial equipment. These devices are electrically and mechanically identical with standard types CA3094, CA3094A and CA3094B described in Data Bulletin File No. 598, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. The CA3094 is intended for operation up to 24 volts. The CA3094A and CA3094B are like the CA3094 but are intended for operation up to 36 and 44 volts, respectively (single or dual supply).

The packaged types can be supplied to six screening levels— /1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3094, CA3094A, and CA3094B "Slash" (/) Series types are supplied in the 8-lead TO-5 style ceramic package ("T" Suffix), in 8-lead TO-5 style ceramic package with dual-in-line formed leads - ("S" Suffix DIL-CAN) - or in chip form ("H" Suffix).

- Sensitivity controlled by varying bias current
- Output: "sink" or "drive" capability

#### Applications:

- Error-signal detector: temperature control with thermistor sensor; speed control for shunt wound dc motor
- Over-current, over-voltage, over-temperature protectors
- Dual-tracking power supply with RCA-CA3085
- Wide-frequency-range oscillator Analog timer
- Level detector Alarm systems Voltage follower
- Ramp-voltage generator
  High-power comparator
- Ground-fault interrupter (GFI) circuits



Terminal Connections (Bottom View, Terminal End)





### MAXIMUM RATINGS, Absolute-Maximum Values:

	CA3094/Series	CA3094A/Series	CA3094B/Series	
DC Supply Voltage:				
Dual Supply	± 12 V	± 18 V	± 22 V	v
Single Supply	24 V	36 V	44 V	v
DC Differential Input Voltage				
(Terminals 2 and 3)		± 5*		- v
DC Common-Mode Input Voltage	Pi	n 4 $\leq$ Pins 2 & 3 $\leq$ P	in 7	
Peak Input Signal Current				
(Terminals 2 and 3)		± 1		- mA
Peak Amplifier Bias Current				
(Terminal 5)		2	······································	- mA
Output Current:				
Peak		300		- mA
Average		100		- mA
Device Dissipation:				
Up to $T_A = 55^{\circ}C$ :				
Without heat sink		630		
With heat sink	<u> </u>	1.6		- W
Above T <sub>A</sub> = 55 <sup>o</sup> C:				
Without heat sink derate linearly		6.67		- mW/ºC
With heat sink derate linearly	······	16.7		⁻ mW/ºC
Thermal Resistance				
(Junction to Air)		140		- ºC/W
Ambient Temperature Range:				
Operating				
Storage		—65 to +150		- °C
Lead Temperature (During Soldering):				
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm)				
from case for 10 s max.	·····	+ 300	<u></u>	- oC

\*Exceeding this voltage rating will not damage the device unless the peak input signal current (1 mA) is also exceeded.

### ELECTRICAL CHARACTERISTICS T<sub>A</sub> = 25°C

Typical Values Intended Only for Design Guidance

		TEST CONDITIONS	LIMITS	
CHARACTERISTIC	SYMBOL	Single Supply V <sup>+</sup> = 30 V Dual Supply V <sup>+</sup> = 15 V, V <sup>-</sup> = 15 V I <sub>ABC</sub> = 100 $\mu$ A Unless Otherwise Specified	Тур.	UNITS
INPUT PARAMETERS			_	
Input Offset Voltage	VIO		0.4	mV
Input-Offset-Voltage Change	Δνιο	Change in V <sub>IO</sub> Between I <sub>ABC</sub> = 100 μA and I <sub>ABC</sub> = 5 μA	1	mV
Input Offset Current	10		0.02	μΑ
Input Bias Current	li		0.2	μA
Device Dissipation	PD	I <sub>out</sub> = 0	10	mW
Common-Mode Rejection Ratio	CMRR		110	dB
	VCMR	$V^+ = 30 V \frac{\text{High}}{1.000}$	28.8	v
Common-Mode Input-		Low	0.5	v
Voltage Range		V <sup>+</sup> = 15 V	+13.8	v
		V <sup></sup> = 15 V	-14.5	v
Unity Gain-Bandwidth		I <sub>C</sub> = 7.5 mA V <sub>CE</sub> = 15 V I <sub>ABC</sub> = 500 μA	30	MHz
Open-Loop Bandwidth At –3 dB Point	BWOL	IC = 7.5 mA VCE = 15 V IABC = 500 μA	4	kHz
Total Harmonic Distortion	TUD	PD = 220 mW	0.4	
(Class A Operation)	THD	PD = 600 mW	1.4	%
Amplifier Bias Voltage (Terminal (No.5 to Terminal No.4)	V <sub>ABC</sub>		0.68	v
Input Offset Voltage Temperature Coefficient	Δνιο/Δτ		4	μ∨ <b>/</b> ∘C
Power-Supply Rejection	∆v <sub>i0</sub> /∆v		15	μ <b>∨/</b> ∨
1/F Noise Voltage	EN	f = 10 Hz I <sub>ABC</sub> = 50 μA	18	nŲ//Hz
1/F Noise Current	۱ <sub>N</sub>	f = 10 Hz I <sub>ABC</sub> = 50 μA	1.8	pA <b>//</b> Hz
Differential Input Resistance	RI	I <sub>ABC</sub> = 20 μA	1	MΩ
Differential Input Capacitance	CI	f = 1 MHz V <sup>+</sup> = 30 V	2.6	pF

### ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$

Typical Values Intended Only for Design Guidance

		TEST CONDITIONS	LIMITS							
CHARACTERISTIC	SYMBOL	Single Supply V <sup>+</sup> = 30 V Dual Supply V <sup>+</sup> = 15 V, V <sup>-</sup> = 15 V I <sub>ABC</sub> = 100 $\mu$ A Unless Otherwise Specified	Тур.	UNITS						
OUTPUT PARAMETERS (Differential Input Voltage = 1V)										
Peak Output Voltage: (Terminal No. 6) With Q13 "ON"	+VOM	V <sup>+</sup> = 30 V R <sub>L</sub> = 2 kΩ to ground	27	v						
With Q13 "OFF"	Vom		0.01	· v						
Peak Output Voltage: (Terminal No. 6) Positive Negative	+Vом –Vом	V <sup>+</sup> = +15 V, V <sup>-</sup> = -15 V R <sub>L</sub> = 2 kΩ to -15 V	+12 -14.99	v						
Peak Output Voltage: (Terminal No. 8) With Q13 "ON" With Q13 "OFF"	+V <sub>ОМ</sub> Vом	V <sup>+</sup> = 30 V RL = 2 kΩ to 30 V	29.99 0.040	v v						
Peak Output Voltage: (Terminal No. 8) Positive Negative	+V <sub>OM</sub> -V <sub>OM</sub>	V <sup>+</sup> = 15 V, V <sup>-</sup> =	+14.99 14.96	v v						
Collector-to-Emitter Saturation Voltage (Terminal No. 8)	V <sub>CE</sub> (sat)	V <sup>+</sup> = 30 V I <sub>C</sub> = 50 mA Terminal No.6 grounded	0.17	v						
Output Leakage Current (Terminal No. 6 to Terminal No. 4)		V <sup>+</sup> = 30 V	2	μΑ						
Composite Small-Signal Current Transfer Ratio (Beta) ( <b>Q12</b> and Q13)	h <sub>fe</sub>	V <sup>+</sup> = 30 V V <sub>CE</sub> = 5 V I <sub>C</sub> = 50 mA	100,000							
Output Capacitance: Terminal No. 6 Terminal No. 8	с <sub>О</sub>	f = 1 MHz All Remaining Terminals Tied to Terminal No. 4	5.5 17	pF pF						
TRANSFER PARAMETERS										
Voltage Gain	A	V <sup>+</sup> = 30 V I <sub>ABC</sub> = 100 μA ∆V <sub>out</sub> = 20 V	100,000	V/V						
Forward Transconductance To Terminal No. 1	gm	RL = 2 k\$2	100 2200	dB µmhos						
Slew Rate: Open Loop: Positive Slope Negative Slope	SR	I <sub>ABC</sub> = 500 μA RL = 2 kΩ	500 50	V/μs V/μs						
Unity Gain (Non-Inverting, Compensated)		I <sub>ABC</sub> = 500 μA R <sub>L</sub> = 2 kΩ	0.7	V/μs						

#### Table I - Pre Burn-In Electrical and Post Burn-In Electrical Tests, and Delta Limits\*

		Test Conditions				
Characteristic	Symbol	V <sup>+</sup> = 30 V, I <sub>ABC</sub> = 100 μA T <sub>A</sub> = 25 <sup>o</sup> C	Min.	Max.	Max.	Units
Input Offset Voltage	VIO		-	5	±1	mV
Input Offset Current	IIO		-	0.2	±0.02	μA
Input Bias Current	II		0.04	0.5	±0.1	μA
Forward Transconductance To Terminal No.1	9m		1650	2750	±660	μmho
Collector-to-Emitter Saturation Voltage (Terminal No.8)	V <sub>CE</sub> (sat)	IC = 50 mA Terminal No.6 grounded	_	0.8	±0.02	v

\* Levels /IN, /IR, /1, and /2 require pre and post burn-in electrical tests and delta limits. Level /3 requires pre-burn in electrical test only. The burn-in circuit is shown in Fig. 13.

#### Table II - Final Electrical Tests

		Test Conditions	Limi	ts For I	ndicated	l Tempe	ratures	(°C)		
Characteristic	Symbol	V <sup>+</sup> = 30 V, I <sub>ABC</sub> = 100 μA	Minimum			Maximum			Units	
		Unless Otherwise Specified	-55	+25	+125	-55 +25 +125		+125		
Input Offset Voltage	VIO		-	-	-	7	5	7	mV	
Input Offset Current	lio			-		0.85	0.2	0.22	μA	
Input Bias Current	II.		-	-	-	3.2	0.5	1.1	μA	
Forward Transconductance To Terminal No. 1	9m		910	1650	1850	2100	2750	4000	μmho	
	1 1	Change in $V_{IO}$ between $I_{ABC} = 100 \mu A$ and $I_{ABC} = 5 \mu A$		-	-	-	8		mV	
Input Offset Voltage Change	^vio	Change in V <sub>IO</sub> between I <sub>ABC</sub> = 100 μA and I <sub>ABC</sub> = 15 μA	-	-		3.2	-	3.2	mV	
Peak Output Voltage (Terminal No.6) with Q <sub>13</sub> "ON"	V <sup>+</sup> OM	$R_L = 2 k\Omega$ to ground	26	26	26	-	-	-	v	
Common Mode Rejection Ratio	CMRR		70	70	70	-	_	1	dB	
Supply Current	1 <sup>+</sup> Supply		-	-	-	400	400	400	μA	
Power Supply Rejection	^v <sub>IO</sub> /∆v		-	-	-	150	150	150	μV/V	
Power Dissipation	PD	I <sup>OW</sup> = 0	-	8		-	12	-	mW	
Collector-to-Emitter Saturation Voltage (Terminal No. 8)	V <sub>CE</sub> (sat)	IC = 50 mA Terminal No.6 Grounded	-	-	-	0.8	0.8	1.0	v	

#### **OPERATING CONSIDERATIONS**

The "Sink" Output (terminal No. 8) and the "Drive" Output (terminal No. 6) of the CA3094T are not inherently current (or power) limited. Therefore, if a load is connected between terminal No. 6 and terminal No. 4 (V<sup>--</sup> or ground), it is important to connect a current-limiting resistor between terminal 8 and terminal No. 7 (V<sup>+</sup>) to protect transistor  $\Omega_{13}$ under shorted load conditions. Similarly, if a load is connected between terminal No. 8 and terminal No. 7, the current-limiting resistor should be connected between terminal 6 and terminal No. 4 or ground. In circuit applications where the emitter of the output transistor is not connected to the most negative potential in the system, it is recommended that a 100-ohm current-limiting resistor be inserted between terminal No. 7 and the V<sup>+</sup> supply.

		Test Conditions		Limits For Indicated					
Characteristic	Symbol V <sup>+</sup> = 30 V, I <sub>ABC</sub> = 100 μA		Minimum			Maximum			Units
		Unless Otherwise Specified	-55	+25	+125	-55	+25	+125	
Input Offset Voltage	v <sub>iO</sub>		-	-	-	7	5	7	mV
Input Offset Current	110		-	-	-	0.85	0.2	0.22	μA
Input Bias Current	l		-	1	1	3.2	0.5	1.1	μA
Forward Transconductance To Terminal No. 1	9m		910	1650	1850	2100	2750	4000	μmho
Input Offset Voltage Change	1 1	Change in V <sub>IO</sub> between $I_{ABC} = 100 \mu A$ and $I_{ABC} = 5 \mu A$	-	-		-	8	-	mV
	l⊲rio	Change in V <sub>IO</sub> between I <sub>ABC</sub> = 100 μA and I <sub>ABC</sub> = 15 μA	_	_	-	3.2	-	3.2	mV
Peak Output Voltage (Terminal No.6) with Q13 "ON"	V <sup>+</sup> OM	RL = 2 k $\Omega$ to ground	26	26	26	-	-	-	v
Common Mode Rejection Ratio	CMRR		70	70	70			-	dB
Supply Current	I <sup>+</sup> Supply		-	-	-	400	400	400	μA
Power Supply Rejection	∆v <sub>l0</sub> /∆v		-	-	-	150	150	150	μV/V
Collector-to-Emitter Saturation Voltage (Terminal No. 8)	VCE(sat)	I <sub>C</sub> = 50 mA Terminal No.6 Grounded	-	-	-	0.8	0.8	1.0	v
Output Leakage Current Q13 "OFF"	-lol	V <sup>+</sup> = 25 V	-10	-10	-10	0.1	0.1	0.1	μA
Max. Output Current Q13 "ON"	-IOM	l <sub>ABC</sub> = 15 μA	-140	140	-140	98	98	-98	mA

#### Table III - Group A Electrical Sampling Inspection

### Table IV - Group C Electrical Characteristics Sampling Tests (T<sub>A</sub> = 25°C)

		TEST CONDITIONS	LIN	1ITS		
Characteristic	Symbol	V <sup>+</sup> = 30 V, I <sub>ABC</sub> = 100 µA Unless Otherwise Specified	Min.	Max.	Units	
Input Offset Voltage	VIO		-	5	mV	
Input Offset Current	<sup>1</sup> 10		· _	0.25	μΑ	
Forward Transconductance to Terminal No. 1	9 <sub>m</sub>		1420	3350	μmho	
Peak Output Voltage (Terminal No.6) with Q13 "ON"	+VOM	$R_L = 2 k\Omega$ to ground	25	-	v	
Supply Current	I <sup>+</sup> Supply		-	400	μA	
Output Leakage Current Q13 "OFF"	-lol	V <sup>+</sup> = 25 V	-15	-	μA	
Max. Output Current Q13 "ON"	—1 <sub>ОЙ</sub>	I <sub>ABC</sub> = 3 μA	-	-45	mA	



Fig.2 – Input offset voltage vs. amplifier bias current (I<sub>ABC</sub>, terminal No.5).



Fig.4 – Input bias current vs. amplifier bias current (IABC, terminal No.5).



Fig.6 – Amplifier supply current vs. amplifier bias current (I<sub>ABC</sub>, terminal No.5).



Fig.3 – Input offset current vs. amplifier bias current (I<sub>ABC</sub>, terminal No.5).



Fig.5 – Device dissipation vs. amplifier bias current (I<sub>ABC</sub>, terminal No.5),



Fig.7 – Common mode input voltage vs. amplifier bias current (I<sub>ABC</sub>, terminal No.5).









Fig. 10 - Slew rate vs. amplifier bias current.



Fig. 12 – Phase compensation capacitance and resistance vs. closed-loop voltage gain.



Fig. 9 - Forward transconductance vs. amplifier bias current.



Fig. 11 - Slew rate vs. closed-loop voltage gain.



Fig. 13 - Burn-in and life-test circuit.



## **Linear Integrated Circuits**

Monolithic Silicon High-Reliability Slash (/) Series CA3100 / . . .



### High-Reliability Wideband Operational Amplifiers

For Applications in Aerospace, Military, and Critical Industrial Equipment *Features:* 

- High unity-gain crossover frequency (fT) 38 MHz typ.
- Wide power Bandwidth VO = 18 V p-p typ. at 1.2 MHz
- High slew rate 70 V/μs (typ.) in 20 dB amplifier
   25 V/μs (typ.) in unity-gain amplifier
- Fast settling time 0.6 μs typ.

E

- High open-loop gain at video frequencies 42 dB typ. at 1 MHz
- High output current ±15 mA min.
   Single capacitor compensation
- LM118, 748/LM101 pin compatibility
- Offset null terminals

The RCA-CA3100S, CA3100T Slash (/) Series types are high-reliability large-signal wideband, high-speed operational amplifiers intended for applications in aerospace, military, and industrial equipment. They are electrically and mechanically identical with the standard type CA3100 described in Data Bulletin File No. 625 but are specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged type can be supplied to six screening levels – 1N, /1R, /1, /2, /3, and /4 – which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels – /M, /N, and /R. These screening levels and detailed information on tests methods, procedures and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883".

The CA3100S and CA3100T have a unity gain crossover frequency ( $f_T$ ) of approximately 38 MHz and an open-loop, 3 dB corner frequency of approximately 110 kHz. They can operate at a total supply voltage of from 14 to 36 volts ( $\pm$ 7 to  $\pm$ 18 volts when using split supplies) and can provide at least 18 V p-p and 30 mA p-p at the output when operating from  $\pm$ 15 volt supplies. The CA3100 can be compensated with a single external capacitor and has dc offset adjust terminals for those applications requiring offset null.

The CA3100 circuit contains both bipolar and P-MOS transistors on a single monolithic chip.

The CA3100 is supplied in either the standard 8-lead TO-5 package (T suffix), in the 8-lead TO-5 dual-in-line formedlead "DIL-CAN" package (S suffix), or in chip form (H suffix).

#### Applications:

- Video amplifiers
- Fast peak detectors
- Meter-driver amplifiers
- Video pre-drivers
- Oscillators
- Multivibrators
- High-frequency feedback amplifiers



Fig. 1-Functional diagram of CA3100S, CA3100T.

### CA3100 Slash (/) Series \_\_\_\_

### Maximum Ratings, Absolute-Maximum Values at $T_A = 25^{\circ}C$ :

Supply Voltage (between V <sup>+</sup> and V <sup>-</sup> terminals)	36	v
Differential Input Voltage	±12	v
Input Voltage to Ground*	±15	v
Offset Terminal to V <sup></sup> Terminal Voltage	±0.5	v
Output Current	50	mA●
Device Dissipation:		
Up to T <sub>A</sub> = 55°C	630	mW
Above $T_A = 55^{\circ}C$ Derate Linearly at	6.67	mW/°C

Ambient Temperature Range:			
Operating	-55	to	+125°C
Storage	-65	to	+150°C
Lead Temperature (During Soldering):			
At distance 1/16 ±1/32 inch (1.59 ±0.79 mm)			

- CA3100S, CA3100T does not contain circuitry to protect against short circuits in the output.

### **ELECTRICAL CHARACTERISTICS**, At $T_A = 25^{\circ}C$ : For Design Guidance

CHARACTERISTIC	SYMBOL	TEST CONDITIONS SUPPLY VOLTAGE (V <sup>+</sup> ,V <sup></sup> )=15 V UNLESS OTHERWISE SPECIFIED	ТҮР.	UNITS
STATIC	·····			
Input Offset Voltage	Vio	V <sub>O</sub> = 0 ±0.1 V	±1	mV
Input Bias Current	I <sub>IB</sub>		0.7	μA
Input Offset Current	10	$V_{O} = 0 \pm 1 V$	±0.05	μA
Low-Frequency Open-Loop Voltage Gain <sup>●</sup>	AOL	VO = ± 1 V Peak, f = 1 kHz	61	dB
Common-Mode Input Voltage Range	VICR	CMRR ≥ 76 dB	+14 -13	ν
Common-Mode Rejection Ratio	CMRR	VI Common Mode = ±12 V	90	dB
Maximum Output Voltage Positive	V <sub>OM</sub> +	Differential Input Voltage = 0 ±0.1 V	+11	v
Negative	V <sub>OM</sub> -	RL = 2 KΩ	-11	V
Maximum Output Current Positive	Чом⁺	Differential Input Voltage = 0 ±0.1 V	+30	mA
Negative	юм-	RL = 250 Ω	-30	
Supply Current	I+	$V_{O}$ = 0 ±0.1 V, R <sub>L</sub> $\geq$ 10 K $\Omega$	8.5	mA
Power-Supply Rejection Ratio	PSRR	$\Delta V^+ = \pm 1 V, \Delta V^- = \pm 1 V$	70	dB
DYNAMIC				
Unit-Gain Crossover Frequency	fT	$C_{C} = 0, V_{O} = 0.3 V (P-P)$	38	MHz
1-MHz Open-Loop Voltage Gain	AOL	f = 1 MHz, C <sub>C</sub> = 0, V <sub>O</sub> = 10 V (P-P)	42	dB
Slew Rate: 20-dB Amplifier	SR	A <sub>V</sub> = 10, C <sub>C</sub> = 0, V <sub>I</sub> = 1 V (Pulse)	70	− V/μs
Follower Mode		$A_V = 1, C_C = 10 \text{ pF}, V_I = 10 \text{ V}$ (Pulse)	25	•//
Power Bandwidth▲: 20-dB Amplifier	PBW	A <sub>V</sub> = 10, C <sub>C</sub> = 0, V <sub>O</sub> = 18 V (P-P)	1.2	MHz
Follower Mode		$A_V = 1, C_C = 10 \text{ pF}, V_O = 18 \text{ V} (P-P)$	0.4	
Open-Loop Differential Input Impedance	Zi	f = 1 MHz	30	κΩ
Open-Loop Output Impedance	ZO	f = 1 MHz	110	Ω
Wideband Noise Voltage Referred to Input	e <sub>N</sub> (Total)	BW = 1 MHz, R <sub>S</sub> = 1 KΩ	8	μVRMS
Settling Time To Within ±50 mV of 9 V Output Swing	ts	RL = 2 KΩ, CL = 20 pF	0.6	μs

A Power Bandwidth =  $\frac{\text{Slew Rate}}{\pi V - (0.5)}$ 

Low-frequency dynamic characteristic



Fig. 2-Schematic diagram for CA3100.

Table I. Pre Burn-in Electrical and Post Burn-in Electrical Tests, and Delta Limits.<sup>•</sup> ELECTRICAL CHARACTERISTICS, at  $T_A = 25^{\circ}C$ ,  $V^+ = 15V$ ,  $V^- = -15V$ 

	SYMBOL TEST CONDITIONS					
CHARACTERISTIC	STINBUL	TEST CONDITIONS	MIN.	MAX.	MAX.	UNITS
Input Offset Voltage	Vio	Vo = 0 ±0.1 V	-	5	±1	mV
Input Offset Current	1 <sub>10</sub>	V <sub>O</sub> = 0 ±1V	-	400	±40	nA
Input Bias Current	IIB	V <sub>O</sub> = 0 ±1V	-	2	±0.5	μΑ
Supply Current	1+	V <sub>O</sub> = 0 ±1V	-	10.5	±1.5	mA

Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests and delta limits.
 Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 9

		TEST CONDITIONS				IITS			_		
CHARACTERISTIC	SYMBOL	SUPPLY VOLTAGE (V+,V-)=15V	MINIMUM -55 +25 +125			MAXIMUM			UNITS		
		UNLESS OTHERWISE SPECIFIED		+25	+125	55	+25	+125			
STATIC											
Input Offset Voltage	Vio	$V_0 = 0 \pm 0.1 V$	- '	-	-	6	5	6	mV		
Input Bias Current	IIB	V <sub>O</sub> = 0 ±1 V	-	-	-	4	2	2	μA		
Input Offset Current	10	1 -			-	1000	400	600	nA		
Low-Frequency Open-Loop Voltage Gain●	AOL	V <sub>O</sub> = ±1 V Peak	50	56	50	_	_	_	dB		
Common-Mode Input Voltage Range	VICR	CMRR ≥ 76 dB	-	±12	-		-	_	v		
Common-Mode Rejection Radio	CMRR	VI Common Mode = ±12 V	-	76	_	_	-	_	dB		
Maximum Output Voltage Positive	Vom+	Differential Input Voltage =0±0.1V		+9	+9	_	-	-	v		
Negative	Vom-	RL = 2 KΩ	-9	-9	-9	-	-	-	ľ		
Maximum Output Current Positive	<sup>1</sup> ом <sup>+</sup>	Differential Input Voltage = 0 ±0.1V	+15	+15	+12	-	-	-	mA		
Negative	юм-	RL = 250 Ω	-15	-15	-12	-	-		]		
Supply Current	1+	V <sub>O</sub> = 0 ±0.1 V, R <sub>L</sub> ≥10 KΩ	-	-	-	10.5	10.5	10.5	mA		
Power Supply Rejection Ratio	PSRR	$\Delta V^+ = \pm 1 V, \Delta V^- = \pm 1 V$	60	60	60		_	_	dB		
DYNAMIC	·			•							
1-MHz Open-Loop Voltage Gain	AOL	f = 1 MHz, C <sub>C</sub> = 0, V <sub>O</sub> = 10 V (P-P)	_	36	_	_	_	_	dB		
Slew Rate: 20-dB Amplifier	SR	A <sub>V</sub> = 10, C <sub>C</sub> =0, V <sub>I</sub> = 1 V (Pulse)	-	50	-	_	-	-	V/µs		
Power Bandwidth ▲: 20-dB Amplifier	PBW	A <sub>V</sub> = 10, C <sub>C</sub> ≈ 0, V <sub>O</sub> = 18 V (P-P)	-	0.8	-		-	-	MHz		

#### Table II. Final Electrical Tests and Group A Sampling Inspection

• Power Bandwidth =  $\frac{\text{Slew Rate}}{\pi V_O (P-P)}$ 

• Low-frequency dynamic characteristic

#### Table III. Group C Electrical Characteristics Sampling Tests

CHARACTERISTIC	SYMBOL	SPECIAL	LIN	UNITS	
ONANAOTENIOTIO	01 MIDOL	TEST CONDITIONS		MAX.	UNITS
Input Offset Voltage	VIO	Vo = 0 ±0.1 V		5	mV
Input Offset Current	10	Vo = 0 ±0.1 V		400	nA
Input Bias Current	łj	Vo = 0 ±0.1 V	-	2	μA
Large-Signal Voltage Gain	AOL	V <sub>O</sub> = ±1V Peak	56	-	dB
Supply Current	1+	V <sub>O</sub> = 0 ±0.1 V	-	10.5	mA



capacitance.

swing vs. frequency.



Fig. 9-Life test and burn-in circuit.



# Linear Integrated Circuits

## High-Reliability Slash (/) Series CA3118/ . . ., CA3118A/ . . .



## High-Reliability High-Voltage Transistor Arrays

For Applications in Aerospace, Military, and Critical Industrial Equipment *Applications:* 

- General use in signal processing systems in DC through VHF range
- Custom designed differential amplifiers
- Temperature compensated amplifiers

#### Features:

- Matched general-purpose transistors
- VBE matched ±5 mV max.
- Operation from DC to 120 MHz (CA3118AT, T).
- Low-noise figure: 3.2 dB typ. at 1 kHz (CA3118AT, T).

The CA3118T and CA3118AT Slash (/) Series types are high-reliability, general-purpose silicon n-p-n transistor arrays on a common monolithic substrate. They are intended for applications in aerospace, military and industrial equipment. They are electrically and mechanically identical with the standard type CA3118 described in Data Bulletin File No. 532 but are specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged type can be supplied to six screening levels – /1N, /1R, /1, /2, /3, and /4 – which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels – /M, /N, and /R. These screening levels and detailed information on test methods, procedures and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883".

Types CA3118AT and CA3118T consist of four transistors with two of the transistors connected in a Darlington configuration. These types are well suited for a wide variety of applications in low-power systems in the DC through VHF range. Both types are supplied in a hermetically sealed 12-lead TO-5 type package, ("T" suffix), and in chip form ("H" suffix), and operate over the full military temperature range. (CA3118AT and CA3118T are high-voltage versions of the popular predecessor type CA3018.)

The types with an "A" suffix are premium versions of their non-"A" counterparts and feature tighter control of breakdown voltages making them more suitable for higher voltage applications.

For detailed application information, see companion Application Note, ICAN-5296 "Application of the RCA CA3018 Integrated Circuit Transistor Array."



Fig. 1—Schematic diagram.

#### MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}C$

POWER DISSIPATION:		
Any one transistor –		
САЗ118АТ, САЗ118Т	300	mW
Total package —		
Up to 85 <sup>0</sup> C (CA3118AT, CA3118T)	450	mW
Above 85 <sup>o</sup> C (CA3118AT, CA3118T)	derate linearly 5	mW/ <sup>o</sup> C
AMBIENT TEMPERATURE RANGE:		
Operating —		
CA3118AT, CA3118T	55 to +125	°c
Storage (all types)	-65 to +150	°C
THE FOLLOWING RATINGS APPLY FOR EACH TRANSISTOR IN THE DEVICE:		
Collector-to-Emitter Voltage (V <sub>CEO</sub> ):		
САЗ118АТ	40	v
CA3118T	30	v
Collector-to-Base Voltage (V <sub>CBO</sub> ):		
CA3118AT	50	v
CA3118T	40	v
Collector-to-Substrate Voltage (V <sub>CIO</sub> ):		
CA3118AT	50	v
САЗ118Т	40	v
EMITTER-TO-BASE VOLTAGE (V <sub>EBO</sub> ) all types	5	v
Collector Current –		
САЗ118АТ, САЗ118Т	50	mA

The collector of each transistor is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.

### STATIC ELECTRICAL CHARACTERISTICS For Design Guidance Only

	1	TES	T CONDITIONS			
CHARACTERISTIC	SYMBOL		<sub>Α</sub> = 25°C	Typ. Char. Curve Fig. No.	Typ. Values	UNITS
For Each Transistor:						
Collector-to-Base Breakdown Voltage	V(BR)CBO	l <sub>C</sub> = 10 μA,	I <sub>C</sub> = 10 μA, I <sub>E</sub> = 0		72	v
Collector-to-Emitter Breakdown Voltage	V <sub>(BR)</sub> CEO	IC = 1mA, I	3 = 0		56	v
Collector-to-Substrate Breakdown Voltage	V(BR)CIO	l <sub>Cl</sub> = 10 μA, i <sub>E</sub> = 0	I <sub>B</sub> = 0	-	72	v
Emitter-to-Base Breakdown Voltage	V(BR)EBO	I <sub>E</sub> = 10 μA,	IC = 0	-	7	v
Collector-Cutoff Current	ICEO	V <sub>CE</sub> = 10 V	, I <sub>B</sub> = 0	2	see curve	μA
Collector-Cutoff Current	ІСВО	V <sub>CB</sub> = 10 V	IE = 0	3	0.002	nA
DC Forward-Current Transfer Ratio	hFE	V <sub>CE</sub> = 5V	$\frac{I_{C} = 10 \text{ mA}}{I_{C} = 1 \text{ mA}}$	4	85 100 90	
Base-to-Emitter Voltage	VBE	VCE = 3V, 1			0.73	v
Collector-to-Emitter Saturation Voltage	VCEsat	IC = 10mA,		5	0.33	v
For transistors Q3 and Q4 (Da	rlington Configuration	on):				
Collector-Cutoff Current	ICEO	V <sub>CE</sub> = 10 V,	I <sub>B</sub> = 0	-	-	μΑ
DC Forward-Current Transfer Ratio	hFE	V <sub>CE</sub> = 5V, I		6	9000	
Base-to-Emitter (Q3 to Q4)	V <sub>BE</sub>	V <sub>CE</sub> = 5V	IE = 10 mA IE = 1 mA	7	1.46 1.32	v
Magnitude of Base-to- Emitter Temperature Coefficient		V <sub>CE</sub> = 5V, I	E = 1 mA	-	4.4	mV/ºC
For transistors Q1 and Q2 (As	a Differential Ampli	fier):				
Magnitude of Input Offset Voltage  VBE1 - VBE2	I <b>⊻</b> io]	VCE = 5V, IE = 1 mA		-	0.48	mV
Magnitude of hFE		V <sub>CE</sub> = 5V, I <sub>C1</sub> = I <sub>C2</sub> = 1mA		-	1	
Magnitude of Base-to- Emitter Temprature Coefficient		VCE = 5V, IE = 1mA		-	1.9	mV/ºC
Magnitude of V <sub>IO</sub> (V <sub>BE1</sub> V <sub>BE2</sub> ) Temp- erature Coefficient	$\left \frac{\Delta V_{IO}}{\Delta T}\right $	V <sub>CE</sub> = 5V, I <sub>C1</sub> = I <sub>C2</sub> =	1mA	_	1.1	μV/⁰C

#### DYNAMIC ELECTRICAL CHARACTERISTICS For Design Guidance Only

		TEST CONDITIC	NS			
CHARACTERISTIC	SYMBOL	T <sub>A</sub> = 25°C	Typ. Char. Curve	CA3118T	CA3118AT	UNITS
			Fig. No.	Тур.	Тур.	
Low Frequency Noise Figure	NF	f = 1kHz, V <sub>CE</sub> = 5V, I <sub>C</sub> = 100 $\mu$ A, Source resistance = kΩ		3.25	3.25	dB
Low-Frequency, Small-Signal Equivalent-Circuit Characteristics: Forward-Current Transfer Ratio	h <sub>fe</sub>	f=1kHz,VCF=5V,	8	100	100	
Short-Circuit Input Impedance	h <sub>ie</sub>	IC = 1mA	8	3.5	2.7	kΩ
Open-circuit Output Impedance	h <sub>oe</sub>		8	15.6	15.6	μmho
Open-Circuit Reverse Voltage Transfer Ratio	h <sub>re</sub>		8	1.8 × 10 <sup>-4</sup>	1.8 × 10 <sup>-4</sup>	
Admittance Characteristics: Forward Transfer Admittance	Y <sub>fe</sub>		9	31-j1.5	31-j1.5	mmho
Input Admittance	Yie	f = 1MHz, V <sub>CE</sub> = 5V,	10	0.3 + j0.04	0.35 + j0.04	mmho
Output Admittance	Yoe	IC = 1mA	11	0.001 + j0.03	0.001 + j0.03	mmhó
Reverse Transfer Admittance	Y <sub>re</sub>		12	See curve	See curve	mmho
Gain-Bandwidth Product	fT	V <sub>CE</sub> = 5V, I <sub>C</sub> = 3mA	13	500	500	MHz
Emitter-to-Base Capacitance	CEB	V <sub>EB</sub> = 5V, I <sub>E</sub> = 0	14	0.70	0.70	pF
Collector-to-Base Capacitance	ССВ	V <sub>CB</sub> = 5V, I <sub>C</sub> = 0	14	0.37	0.37	pF
Collector-to-Substrate Capacitance	C <sub>CI</sub>	V <sub>CI</sub> = 5V, I <sub>C</sub> = 0	14	2.2	2.2	pF

#### Table I. Pre Burn-In Electrical and Post Burn-In Electrical Tests and Delta Limits\*

### **ELECTRICAL CHARACTERISTICS**, at $T_A = 25^{\circ}C$

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	MAX. MAXA	
Emitter-to-Base Breakdown Volts Q1, Q2	V(BR)EBO	l <sub>E</sub> = 10 μA, I <sub>C</sub> = 0	5	-	±0.5	v
Collector Cutoff Current Q1, Q2	ICEO	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0	-	5	.±1	μA
Collector Cutoff Current Q3, Q4	ICEO(D)	V <sub>CE</sub> = 10 V, I <sub>B</sub> = 0	-	5	±1	μA
Input Current Q1, Q2	11	IC = 1 mA, VCE = 5 V	-	33	±3	μA
Input Current Q3, Q4	Ц(D)	IC = 1 mA, VCE = 5 V	-	0.66	±0.1	μA
Base to Emitter Voltage Q1, Q2	V <sub>BE</sub>	IE = 1 mA, V <sub>CE</sub> = 3 V	0.63	0.83	±0.1	v

\* Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 15.

Table II Final Electrical Tests and Group A Sampling Inspection

CHARACTERISTIC	SYMBOL	TEST CONDITIONS NOTE – Unless otherwise specified, limits apply		LIMITS						
				MINIMUM		MAXIMUM		UNITS		
		to both CA31 CA3118A	18 and	-55	+25	+125	-55	+25	+125	1
For Fosh Transistory				-55	125	1125	-55	725	+125	
For Each Transistor:	,			r						
Collector-to-Base	V <sub>(BR)CBO</sub>	<sup>I</sup> C <sup>= 10 μA</sup>	CA3118	<u>  - </u>	40					v
Breakdown Voltage		I <sub>E</sub> = 0	CA3118A		50	-			-	
Collector-to-Emitter	V <sub>(BR)CEO</sub>	I <sub>C</sub> = 1 mA	CA3118	-	30					v
Breakdown Voltage		I <sub>B</sub> = 0	CA3118A	-	40	-		-	-	
Collector-to-Substrate Breakdown Voltage	V <sub>(BR)CIO</sub>	$I_{CI} = 10 \mu A$	CA3118	-	40	-	-	-	-	v
		I <sub>B</sub> = 0 I <sub>E</sub> = 0	CA3118A	-	50	-	-	-	-	
Emitter-to-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	l <sub>E</sub> = 10 μA, I	c <sup>= 0</sup>	-	5	-	-	-	-	v
Collector-Cutoff Current	ICEO	V <sub>CE</sub> = 10 V,	1 <sub>B</sub> = 0	-	_	-	-	5	100	μA
Collector-Cutoff Current	I <sub>СВО</sub>	V <sub>CB</sub> = 10 V,	I <sub>E</sub> = 0	-	-	-	-	100	-	mA
DC Forward-Current Transfer Ratio	<sup>h</sup> FE	V <sub>CE</sub> = 5 V, I <sub>0</sub>	<sub>C</sub> = 1 mA	15	30	40	-	-	-	
Base-to-Emitter Voltage	v <sub>BE</sub>	V <sub>CE</sub> = 3 V, I	<sub>C</sub> = 1 mA	.7	0.63	0.43	1.3	0.83	0.73	v
For transistors Q3 and Q4 (	Darlington Co	nfiguration):								
Collector-Cutoff Current	ICEO	V <sub>CE</sub> = 10 V,	1 <sub>B</sub> = 0	-	-		-	5	2000	μA
DC Forward-Current Transfer Ratio	<sup>h</sup> FE	V <sub>CE</sub> = 5 V, I	<sub>C</sub> = 1 mA	750	1500	2000	-	-	-	
For transistors Q1 and Q2 (	As a Different	ial Amplifier):								
Magnitude of Input Offset Voltage  V <sub>BE1</sub> V <sub>BE2</sub>	v <sub>i0</sub>	V <sub>CE</sub> = 5 V, I	<sub>E</sub> = 1 mA	-	-	-	-	5		mV
Magnitude of <sup>h</sup> FE		V <sub>CE</sub> = 5 V, I <sub>C1</sub> = I <sub>C2</sub> = 1	mA	-	0.9	-		1.1	-	
Dynamic Characteristics:										
Gain Bandwidth Product	fT	V <sub>CE</sub> = 5 V, I	<sub>C</sub> = 3 mA	-	300	-	-		-	MHz

### Table III. Group C Electrical Characteristics Sampling Tests (T<sub>A</sub> = 25°C)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMI	тѕ	
			MIN.	MAX.	UNITS
Emitter-to-Base Breakdown Volts, Q1, Q2, Q3, Q4	V(BR)EBO	$I_E = 10 \mu A$ , $I_C = 0$	4	_	v
Collector-to-Emitter Breakdown Volts, Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub> , Q <sub>4</sub>	V(BR)CEO	IC = 1 mA, IB = 0	28	-	v
Input Current, Q1, Q2	1IN	IC = 1 mA, VCE = 5V	-	50	μΑ
Input Current, Darlington Pair, Q3, Q4	lin(D)	IC = 1 mA, VCE = 5V	_	1	μΑ
Base-to-Emitter Voltage, Q1, Q2	V <sub>BE</sub>	IE = 1 mA, VCE = 3V	0.63	0.83	v

#### STATIC CHARACTERISTICS CURVES











Fig. 3-ICBO vs. TA for any transistor.





#### 394
VORMALIZED h PARAMETERS

٥

0.01



92CS-1519OR3

# 100 COLLECTOR-TO-EMITTER VOLTS (V<sub>CE</sub>)+5V 6 FREQUENCY (1) + i k1:z 4 AMBIENT TEMPERATURE (T<sub>A</sub>)+25°C 1 hte 1 hte 100 hte <









Fig. 9- Vfe vs. f.



Fig. 11-yoe vs. f.

#### STATIC CHARACTERISTICS CURVES (Cont'd)

92CS-14257RI



#### TYPICAL DYNAMIC CHARACTERISTICS CURVES (Cont'd)

Fig. 15-Burn-in and operating life test circuit.



# Linear Integrated Circuits Monolithic Silicon High-Reliability Slash (/) Series CA3130A/..., CA3130B/...



# High-Reliability COS/MOS Operational Amplifiers

With MOS/FET Input

For Aerospace, Military, and Critical Industrial Applications *Features:* 

- MOS/FET input stage provides:
  - very high  $Z_{||} = 1.5 T\Omega (1.5 \times 10^{12} \Omega)$  typ.
  - very low I<sub>1</sub> = 5 pA typ. at 15 V operation
    - 2 pA typ. at 5 V operation
- Common-mode input-voltage range includes negative supply rail; input terminals can be swung 0.5 V below negative supply rail
- COS/MOS output stage permits signal swing

ldeal for single-supply applications

to either (or both) supply rails

The RCA-CA3130A and CA3130B "Slash" (/) Series types are integrated-circuit operational amplifiers that combine the advantages of both COS/MOS and bipolar transistors on a monolithic chip. Intended for applications in aerospace, military, and critical industrial equipment, they are electrically and mechanically identical with the standard types CA3130A and CA3130B described in Data Bulletin File No. 817 but are specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels— /1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3130A and CA3130B Slash (/) Series types are supplied in the 8-lead TO-5 style package ("T" suffix), in the 8-lead TO-5 style package with dual-in-line formed leads, DIL-CAN, ("S" suffix), or in chip form ("H" suffix).

- Low V<sub>IO</sub>: 2 mV max. (CA3130B)
- Wide BW: 15 MHz typ. (unity-gain crossover)
- High SR: 10 V/µs typ. (unity-gain follower)
- High output current (I<sub>O</sub>): 20 mA typ.
- High A<sub>OL</sub>: 320,000 (110 dB) typ.
- Compensation with single external capacitor

#### Applications:

- Ground-referenced single-supply amplifiers
- Fast sample-hold amplifiers
- Long-duration timers/monostables
- High-input-impedance comparators (ideal interface with digital COS/MOS)
- High-input-impedance wideband amplifiers
- Voltage followers (e.g., follower for single-supply D/A converter)
- Voltage regulators (permits control of output voltage down to zero volts)
- Peak detectors
- Single-supply full-wave precision rectifiers
- Photo-diode sensor amplifiers



9205-24713

Fig. 1-Functional diagram of the CA3130 Series.

#### MAXIMUM RATINGS, Absolute-Maximum Values

DC SUPPLY VOLTAGE	
(BETWEEN V <sup>+</sup> AND V <sup></sup> TERMINALS)	
DIFFERENTIAL-MODE INPUT VOLTAGE ±8 V	
COMMON-MODE DC INPUT VOLTAGE V <sup>+</sup> to (V <sup>-</sup> -0.5 V	)
INPUT-TERMINAL CURRENT 1 mA	
DEVICE DISSIPATION:	
WITHOUT HEAT SINK-	
UP TO 55 <sup>0</sup> C 630 mW	
ABOVE 55°C Derate linearly 6.67 mW/°C	

WITH HEAT SINK-
AT 125 <sup>0</sup> C <b>418 mW</b>
BELOW 125°C Increase linearly at 16.7 mW/°C
TEMPERATURE RANGE:
OPERATING
STORAGE
OUTPUT SHORT-CIRCUIT DURATION* INDEFINITE
LEAD TEMPERATURE (DURING SOLDERING):
AT DISTANCE 1/16 ± 1/32 INCH (1.59 ± 0.79 MM)
FROM CASE FOR 10 SECONDS MAX+265°C

\*Short circuit may be applied to ground or to either supply.

WITH HEAT SINK



DIODES D5 THROUGH D8 PROVIDE GATE-OXIDE PROTECTION FOR MOS/FETS INPUT STAGE.

92CL-24714

#### Fig. 2-Schematic diagram of the CA3130 Series.

#### **ELECTRICAL CHARACTERISTICS**

Typical Values Intended Only for Design Guidance

CHARACTERISTIC	SYMBOL	TEST CONDITIONS $V^+=15 V$ $V^-=0 V$ $T_A=25^{\circ}C$ (Unless Specified Otherwise)	CA3130A	CA3130B	UNITS
Input Offset Voltage	Vю	V <sup>±</sup> =±7.5 V	2	0.8	mV
Input Offset Current	10	V <sup>±</sup> =±7.5 V	0.5	0.5	рА
Input Current	4	V <sup>±</sup> =±7.5 V	5	5	pА
Large-Signal Voltage	AOL	V <sub>O</sub> =10 V <sub>p·p</sub>	320 k	320 k	V/V
Gain	5	RL=2 kΩ	110	110	dB
Common-Mode Rejection Ratio	CMRR		90	100	dB
Common-Mode Input-Voltage Range	VICR		-0.5 to 12	0.5 to 12	v
Power-Supply	$\Delta v_{10} / \Delta v^+$	V <sup>±</sup> =±7.5 V	32	32	μν/ν
Rejection Ratio	$\Delta V_{10} / \Delta V^{-}$	V-=±7.5 V	32	32	μν/ν
	V <sub>OM</sub> <sup>+</sup>	R <sub>1</sub> =2 kΩ	13.3	13.3	
Maximum Output	V <sub>OM</sub> -	n[-2 K32	0.002	0.002	
Voltage	І⊻ом⁺І	R <sub>I</sub> ≕∞	15	15	٦ ř
	IVom⁻I		0	0	
Maximum Output Current: Source	IOM <sup>+</sup>	V <sub>O</sub> =0 V	22	22	mA
Sink	IOM_	V <sub>O</sub> =15 V	20	20	
Supply Current	1+	V <sub>O</sub> =7.5 V R <sub>L</sub> =∞	10	10	mA
		V <sub>O</sub> =0 V R <sub>L</sub> =∞	2	2	
Input Offset Volt- age Temperature Drift	Δν <sub>ΙΟ</sub> /Δτ	T <sub>A</sub> =55 to 125 <sup>o</sup> C V <sup>±</sup> =±7.5 V ▲	10	5	μ∨/ºC
Large-Signal Voltage		V <sub>O</sub> =10 V <sub>p-p</sub> * R <sub>L</sub> =2 kΩ*	320 k	320 k	V/V
Gain	AOL	R <sub>L</sub> =2 kΩ *	110	110	dB

\* Applies only to A<sub>OL</sub>.

Applies only to  $\Delta V_{10} / \Delta T$ .

CHARACTERISTIC	SYMBOL	TEST <u>CONDITIONS</u> $V^+=+7.5 V$ $V^-=-7.5 V$ $T_A=25^{\circ}C$ (Unless Specified Otherwise)	CA3130A	CA3130B	UNITS
Input Offset Voltage Adjustment Range		10 kΩ across Terms. 4 and 5 or 4 and 1	±22	±22	mV
Input Resistance	R		1.5	1.5	тΩ
Input Capacitance	Cl	f = 1 MHz	4.3	4.3	pF
Equivalent Input Noise	e <sub>n</sub>	BW=0.2 MHz R <sub>S</sub> =1 MΩ*	23	23	μV
Unity Gain Crossover		C <sub>C</sub> = 0	15	15	MHz
Frequency	fT	C <sub>C</sub> = 47 pF	4	4	IVI M2
Slew Rate: Open Loop	SR	C <sub>C</sub> = 0	30	30	V/μs
Closed Loop	Sn	C <sub>C</sub> = 56 pF	10	10	v/µ3
Transient Response: Rise Time	t <sub>r</sub>	C <sub>C</sub> = 56 pF C <sub>I</sub> = 25 pF	0.09	0.09	μs
Overshoot		$R_{L}^{-} = 2 k\Omega$	10	10	%
Settling Time (4 Vp-p Input to <0.1%)		(Voltage Follower)	1.2	1.2	μs

TYPICAL VALUES INTENDED	ONLY FOR	DESIGN GUIDANCE
-------------------------	----------	-----------------

\* Although a 1-M $\Omega$  source is used for this test, the equivalent input noise remains constant for sources of R<sub>S</sub> up to 10 M $\Omega$ .

CHARACTERISTIC	SYMBOL	$\begin{array}{c} {\sf TEST} \\ \hline {\sf CONDITIONS} \\ V^+ = 5 \ V \\ V^- = 0 \ V \\ {\sf T}_A = 25^{\circ}{\sf C} \\ ({\sf Unless} \\ {\sf Specified} \\ {\sf Otherwise}) \end{array}$	CA3130A	CA3130B	UNITS
Input Offset Voltage	v <sub>IO</sub>		2	1	mV
Input Offset Current	<sup>1</sup> 10		0.1	0.1	pА
Input Current	ų		2	2	pА
Common-Mode Rejection Ratio	CMRR		90	100	dB
Large-Signal	•	V <sub>O</sub> = 4 Vp-p	100 k	100 k	V/V
Voltage Gain	AOL	$R_L = 5 k\Omega$	100	100	dB
Common-Mode Input Voltage Range	VICR		0 to 2.8	0 to 2.8	v
Current Current	I <del>+</del>	Vo = 5 V,RL=∞	300	300	μA
Supply Current		V <sub>O</sub> =2.5 V,R <sub>L</sub> = ∞	500	500	μ <b>Α</b>
Power Supply Rejection Ratio	$\Delta v_{10} / \Delta v^+$		200	200	μV/V

#### Table I. Pre Burn-In and Post Burn-In Electrical Tests and Delta Limits\* ELECTRICAL CHARACTERISTICS At $T_A = 25^{\circ}$ C, V<sup>+</sup> = +7.5 V, V<sup>-</sup> = -7.5 V

CHARACTERISTIC		CVMDOI			LIMITS				
		SYMBOL TEST CONDITIONS		MAX.	MAX.∆	UNITS			
	CA3130A			5	±1				
Input Offset Voltage	CA3130B	VIO		2	±0.5	mV			
Input Offset Current	CA3130A			20	±2				
	Input Offset Current	CA3130B	10	'10	10	01' [		10	±1
Innut Bing Current	CA3130A			30	±3	- 0			
Input Bias Current	CA3130B	1		20	±2	nA			

\* Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 6.

Table II. Final Electrical Tests and Group A Sampling Inspection

CHARACTERISTIC			TEST CONDITIONS $V^+ = +15 V, V^- = 0 V$			LIMI	тs			
		SYMBOL Unless Otherwise		Ν	AINIMU	м	MA	UNITS		
			Specified	55	+25	+125	55	+25	+125	
	CA3130A		$V^{\pm} = \pm 7.5 V$	-	-	-	7	5	7	mV
Input Offset Voltage	CA3130B	Vio	$V^{-} = \pm 7.5 V$	-		-	3.5	2	3.5	mv
Land Office Comment	CA3130A		$V^{\pm} = \pm 7.5 V$	-	-		30	20	30	рА
Input Offset Current	CA3130B	10	V-=±7.5 V		-	-	20	10	20	μA
Input Current	CA3130A		V <sup>±</sup> = ±7.5 V	-	-	-	15	0.03	15	nA
Input Current	CA3130B	1	V - 17.5 V	-	-	-	15	0.03	15	
Large Signal	CA3130A	A <sub>OL</sub>	V <sub>O</sub> = 10 V <sub>p-p</sub>	88	94	88	1	-	-	dB
Voltage Gain	CA3130B		$R_L = 2 k\Omega$	94	100	94	-	-	-	ub I
Common-Mode	CA3130A	- CMRR		80	80	80	-	-	-	dB
Rejection Ratio	CA3130B			86	86	86	— .		-	ub .
Common-Mode Input Voltage Range		VICR		0	0	0	10	10	10	V
Power Supply	CA3130A	PSRR	$V^{\pm} = \pm 7.5 V$	150	150	150	-	-	-	μV/V
Rejection Ratio	CA3130B	ronn	V - 17.5 V	100	100	100	1	-	-	μν/ν
Maximum Output Voltage		V <sub>OM</sub> +	$R_1 = 2 k\Omega$	10	12	10		-	-	v
waximum Output Voltage		V <sub>OM</sub> -	nL - 2 K32	-	-	-	0.05	0.01	0.05	Ň
Maximum Output Voltage		V <sub>OM</sub> +	R <sub>1</sub> = ∞	14.95	14.99	14.95	_		-	v
		V <sub>OM</sub> -	n	-	-	1	0.05	0.01	0.05	
Maximum Output Current		<sup>1</sup> ом <sup>+</sup>	V <sub>0</sub> = 0 V	-	12	-	—	45	-	mA
		Чом⁻	V <sub>O</sub> = 15 V	-	12	1	-	45	-	
Supply Current		1+	$V_0 = 25 \text{ V}, \text{R}_L = \infty$	-	-	-	-	15	-	mA
Supply Current			$V_0 = 0 V, R_L = \infty$	-	-	-		3		
Input Offset Voltage Temperature Coefficient		ΔV <sub>IO</sub> /ΔT	CA3130B Only	-	-	-	15	15	15	μV/ºC

	0.440.01	TEST CONDITIONS AT $T_A = 25^{\circ}C$	LIN	UNITS	
CHARACTERISTIC	SYMBOL	L AT $T_A = 25^{\circ}C$ V <sup>+</sup> = +15 V, V <sup>-</sup> = -15 V			
Input Offset Voltage V <sub>IO</sub>	N	CA3130A	-	5	mV
	¥10	VIO CA3130B	CA3130B	-	2
	<sup>I</sup> IO	CA3130A	-	20	- 0
Input Offset Current		CA3130B	-	10	рА
Innut Bine Comment		CA3130A	-	30	- 0
Input Bias Current	1	CA3130B	-	20	рА
Large Signal Voltage Gain	Δ	CA3130A	91	-	JD
	AOL	- CA3130B	97	-	dB

Table III. Group C Electrical Characteristics Sampling Tests



TOTAL SUPPLY VOLTAGE (FOR INDICATED VOLTAGE GAINS) = 15 V \* WITH INPUT TERMINALS BIASED SO THAT TERM. 6 POTENTIAL IS +7.5 V ABOVE TERM. 4.

\*WITH OUTPUT TERMINAL DRIVEN TO EITHER SUPPLY RAIL.

92CS-24715







Fig. 4–Open-loop voltage gain and phase shift vs. frequency for various values of  $C_L$ ,  $C_C$ , and  $R_L$ .



Fig. 6-Burn-in and life test circuit.



## **MOS Field-Effect Transistors**

N-Channel Depletion Types

# High-Reliability Type HR3N187



# High-Reliability Silicon Dual Insulated-Gate Field-Effect Transistor

With Integrated Gate-Protection Circuits For Applications in Aerospace, Military, and Critical Industrial Equipment up to 300 MHz

Device Features:

- Back-to-back diodes to protect each gate against handling and in-circuit transients
- High forward transconductance gFS = 12,000 µmho (typ.)
- High unneutralized RF power gain Gps = 18 dB(typ.) at 200 MHz
- Low VHF noise figure 3.5 dB(typ.) at 200 MHz

The RCA-HR3N187 is a high-reliability n-channel silicon, depletion type, dual insulated-gate field-effect transistor. It is intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type 3N187 described in Data Bulletin File No. 436 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The excellent over-all performance characteristics of HR3N187 make it useful for a wide variety of rf-amplifier applications at frequencies up to 300 MHz. The two serially-connected channels with independent control gates make possible a greater dynamic range and lower crossmodulation than is normally achieved using devices having only a single control element. The HR3N187 is hermetically sealed in the metal JEDEC TO-72 package.



LEAD 1-DRAIN LEAD 2-GATE No. 2 LEAD 3-GATE No. 1 LEAD 4-SOURCE, SUBSTRATE AND CASE

Fig. 1-Terminal diagram.

#### Applications

- RF amplifier amplifier, mixer, and IF amplifier in military, and industrial communications equipment
- Aircraft and marine vehicular receivers
- CATV and MATV equipment
- Telemetry and multiplex equipment

#### Performance Features

- Superior cross-modulation performance and greater dynamic range than bipolar or single-gate FET's
- Wide dynamic range permits large-signal handling before overload
- Virtually no agc power required
- Greatly reduces spurious responses in FM receivers

Maximum Ratings, Absolute-Maximum Values, at TA = 25°C

DRAIN-TO-SOURCE VOLTAGE, V <sub>DS</sub> –0.2 to +20 GATE No. 1-TO-SOURCE VOLTAGE, V <sub>G1S</sub> :	v
Continuous (dc)	v
Peak ac	v
GATE No. 2-TO-SOURCE VOLTAGE, VG2S:	
Continuous (dc)6 to 30% of VDS	v
Peak ac6 to +6	v
*DRAIN-TO-GATE VOLTAGE,	
V <sub>DG1</sub> OR V <sub>DG2</sub> +20	v
*DRAIN CURRENT, ID	mΑ
*TRANSISTOR DISSIPATION PT:	
At ambient ) up to 25°C 330	mW
temperatures above 25°C derate linearly at	
2.2 mW/°C	
*AMBIENT TEMPERATURE RANGE:	
Storage and Operating	°C
*LEAD TEMPERATURE (During Soldering):	
At distances ≥1/32 inch from	
seating surface for 10 seconds max 265	°C

\*In accordance with JEDEC Registration Data Format JS-9 RDF-19A

#### Electrical Characteristics, at T<sub>A</sub> = 25°C Unless Otherwise Specified

				LIMITS			
CHARACTERISTIC	SYMBOL	TEST CONI	DITIONS	MIN.	TYP.	MAX.	UNITS
Gate No. 1-to-Source Cutoff Voltage	VG1S(off)	V <sub>DS</sub> = +15 V, I <sub>D</sub> = 50 μA V <sub>G2S</sub> = +4 V		-0.5	-2	-4	v
Gate No. 2-to-Source Cutoff Voltage	VG2S(off)	V <sub>DS</sub> = +15 V, I <sub>D</sub> = V <sub>G1S</sub> = 0	50 µA	-0.5	-2	-4	v
Gate No. 1-Terminal Forward Current	<sup>I</sup> G1SSF	V <sub>G1S</sub> = +1 V V <sub>G2S</sub> = V <sub>DS</sub> = 0	T <sub>A</sub> = 25°C T <sub>A</sub> = 100°C		-	50 5	nA μA
Gate No. 1-Terminal Reverse Current	IG1SSR	V <sub>G1S</sub> =6 V V <sub>G2S</sub> = V <sub>DS</sub> = 0	T <sub>A</sub> = 25°C T <sub>A</sub> = 100°C	-	-	50 5	nA μA
Gate No. 2-Terminal Forward Current	IG2SSF	V <sub>G2S</sub> = +6 V V <sub>G1S</sub> = V <sub>DS</sub> = 0	T <sub>A</sub> = 25°C T <sub>A</sub> = 100°C		-	50 5	nA μA
Gate No. 2-Terminal Reverse Current	IG2SSR	$V_{G2S} = -6 V$ $V_{G1S} = V_{DS} = 0$	T <sub>A</sub> = 25°C T <sub>A</sub> = 100°C	-	-	50 5	nA μA
Zero-Bias Drain Current	IDS	V <sub>DS</sub> = +15 V V <sub>GS</sub> = +4 V V <sub>G1S</sub> = 0		5	15	30	mA
Forward Transconductance (Gate No. 1-to-Drain)	9fs	V <sub>DS</sub> = +15 V, I <sub>D</sub> = 10 mA V <sub>G2S</sub> = +4 V, f = 1 kHz		7000	12,000	18,000	μmho
Small-Signal, Short-Circuit Input Capacitance†	Ciss		4.0	6.0	8.5	pF	
Small-Signal, Short-Circuit, Reverse Transfer Capacitance (Drain-to-Gate No. 1)●	C <sub>rss</sub>	V <sub>DS</sub> = +15 V, I <sub>D</sub> = V <sub>G2S</sub> = +4 V, f =	0.005	0.02	0.08	pF	
Small-Signal, Short-Circuit Output Capacitance	Coss			-	2.0	-	pF
Power Gain (see Fig. 1)	GPS			15	18	22	dB
Maximum Available Power Gain	MAG			-	20	-	dB
Maximum Usable Power Gain (unneutralized)	MUG			-	20▲	-	dB
Noise Figure (see Fig. 1)	NF			-	3.5	4.5	dB
Magnitude of Forward Transadmittance	Y <sub>fs</sub>	V <sub>DS</sub> = +15 V, I <sub>D</sub> =	• 10 mA	_	12,000	-	μmho
Phase Angle of Forward Transadmittance		VG2S = +4 V, f = 2	200 MHz		-35		Degree
Magnitude of Reverse Transadmittance	Y <sub>rs</sub>			-	25	-	μmho
Angle of Reverse Transadmittance	θrs			-	-25	-	Degree
Input Resistance	r <sub>iss</sub>			-	1.0	-	kΩ
Output Resistance	r <sub>oss</sub>			-	2.8	-	kΩ
Gate-to-Source Forward Breakdown Voltage: <u>Gate No. 1</u> <u>Gate No. 2</u>	V(BR)G1SSF V(BR)G2SSF	IG1SSF = IG2SSF	= 100 μA	6.5	10	-	v
Gate-to-Source Reverse Breakdown Voltage: <u>Gate No. 1</u> Gate No. 2	V(BR)G1SSR V(BR)G2SSR	IG1SSR = IG2SSR	= –100 μA	-6.5	-10	-	v

۸

Limited only by practical design considerations. Capacitance between Gate No. 1 and all other terminals. t

÷ Three-terminal measurement with Gate No. 2 and Source return to ground terminal. In accordance with JEDEC Registration Data Format JS-9 RDF-19A.

\*

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS		LINUTO	
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	Min.	Max.	UNITS	
Gate No. 1-Terminal Forward Current	I <sub>G1SSF</sub>	$V_{G1S} = +6 V, V_{G2S} = V_{DS} = 0$	-	50	nA	
Gate No. 1-Terminal Reverse Current	I <sub>G1SSR</sub>	$V_{G1S} = -6 V, V_{G2S} = V_{DS} = 0$	-	50	nA	
Gate No. 2-Terminal Forward Current	I <sub>G2SSF</sub>	V <sub>G2S</sub> = +6 V, V <sub>G1S</sub> = V <sub>DS</sub> = 0	-	50	nA	
Gate No. 2-Terminal Reverse Current	I <sub>G2SSR</sub>	$V_{G2S} = -6 V, V_{G1S} = V_{DS} = 0$	-	50	nA	
Zero-Bias Drain Current	IDS	V <sub>DS</sub> = +15 V, V <sub>G2S</sub> = +4 V V <sub>G1S</sub> = 0	5	30	mA	
Gate-to-Source Forward Breakdown Voltage: Gate No. 1 Gate No. 2	V <sub>(BR)</sub> G1SSF V <sub>(BR)</sub> G2SSF	<sup>I</sup> G1SSF <sup>= I</sup> G2SSF <sup>= 100 μ</sup> Α	6.5	-	v	
Gate-to-Source Reverse Breakdown Voltage: Gate No. 1 Gate No. 2	V <sub>(BR)</sub> G1SSR V <sub>(BR)</sub> G2SSR	<sup>I</sup> G1SSR <sup>= I</sup> G2SSR <sup>= 100 μ</sup> Α	-6.5	_	v	

Table I–Pre Burn-In and Post Burn-In Electrical Go/No-Go Tests, at  $T_A = 25^{\circ}C$ 

# Table II—Final Electrical Tests, at $T_A = 25^{\circ}C$

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIN	IITS	
			Min.	Min. Max.	
Gate No. 1-to-Source Cutoff Voltage	V <sub>G1S(off)</sub>	$V_{DS} = +15 V, I_{D} = 50 \mu A$ $V_{G2S} = +4 V$	-0.5	-4	v
Gate No. 2-to-Source Cutoff Voltage	V <sub>G2S(off)</sub>	$V_{DS} = +15 V, I_{D} = 50 \mu A$ $V_{G1S} = 0$	-0.5	-4	V
Gate No. 1-Terminal Forward Current	IG1SSF	$V_{G1S} = +6 V, V_{G2S} = V_{DS} = 0$	-	50	nA
Gate No. 1-Terminal Reverse Current	I <sub>G1SSR</sub>	$V_{G1S} = -6 V, V_{G2S} = V_{DS} = 0$	-	50	nA
Gate No. 2-Terminal Forward Current	I <sub>G2SSF</sub>	$V_{G2S} = +6 V, V_{G1S} = V_{DS} = 0$	-	50	nA
Gate No. 2-Terminal Reverse Current	I <sub>G2SSR</sub>	$V_{G2S} = -6 V, V_{G1S} = V_{DS} = 0$	-	50	nA
Zero-Bias Drain Current	I <sub>DS</sub>	V <sub>DS</sub> = +15 V, V <sub>G2S</sub> = +4 V V <sub>G1S</sub> = 0	5	30	mA
Gate-to-Source Forward Breakdown Voltage: Gate No. 1 Gate No. 2	V <sub>(BR)</sub> G1SSF V <sub>(BR)</sub> G2SSF	<sup>I</sup> G1SSF <sup>= I</sup> G2SSF <sup>= 100 μA</sup>	6.5	_	v
Gate-to-Source Reverse Breakdown Voltage: Gate No. 1	V <sub>(BR)</sub> G1SSR	I <sub>G1SSR</sub> = I <sub>G2SSR</sub> = 100 μA	-6.5	_	v
Gate No. 2	V <sub>(BR)G2SSR</sub>				

Table III -- Group A Electrical Sampling Inspection

					LIN	IITS			LINUTS
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	M	INIMU	м	Ν		JM	UNITS
CHARACTERISTIC			-55	+25	+125	-55	+25	+125	°C
Gate No. 1-to-Source	V <sub>G1S(off)</sub>	$V_{DS} = +15 V, I_{D} = 50 \mu A$ $V_{G2S} = +4 V$	-0.5	-0.5	-	-4	-4	-	v
Cutoff Voltage		$V_{DS} = +15 V, I_{D} = 100 \mu A$ $V_{G2S} = +4 V$	-	-	0.5	-	-	-4	
Gate No. 2-to-Source	V <sub>G2S(off)</sub>	$V_{DS} = +15 V, I_{D} = 50 \mu A$ $V_{G1S} = +4 V$	-0.5	-0.5	-	-4	-4	-	v
Cutoff Voltage		$V_{DS} = +15 V, I_{D} = 100 \mu A$ $V_{G1S} = +4 V$	-	-	-0.5	-	-	-4	
Gate No. 1-Terminal Forward Current	I <sub>G1SSF</sub>	V <sub>G1S</sub> = +6 V V <sub>G2S</sub> = V <sub>DS</sub> = 0	1	-	1	-	50	-	nA
Gate No. 1-Terminal Reverse Current	I <sub>G1SSR</sub>	$V_{G1S} = -6 V$ $V_{G2S} = V_{DS} = 0$	-	-	-	-	50	-	nA
Gate No. 2-Terminal Forward Current	I <sub>G2SSF</sub>	$V_{G2S} = +6 V$ $V_{G1S} = V_{DS} = 0$	-	-	-	-	50	-	nA
Gate No. 2-Terminal Reverse Current	I <sub>G2SSR</sub>	$V_{G2S} = -6 V$ $V_{G1S} = V_{DS} = 0$	-	-	-	-	50	-	nA
Zero-Bias Drain Current	I <sub>DS</sub>	V <sub>DS</sub> = +15 V V <sub>G2S</sub> = +4 V, V <sub>G1S</sub> = 0	5	5	3.5	30	30	21	mA
Forward Transconductance (Gate No. 1-to-Drain)	9 <sub>fs</sub>	$V_{DS} = +15 V, I_{D} = 10 mA$ $V_{G2S} = +4 V, f = 1 kHz$	-	7000	-	-	18,000	-	µmho
Small-Signal, Short-Circuit Input Capacitance	C <sub>iss</sub>		-	4.0	-	-	8.5	-	pF
Small-Signal, Short-Circuit, Reverse Transfer Capacitance (Drain-to-Gate No. 1)	C <sub>rss</sub>	V <sub>DS</sub> = +15 V, I <sub>D</sub> = 10 mA V <sub>G2S</sub> = +4 V, f = 1 MHz	-	0.05	_	-	0.03	-	pF
Gate-to-Source Forward Breakdown Voltage: Gate No. 1		<sup>I</sup> G1SSF <sup>= I</sup> G2SSF <sup>= 100</sup> μA 6		6.5	4.5	-	-	-	v
Gate No. 2	V <sub>(BR)G2SSF</sub>								
Gate-to-Source Reverse Breakdown Voltage: Gate No. 1		<sup>I</sup> G1SSR <sup>= I</sup> G2SSR <sup>= 100 μA</sup>	-6.5	-6.5	-4.5	_		_	v
Gate No. 2	V <sub>(BR)G2SSR</sub>								

۴PI

GAIN (GPS)

POWER

(d

MILLIAMPERES

DRAIN

#### TYPICAL CHARACTERISTICS For Y Parameters, see 3N187 Data Bulletin File No. 436 High-Reliability Processing Flow Chart SOURCE PRODUCT FINE LEAK POST BURN-IN MIL-STD 883 METHOD IOI4A ELECTRICAL DC STATIC STABIL IZATION BAKE 48 HRS AT +150 °C GROSS LEAK MIL-STD883 METHOD 1014C GROUP A + 25° DC LTPD 5 - 55° DC LTPD 10 + 125° DC LTPD 10 + 25° DYNAMIC LTPD 10 TEMPERATURE CYCLING. IO CYCLES MIL-STD 883 METHOD IOIOC PRE BURN-IN ELECTRICAL SHIPMENT CENTRIFUGE BURN-IN 168 HRS 20000 G's PD=330 mW, TA=+25°C YI DIRECTION MIL-STD 883 METHOD 2001D 92CM-24696 COMMON-SOURCE CIRCUIT, GATE No.1 INPUT COMMON SOURCE CIRCUIT AMBIENT TEMPERATURE $(T_A)=25^{\circ}C$ DRAIN -TO-SOURCE VOLTS $(V_{OS})=15$ DRAIN MILLIAMPERES $(T_D)=10$ GATE NO.2-TO-SOURCE VOLTS $(V_{G2S})=+4$ AMBIGNET TEMPERATURE (T\_a)=25°C FREQUENCY (1)=200 MHz 20 GATE No.1-VOLTAGE (VGIS) IS ADJUSTED FOR In: 10 mA 뜅 IS ADJUSTED FOR ID= IO mA (MAG)-WHEN VG25=4V GATE No. 2 AT AC GROUND GAIN 40 AVAILABLE o 30 ~10 20 MAXIMUM -20 10 30 +++++ 300 400 - 3 FREQUENCY (f)-MHz GATE No. 2-TO-SOURCE VOLTS (VG2S) 9255-4086 92CS-15049RI Fig. 2-Gps vs. VG2S. Fig. 3-MAG vs. f. COMMON-SOURCE CIRCUIT, GATE No. 1 INPUT AMBIENT TEMPERATURE (TA)=25°C DRAIN-TO-SOURCE VOLTS (VDS)=15 AMBIENT TEMPERATURE (TA)=25°C DRAIN-TO-SOURCE VOLTS (VDS)=15 15 DRAIM-TO-SOURCE VOLTS (VCg):16 GATE No.1-VOLTAGE (VCg) 15 ADUSTED FOR ID =10MA WHEN VCg2=4 V GATE NO.2 AT AC-GROUND POTENTIAL Ĵ, MIL LIAMPERES 10 10

75

2.5 ۵

GATE No.2-TO-SOURCE VOLTS (VG2S)

Fig. 5-1D vs. VG2S.

DRAIN

GATE No. 2-TO-SOURCE VOLTS (VG2S) ---

ά

92CS-14790R2

92CS-14411RI



Fig. 6-gfs and ID vs. VG2S.



Fig. 7-gfs vs. VG1S.



Fig. 8-gfs2 vs. VG2S.



Fig. 9-Burn-In and operating life-test circuit.



**Dimensions in Inches and Millimeters** 

Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of  $0.054^{2*}$  (0.482 nm) at a guagene-plane-of  $0.054^{2*}$  (1.372 nm) +  $0.001^{2*}$  (0.025 nm) - $0.000^{2*}$  (0.000 nm) below seating plane shall be within  $0.007^{2*}$ (0.177 nm) at their true position (location) relative to a maxinum width of tab.

Note 4: Measured from actual maximum diameter.



**MOS Field-Effect Transistors** 

N-Channel Depletion Types

# High-Reliability Type HR3N200



# High-Reliability Silicon Dual Insulated-Gate Field-Effect Transistor

With Integrated Gate-Protection Circuits For Applications in Aerospace, Military, and Critical Industrial Equipment Up to 500 MHz.

Applications:

- RF amplifier, mixer, and IF amplifier in military and industrial communications equipment
- Aircraft and marine vehicular receivers
- CATV and MATV equipment
- Telemetry and multiplex equipment

RCA HR3N200 is a high-reliability n-channel silicon, depletion type, dual insulated-gate field-effect transistor. It is intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type 3N200 described in Data Bulletin File No. 437 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The excellent over-all performance characteristics of the HR3N200 make it useful for a wide variety of rf-amplifier applications at frequencies up to 500 MHz. The two serially-connected channels with independent control gates make possible a greater dynamic range and lower cross-modulation than is normally achieved using devices having only a single control element.

The HR3N200 is hermetically sealed in the metal JEDEC TO-72 package.

Maximum Ratings, Absolute-Maximum Values, at TA = 25°C

DRAIN-TO-SOURCE VOLTAGE, V <sub>DS</sub> GATE No. 1-TO-SOURCE VOLTAGE, V <sub>G1S</sub> :	-0.2 to +20	v
Continuous (dc)	-6 to +3	v
Peakac	-6 to +6	v
GATE No. 2 - TO-SOURCE VOLTAGE, VG2S		
Continuous (dc)	-6 to 30% of V <sub>DS</sub>	v
Peak ac	-6 to +6	v
*DRAIN-TO-GATE VOLTAGE,		
V <sub>DG1</sub> OR V <sub>DG2</sub>	+20	v
*DRAIN CURRENT, ID	50	mΑ
*TRANSISTOR DISSIPATION, PT:		
At ambient up to 25°C	330	mW
temperatures 🖡 above 25°C	derate linearly at	
*AMBIENT TEMPERATURE RANGE:	2.2 mW/ºC	
Storage and Operating	65 to +175	°C
*LEAD TEMPERATURE (During soldering):		
At distances > 1/32 inch from		
seating surface for 10 seconds max	265	°C
*In accordance with JEDEC registration data for	rmat (JS-9 RDF-19	)A)

# / equipment

Performance Features:

- Superior cross-modulation performance and greater dynamic range than bipolar and single-gate FET's
- Wide dynamic range permits large-signal handling before overload
- Dual gate permits simplified agc circuitry
- Virtually no agc power required

Greatly reduces spurious responses in FM receivers Device Features:

- Back-to-back diodes protect each gate against handling and in-circuit transients
- High forward transconductance g<sub>fs</sub> = 15,000 μmho (typ.)
- High unneutralized RF power gain Gps = 12.5 dB (typ.) at 400 MHz
  = 19 dB (typ.) at 200 MHz
- Low VHF noise figure 4.5 dB (typ.) at 400 MHz 3.0 dB (typ.) at 200 MHz





Electrical Characteristics for Design Guidance Only

	ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$	CV/MDOI	TEAT CONDITIO		LIMITS			
	unless otherwise specified	SYMBOL	TEST CONDITIO	Min.	Тур.	Max.	UNITS	
	Gate No. 1-to-Source Cutoff Voltage	V <sub>G1S(off)</sub>	$V_{DS} = +15 V, I_{D} = 50 \mu A$ $V_{G2S} = +4 V$		-0.1	-1	-3	v
	Gate No. 2-to-Source Cutoff Voltage	V <sub>G2S(off)</sub>	V <sub>DS</sub> = +15 V, I <sub>D</sub> V <sub>G1S</sub> ≈ 0	= 50 μA	-0.1	-1	-3	v
	Gate No. 1-Terminal Forward Current	<sup>I</sup> G 1SSF	$V_{G1S} = +1 V$ $V_{G2S} = V_{DS} = 0$	$T_A = 25^{\circ}C$ $T_A = 100^{\circ}C$	-	-	50 5	nA μA
-	Gate No. 1-Terminal Reverse Current	I <sub>G1SSR</sub>	$V_{G1S} = -6 V$ $V_{G2S} = V_{DS} = 0$		-	-	50 5	nA μA
	Gate No. 2-Terminal Forward Current	IG2SSF	V <sub>G2S</sub> = +6 V V <sub>G1S</sub> = V <sub>DS</sub> = 0			-	50 5	nA μA
	Gate No. 2-Terminal Reverse Current	IG2SSR	V <sub>G2S</sub> = -6 V V <sub>G1S</sub> = V <sub>DS</sub> = 0				50 5	nA μA
	Zero-Bias Drain Current	IDS	$V_{DS} = +15 V, V_{G1S} = 0$ $V_{G2S} = +4 V$		0.5	5.0	12	mA
	Forward Transconductance (Gate No. 1-to-Drain)	9 <sub>fs</sub>		f = 1 kHz	10,000	15,000	20,000	μmho
	Small-Signal, Short-Circuit Input Capacitance†	C <sub>iss</sub>				6.0	8.5	pF
	Small-Signal, Short-Circuit, Reverse Transfer Capacitance (Drain-to-Gate-No. 1)●	C <sub>rss</sub>	V <sub>DS</sub> = +15 V I <sub>D</sub> = 10 mA V <sub>G2S</sub> ≈ +4 V	f = 1 MHz	0.005	0.02	0.03	pF
	Small-Signal, Short-Circuit Output Capacitance	C <sub>oss</sub>			-	2.0	-	pF
	Power Gain (see Fig. 1)	G <sub>PS</sub>			10	12.5	-	dB
	Noise Figure (see Fig. 1)	NF		f = 400 MHz		4.5	6.0	dB
	Bandwidth	BW			28	-	38	MHz
	Gate-to-Source Forward Breakdown Voltage Gate No. 1 Gate No. 2	V <sub>(BR)G1SSF</sub> V <sub>(BR)G2SSF</sub>	<sup>I</sup> G1SSF <sup>=</sup> <sup>I</sup> G2SSF = V <sub>G2S</sub> 100 μA V <sub>G1S</sub>	$\frac{S}{S} = V_{DS} = 0$ $\frac{S}{S} = V_{DS} = 0$	6.5	-	13	v
	Gate-to-Source Reverse Breakdown Voltage Gate No. 1 Gate No. 2	V <sub>(BR)G1SSR</sub> V <sub>(BR)G2SSR</sub>	<sup>I</sup> G1SSR <sup>=</sup> <sup>I</sup> G2SSR <sup>=</sup> 100 μA V <sub>G15</sub>	$S = V_{DS} = 0$ $S = V_{DS} = 0$	-6.5	-	-13	v

Capacitance between Gate No. 1 and all other terminals.
Three-terminal measurement with Gate No. 2 and Source returned to guard terminal.

(JS-9 RDF-19A).

OPERATING CONSIDERATIONS

The flexible leads of the 3N200 are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons MUST be grounded. Table I- Pre Burn-In and Post Burn-In Electrical Go/No-Go Tests

ELECTRICAL CHARACTERISTICS	-			LIN	IITS	
at T <sub>A</sub> = 25°C unless otherwise specified	SYMBOL	TEST CONI	TEST CONDITIONS			UNITS
Gate No. 1-Terminal Forward Current	I <sub>G1SSF</sub>	V <sub>G1S</sub> = +6 V <sub>G2S</sub> = V <sub>D</sub>		-	50	nA
Gate No. 1-Terminal Reverse Current	I <sub>G1SSR</sub>	V <sub>G1S</sub> = -6V V <sub>G2S</sub> = V <sub>D</sub>	s <sup>=0</sup>	-	50	nA
Gate No. 2-Terminal Forward Current			$V_{G2S} = +6 V$ $V_{G1S} = V_{DS} = 0$		50	nA
Gate No. 2-Terminal Reverse Current	I <sub>G2SSR</sub>	$V_{G2S} = -6 V$ $V_{G1S} = V_{DS} = 0$		-	50	nA
Zero-Bias Drain Current	IDS	V <sub>DS</sub> = +15 V <sub>G2S</sub> = +4	V, V <sub>G1S</sub> = 0 V	0.5	12	mA
Gate-to-Source Forward Breakdown Voltage Gate No. 1 Gate No. 2	V <sub>(BR)G1SSF</sub> V <sub>(BR)G2SSF</sub>	I <sub>G1SSF</sub> = I <sub>G2SSF</sub> = 100 μA	$V_{G2S} = V_{DS} = 0$ $V_{G1S} = V_{DS} = 0$	6.5	13	v
Gate-to-Source Reverse Breakdown Voltage Gate No. 1 Gate No. 2	V <sub>(BR)</sub> G1SSR V <sub>(BR)</sub> G2SSR	<sup>I</sup> G1SSR <sup>=</sup> I <sub>G2SSR</sub> <sup>=</sup> 100 μA	$V_{G2S} = V_{DS} = 0$ $V_{G1S} = V_{DS} = 0$	-6.5	-13	v

#### Table II-Final Electrical Tests

ELECTRICAL CHARACTERISTICS	0,000	TENT CONDITIONS	LIN	LIMITS		
at T <sub>A</sub> = 25°C unless otherwise specified	SYMBOL	TEST CONDITIONS	Min.	Max.	UNITS	
Gate No. 1-to-Source Cutoff Voltage	V <sub>G1S(off)</sub>	V <sub>DS</sub> = +15 V, I <sub>D</sub> = 50 μA V <sub>G2S</sub> = +4 V	-0.1	-3	v	
Gate No. 2-to-Source Cutoff Voltage	V <sub>G2S(off)</sub>	$V_{DS} = +15 V, I_{D} = 50 \mu A$ $V_{G1S} = 0$	-0.1	-3	v	
Gate No. 1-Terminal Forward Current	<sup>I</sup> G1SSF	$V_{G1S} = +1 V$ $V_{G2S} = V_{DS} = 0$	-	50	nA	
Gate No. 1-Terminal Reverse Current	I <sub>G1SSR</sub>	$V_{G1S} = -6 V$ $V_{G2S} = V_{DS} = 0$	-	50	nA	
Gate No. 2-Terminal Forward Current	IG2SSF	V <sub>G2S</sub> = +6 V V <sub>G1S</sub> = V <sub>DS</sub> = 0	-	50	nA	
Gate No. 2-Terminal Reverse Current	I <sub>G2SSR</sub>	V <sub>G2S</sub> = -6 V V <sub>G1S</sub> = V <sub>DS</sub> = 0	-	50	nA	
Zero-Bias Drain Current	IDS	V <sub>DS</sub> = +15 V, V <sub>G1S</sub> = 0 V <sub>G2S</sub> = +4 V	0.5	12	mA	
Gate-to-Source Forward Breakdown Voltage Gate No. 1 Gate No. 2	V <sub>(BR)</sub> G1SSF V <sub>(BR)</sub> G2SSF		6.5	13	v	
Gate-to-Source Reverse Breakdown Voltage Gate No. 1 Gate No. 2	V <sub>(BR)</sub> G1SSR V(BR)G2SSR	$\frac{ _{G1SSR} }{ _{G2SSR} } = \frac{ _{V_{G2S}} = V_{DS} = 0}{ _{V_{G1S}} = V_{DS} = 0}$	-6.5	-13	v	

#### Table III-

#### Group A Electrical Sampling Inspection

ELECTRICAL	spection				LIN	IITS				
CHARACTERISTICS	SYMBOL	TEST CONDITIONS		N	IINIMU	м	Ν	махіми	JM	UNITS
					+25	+125	-55	+25	+125	°c
Gate No. 1-to-Source Cutoff Voltage	V <sub>G1S(off)</sub>	$V_{DS} = +15 V, I_{D} = 50 \mu, V_{G2S} = +4 V$		-0.1	-0.1	-	-3	-3	-	v
		V <sub>DS</sub> = +15 V, V <sub>G2S</sub> = +4 V	I <sub>D</sub> = 100 μA,	-	-	-0.1	-	-	-3	
Gate No. 2-to-Source Cutoff Voltage	V <sub>G2S(off)</sub>	V <sub>DS</sub> = +15 V, V <sub>G1S</sub> = +4 V	I <sub>D</sub> = 50 μA,	-0.1	-0.1	-	-3	-3	-	v
		V <sub>DS</sub> = +15 V, V <sub>G1S</sub> = +4 V	I <sub>D</sub> = 100 μA,	-	-	-0.1	-		-3	
Gate No. 1-Terminal Forward Current	IG1SSF	V <sub>G1S</sub> = +6 V V <sub>G2S</sub> = V <sub>DS</sub> =	= 0	1	-	1	-	50	-	nA
Gate No. 1-Terminal Reverse Current	IG1SSR	V <sub>G1S</sub> = -6 V V <sub>G2S</sub> = V <sub>DS</sub> =	= 0	-	-	-	-	50	-	nA
Gate No. 2-Terminal Forward Current	IG2SSF	$V_{G2S} = +6 V$ $V_{G1S} = V_{DS} = 0$		-	-	-	-	50	-	nA
Gate No. 2-Terminal Reverse Current	IG2SSR	$V_{G2S} = -6 V$ $V_{G1S} = V_{DS} = 0$			-	-	-	50	-	nA
Zero-Bias Drain Current	I <sub>DS</sub>	V <sub>DS</sub> = +15 V, V <sub>G2S</sub> = +4 V	V <sub>G1S</sub> = 0	0.5	0.5	0.3	12	12	8.5	mA
Forward Transconductance Gate No. 1-to-Drain)	9 <sub>fs</sub>		f = 1 MHz	-	10,000	-	-	20,000	-	μmho
Small-Signal, Short-Circuit Input Capacitance <sup>†</sup>	C <sub>iss</sub>			-	4.0	-	-	8.5	-	pF
Small-Signal, Short-Circuit Reverse Transfer Capacitance (Drain-to-Gate-No. 1)	C <sub>rss</sub>	V <sub>DS</sub> = +15 V I <sub>D</sub> = 10 mA V <sub>G2S</sub> = +4 V	f = 1 MHz		0.005	-	-	0.03	-	pF
Power Gain	G <sub>PS</sub>				10	-	-		-	dB
Noise Figure	NF		f = 400 MHz	-	-	-	-	6.0	-	dB
Bandwidth	BW			-	28	-	-	38	-	MHz
Gate-to-Source Forward Breakdown Voltage		GISSF =								
Gate No. 1 Gate No. 2	V <sub>(BR)G1SSF</sub> V <sub>(BR)G2SSF</sub>	<sup>I</sup> G2SSF <sup>=</sup> V <sub>G2</sub> 100 μA V <sub>G</sub>	<sub>2S</sub> = V <sub>DS</sub> = 0 1S <sup>= V</sup> DS <sup>= 0</sup>	6.5	6.5	4.5	13	13	14.5	v
Gate-to-Source Reverse Breakdown Voltage Gate No. 1 Gate No. 2	V <sub>(BR)G1SSR</sub> V <sub>(BR)G2SSR</sub>	<sup>I</sup> G1SSR <sup>=</sup> <sup>I</sup> G2SSR <sup>=</sup> VG2 100 μA VG	<sub>2S</sub> = V <sub>DS</sub> = 0 1S <sup>= V</sup> DS <sup>= 0</sup>	-6.5	-6.5	-4.5	-13	-13	-14.5	v





High-Reliability Processing Flow Chart



Fig. 6-gfs2 vs. VG2S.



Fig. 7-gfs vs. VG1S.



Fig. 8-Noise figure vs. generator source admittance.



Fig. 9-Burn-In and operating life-test circuit.

#### DIMENSIONAL OUTLINE JEDEC TO-72



Dimensions in Inches and Millimeters

Lead Finish:

In accordance with MIL-M-38510, Paragraph 3.6.2.5, Lead Finish "A".

Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019''(0.482 mm)at a guaging plane of 0.054''(1.372 mm) + 0.001''(0.025 mm)-0.000''(0.000 mm) below seating plane shall be within 0.007''(0.177 mm) at their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.



Screened to MIL-STD-883

RCA linear high-reliability slash (/) series integrated circuits are available for applications in aerospace, military, and industrial equipment. These circuits are supplied to six screening levels (/1N, /1R, /1, /2, /3, /4) which meet the electrical, mechanical, and environmental test methods and procedures established for micro-electronic devices in MIL-STD-883. These six screening levels are equivalent to MIL-STD-883 Classes A, B, C and are summarized in Table 1.

Solid State

Division

RCA also offers standard commercial product with a 168-hour burn-in, designated level /5.

This bulletin defines the test procedures employed with linear IC devices to meet the reliability standards required by

MIL-STD-883. The level /1N part includes SEM (Scanning Electron Microscope) Inspection to NASA-Goddard Specification GSFC-S-311-P-12 of MIL-M-38510, and Precap Visual Inspection, Condition A, Method 2010-1, MIL-STD-883. The level /R part includes the SEM inspection in addition to the requirements of level /1 part.

The Product Flow Diagram shown in Fig. 1 lists a summary of processing, screening tests, and sampling procedures followed in the manufacture of high-reliability linear integrated circuits.

Table 2 gives detailed information for the screening tests included in the Product Flow Diagram. Tables 3 and 4 give test criteria for Final Electrical and Group A Electrical Tests. Tables 5 and 6 describe Group B and C Environmental Sampling Inspection Tests.



Fig. 1 - Product flow diagram. See Tables 2, 3, 4, 5, and 6 for details.

	Screening Levels▲		
RCA Levels	Equivalent to MIL-STD-883, Method 5004.1	Application	Description
For Package	ed Devices		
/1N	Class A with SEM <sup>*</sup> Inspection and Condition A Precap Visual Inspection		For devices intended for use where maintenance and replace- ment are impossible and reliability is imperative
/1R	Class A with SEM <sup>*</sup> Inspection and Condition B Precap Visual Inspection	Aerospace and Missiles	
/1	Class A with Condition B Precap Visual Inspection		
/2	Class A with Condition B Precap Visual Inspection. Radiographic Inspection Omitted	Aerospace and Missiles	For devices intended for use where maintenance and replace- ment are extremely difficult or impossible and reliability is imperative
/3	Class B	Military and Industrial For example, in Airborne Electronics	For devices intended for use where maintenance and replace- ment can be performed but are difficult and expensive
/4	Class C	Military and Industrial For example, in Ground- Based Electronics	For devices intended for use where replacement can readily be accomplished
/5 Standard commercial plus burn-in	-	Commercial and Industrial	For devices intended for use where a higher level of reliability is required than can be provided by product without a burn-in
For Chips <sup>■</sup>			
/N	SEM <sup>*</sup> Inspection and Condition A Precap Visual Inspection	Aerospace and	For hybrid applications where maintenance and replacement are extremely difficult and reliability is imperative
/R	SEM <sup>*</sup> Inspection and Condition B Precap Visual Inspection	Missiles	
/M	Condition B Precap Visual Inspection	Military and Industrial	For general applications

#### Table 1 - Description of RCA Integrated-Circuit Screening Levels

\*SEM – Scanning Electron Microscope Inspection per NASA Specification GSFC-S-311-P-12 A For details on Condition A and Condition B Precap Visual Inspection, refer to MIL-STD-883 Method 2010.1

Lot acceptance testing for chips is available on a custom basis

#### Ordering Information

#### 1. Packaged Device and Chip Type Number Identification

When ordering a packaged device or a chip, it is important that the desired Screening Level and Package Designation for the Packaged Device, and the desired Screening Level for the Chip Version indicated by the appropriate suffix letters be added to the Part Number as shown below. For example, a CA3094A in an 8-lead TO-5 package and processed to meet MIL-STD-883 Class A requirements with SEM Inspection plus Condition A Precap Visual would be identified as the CA3094AT/1N. In similar manner, a CA3094 Chip having SEM inspection plus Condition A Precap Visual would be identified as the CA3094H/N.

#### 2. Data Supplied With Order for Packaged Devices

		For the Following
a)	Product Screening Data	RCA Screening Levels
	Certificate of Compliance Signed by RCA Representative –	
	Provides lot identity, customer order identity, lists and certifies tests, methods and	
	conditions of required processing per MIL-STD-883	All except /5.
	Group A Subgroup – Test Summary Attributes Data	.All except /5
	Variables Data, Pre Burn-In and Post Burn-In	./1N, /1R, /1, /2
	Radiographic Inspection Film and Film Inspection Record	./1N, /1R, /1
	SEM Inspection Certificate of Compliance to NASA Specification GSFC-S-311-P-12	
	Includes lot identification and one worst-case photograph	./1N, /1R
b)	Lot Quality Conformance Data	
	Group B and Group C Subgroups	

B and Group C Subgroups Attributes Data Summary of the Latest Group B

and/or Group C Subgroup can be ordered at a nominal charge.

Special Group B and/or Group C quality conformance tests on samples from the specific lot of parts ordered will be considered on a custom basis only.

#### Description of RCA Linear IC High-Reliability Part Numbers

#### Packaged Device CA3094AT/1N

CA3094A	<u> </u>	<u>/1N</u>
	Package Suffix Letter	Screening Level
Type Designation	T = TO-5 Style Package D = Dual-in-Line Weld-Seal Ceramic F = Dual-in-Line Frit-Seal Ceramic	/1N /2 /1R /3 /1 /4 /5 For Description, See Table 1

#### Chip Version, CA3094H/N

CA3094	н Н	<u>_/N</u>
	Package Suffix Letter	Screening Level
Type Designation	H = Chip Version	/N /R /M For Description, See Table 1

#### Table 2 - Description of Total Lot Screening (X = 100% Testing)

Test	Conditions	MIL-S	STD-883		RCA S	creenin	g Leve	ls*	
Test	Conditions	Method	Conditions	/1N	/1R	/1	/2	/3	/4
SEM Inspection	NASA Per GSFC-S-311-P-12	-	-	х	х	-		-	-
Precap Visual	-	2010.1	А	x	-	-	-	-	-
Precap Visual	-	2010.1	В	-	x	x	x	X	X
Preseal Bake	16 to 32 hrs at $200^{\circ}$ C	-		x	x	x	x	x	x
Seal & Lot Identification	-	-	-	x	x	x	x	X	x
Stabilization Bake	48 hrs. at 150°C	1008	с	X	x	х	x	х	x
Thermal Shock	15 cycles	1011	С	X	x	х	x	-	-
Temperature Cycling	10 cycles	1010	С	x	x	x	x	x	X
Mechanical Shock	5 pulses, Y <sub>1</sub> direction	2002	В	x	x	x	x	-	-
Centrifuge	Y <sub>2</sub> , Y <sub>1</sub> direction Y <sub>1</sub> direction only	2001 2001	E	× -	× -	x -	× -	×	- X
Fine Leak	-	1014	A	x	x	x	x	x	х
Gross Leak	-	1014	с	x	x	x	х	x	х
Electrical Tests	See Note 1		-	x	x	x	x	x	-
Serialize	_	-	-	x	<sup>×</sup> x	х	x	-	-
Pre Burn-in Electrical	See Note 2		-	x	x	x	x	-	-
Burn-in	240 hours 168 hours	1015 1015	B, D or E B, D or E	× -	× -	x -	× -	- x	-
Post Burn-in Electrical	Delta Requirements (See Note 2)	-	-	x	x	x	x	·	-
Final Electrical	-	-	-	-	-	-	-	-	-
a) 25°C	see Table 4		-		X	X	X	X	X
b) -55 and +125°C	see Table 4	-	-			X		x	5
Radiographic Inspection	1 view	2012	-	X	x	X	-	-	-
External Visual		2009		Х	х	X	X	х	X

Note 1: See specific type Slash (/) Series type data bulletin for test conditions and limits

Note 2: For requirements, see specific Slash (/) Series type data bulletin

\* RCA screening level /5 consists of a 168-hour burn-in screen performed on standard commercial product. The ambient test temperature is the maximum possible without exceeding device thermal ratings. After burn-in, /5 devices meet all of the electrical requirements specified in the appropriate commercial data bulletin, Reference: RCA DATABOOK SSD-201.

#### Table 3 - Final Electrical Tests

			TEST CRITERIA	
TEMPERATURE (T <sub>A</sub> )	TEST	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4
+25°C	Selected Static Parameters	100%	100%	100%
+125°C	Selected Static Parameters	100%	100%	-
~55°C	Selected Static Parameters	100%	100%	-
+25°C	Selected Dynamic Parameters	100%	100%	-

#### Table 4 - Group A Electrical Sampling Inspection

				LTPD	
SUBGROUP	TEST	CONDITION	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4
1	Selected Static Parameters	T <sub>A</sub> = +25°C	5	5	5
2	Selected Static Parameters	T <sub>A</sub> = +125°C	5	7	10
3	Selected Static Parameters	T <sub>A</sub> = -55°C	5	7	10
4	Selected Dynamic Parameters	$T_A = +25^{\circ}C$	5	5	5

#### Table 5 - Group B Environmental Sampling Inspection (Note 1)

		1	MIL-STD-883		LTPD	
SUBGROUP	TEST	REFERENCE	CONDITIONS	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4
1	Physical Dimensions	2003	Test Cond. A per applicable data sheet	10	15	20
2	Marking Permanency	2008	Test Cond. B per Par. 3.2.1		4 devices 10 failures	
	Visual and Mechanical	2008	Test Cond. B 10 X mag.	<b></b> (r	1 device 10 failure)	
	Bond Strength	2011	Test Cond. D 10 Devices minimum	5	15	20
3	Solderability	2003		10	15	15
4	Lead Fatigue	2004	Test Cond. B2 any 5 leads	10	15	15
	Fine Leak	1014	Test Cond. A			
	Gross Leak	1014	Test Cond. C			

Note 1: Group B tests are performed on each inspection lot per requirements of MIL-M-38510 Note 2: Operating life circuits are included in specific type high-reliability data bulletins

		n	AIL-STD-883		LTPD	
SUBGROUP	TEST	REFERENCE	CONDITIONS	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4
1	Thermal Shock	1011 1010	Test Cond. C Test Cond. C	10	15	15
	Temperature Cycling Moisture Resistance	1010				
	Fine Leak	1014	No Voltage Applied			
	Gross Leak Critical Post Tests – Note 3	1014	Test Cond. C			
2	Mechanical Shock	2002	Test Cond. B, 0.5 ms	10	15	15
-	Vibration, Var. Freq.	2007	Test Cond. A			
	Constant Acceleration	2001	Test Cond. E			
	Fine Leak	1014	Test Cond. A			
	Gross Leak Critical Post Tests – Note 3	1014	Test Cond. C			
3	Salt Atmosphere	1009	Test Cond. A Omit Initial Conditioning	10	15	15
4	High Temp. Storage Critical Post Tests — Note 3	1008	Test Cond. C 1000 hours	7	7	7
5	Operating Life Critical Post Tests — Note 3	1005	T <sub>A</sub> - 125°C, 1000 hrs. Test Circuit (Note 2)	5	5	5
6	Steady State Bias Critical Post Tests – Note 3	1015	Test Cond. A, 72 hrs. At $T_A = 150^{\circ}C$ (Note 3)	7	-	-

#### Table 6 - Group C Environmental Sampling Inspection (Note 1)

Note 1: Group C tests are performed at 3-month intervals for reliability history.

Note 2: Operating life circuits are included in specific type high-reliability data bulletins. Note 3: Static parameters and limits are shown in High-Reliability Devices DATABOOK SSD-207, and in specific type high-reliability data bulletins.



# Linear Integrated Circuits High-Reliability MIL-M-38510 CA3000-Series Types

RCA high-reliability linear integrated circuits are available for applications in aerospace, military, and industrial equipment where screening requirements of MIL-M-38510 are specified. Linear circuits are supplied to two screening classes of MIL-M-38510 as specified in MIL-STD-883 Method 5004 Classes B and C. Table 1 describes the screening levels.

This bulletin defines the procedures employed to manufacture linear devices to meet the reliability requirements of MIL-M-38510. These linear devices are available in TO-5 packages.

MIL-M-38510 is the general specification for integrated circuits and is more comprehensive than MIL-STD-883. This general specification was introduced a year after MIL-STD-883. It adds a number of quality constraints not included in MIL-STD-883, which is a specification of test methods, procedures, and screening tests. Linear parts are provided to MIL-M-38510 under a series of /100 numbers, of which six are in existence. Parts meet requirements similar to those of Classes B and C of MIL-STD-883 Method 5004 screening, except that additional requirements, including more test conditions and tightened limits, are imposed. The Product Flow Diagram shown in Fig. 1 summarizes the processing, screening tests, and sampling procedures followed in the manufacture of high-reliability linear integrated circuits. The

additional criteria for each class of product are indicated by an X in Table 2. Also provided in the MIL-M-38510 test is a PDA (Per-Cent Defective Allowed) of 10 per cent for the one burn-in of Class B product. Tables 3 and 4 give test criteria for Final Electrical and Group A Electrical Tests. Tables 5 and 6 describe Group B and C Environmental Sampling Inspection tests. Table 7 describes the product assurance program that RCA implements in the performance of MIL-M-38510. Table 8 provides a classification guide for linear integrated circuits.

The basic processing operations for high-reliability linear integrated circuits are shown in Fig. 2; details of the high-reliability processing are shown in Fig. 3. The wafer processing and metallization steps, the wafer finishing operations, and the wafer testing are the same as for standard-product linear integrated circuits. After these three basic operations are completed, the tested wafer is subjected to the special high-reliability processing. As shown in Fig. 3, twenty-eight additional processing and screening operations are required for Class B linear parts.

#### **Ordering Information**

Order linear MIL-M-38510 Series types by giving the appropriate reliability screen as shown in Fig. 4. For example, the CA741 processed to Class B requirements should be marked MIL-M-38510/10101BGA.

Table 1 - Description of MIL-M-38510 Screening Levels for RCA In	ntegrated Circuits
--	--------------------

MIL-M-38510	Application	Description
Class B	Military & Industrial For example, in Airborne Electronics	For devices intended for use where maintenance and replace- ment are difficult and expensive.
Class C	Military & Industrial For example, in Ground- Based Electronics	For devices intended for use where replacement can readily be accomplished.



Fig. 1 – Product flow diagram for RCA high-reliability linear integrated circuits processed in accordance with MIL-M-38510.

Table 2 - MIL-M-38510 Processing and Screening Requirements for RCA High-Reliability Linear Integrated Circuits

MIL-M-38510 Processing	MIL-STD-883 METHOD	Condition	MIL-M CLA	
			В	С
Assembly				
Precap Visual	2010.1	В	х	Х
Preconditioning				
Stabilization Bake	1008	C, 48 hours at 150°C	х	х
Temperature Cycle	1010	C, 10 cycles, –65°C to +150°C	х	х
Centrifuge Y1	2001	E, 30000 G's	x	х
Fine Leak	1014	A	X	х
Gross Leak	1014	С	x	х
Test and Burn-In				
Initial Test	-	MIL-M-38510/100 Series	x	
Operating Burn-In 168 Hrs.	1015	В	X	_
Final Electrical DC +25°C		MIL-M-38510/100 Series	X	х
Final Electrical AC +25°C		MIL-M-38510/100 Series	X	S
Final Electrical DC –55°C		MIL-M-38510/100 Series	x	S
Final Electrical AC –55°C		MIL-M-38510/100 Series	s	S
Final Electrical DC +125°C		MIL-M-38510/100 Series	x	S
Final Electrical AC +125°C		MIL-M-38510/100 Series	S	S

#### Table 3 - Final Electrical Tests

TEMPERATURE		TEST C	RITERIA
(T <sub>A</sub> )	TESTS TO MIL-M-38510 SPECIFICATIONS	Class B	Class C
+25°C	DC & Functional Parameters	100%	100%
+125°C	DC & Functional Parameters	100%	-
–55°C	DC & Functional Parameters	100%	_
+25°C	AC Parameters	100%	· _

Table 4 - Group A Electrical Sampling Inspection

SUBGROUP OF MIL-STD-883	TESTS TO	CONDITION	LT	PD
5005.1	MIL-M-38510 SPECIFICATIONS	CONDITION	Class B	Class C
1,7	DC & Functional Parameters	T <sub>A</sub> = +25°C	5	5
2, 8	DC & Functional Parameters	$T_{a} = +125^{\circ}C$	7	10
3, 8	DC & Functional Parameters	T <sub>Δ</sub> =55°C	7	10
4, 9	AC Parameters	T ∧ = +25°C	5	5
10	AC Parameters	$T_{\Delta} = +125^{\circ}C$	5	-
11	AC Parameters	$T_A^{\uparrow} = -55^{\circ}C$	7	-

Details of static, functional, and dynamic tests, conditions, and limits appear in the specific MIL-M-38510/ specifications.

#### Table 5 – Group B Environmental Sampling Inspection to MIL-M-38510 (Note 1)

SUBGROUP	TEST		MIL-STD-883	LT	PD
SUBGROUP	1251	REFERENCE	CONDITIONS	Class B	Class C
1	Physical Dimensions	2008	Test Cond. A per applicable data sheet	15	20
2	Marking Permanency	2008	Test Cond. B per Par. 3.2.1	4 de (no fa	, vices ilures)
	Visual and Mechanical	2008	Test Cond. B, 10 X mag.		vice ilures)
	Bond Strength	2011	Test Cond. D, 10 devices minimum	15	20
3	Solderability	2003		15	15
4	Lead Fatigue	2004	Test Cond. B2, any 5 leads	15	15
	Fine Leak	1014	Test Cond. A		
	Gross Leak	1014	Test Cond. C		

Note 1: Group B tests are performed on each inspection lot.

Note 2: Operating life circuits are included in specific type bulletins.

#### Table 6 - Group C Environmental Sampling Inspection to MIL-M-38510 (Note 1)

SUBGROUP	TEST		MIL-STD-883	LT	PD
SUBGRUUP	1251	REFERENCE	CONDITIONS	Class B	Class C
1	Thermal Shock	1011	Test Cond. C	15	15
	Temperature Cycling	1010	Test Cond. C		1
	Moisture Resistance	1004	No Voltage Applied		
	Fine Leak	1014	Test Cond. A		
	Gross Leak	1014	Test Cond. C		1
	Critical Post Tests-Note 3				
2	Mechanical Shock	2002	Test Cond. B, 0.5 ms	15	15
	Vibration, Var. Freq.	2007	Test Cond. A		
	Constant Acceleration	2001	Test Cond. E		
	Fine Leak	1014	Test Cond. A	1	
	Gross Leak	1014	Test Cond. C		
	Critical Post Test-Note 3				
3	Salt Atmosphere	1009	Test Cond, A	15	15
			Omit Initial Conditioning		
4	High Temp. Storage	1008	Test Cond. C	7	7
	Critical Post Tests-Note 3		1000 hours	1	
5	Operating Life	1005	T <sub>A</sub> = +125°C, 1000 hrs.	5	5
	Critical Post Tests-Notes 2		Test Circuit (Note 2)		
	and 3			1	

Note 1: Group C tests performed at 3-month intervals.

Note 2: Operating life circuits are included in specific type bulletins.

Note 3: Static parameters and limits are shown in High-Reliability Devices DATABOOK SSD-207, and in specific type high-reliability integratedcircuit data bulletin.

#### Table 7 - MIL-M-38510 Product-Assurance Program Requirements

# In-House Documentation Covering These Areas

- a. Conversion of customer requirements into manufacturer's internal instructions
- b. Personnel training and testing
- c. Inspection of incoming materials, utilities and work in process
- d. Quality-control operations
- e. Quality-assurance operations
- f. Design, processing, tool and materials standards and instructions
- g. Cleanliness and atmospheres in work areas
- h. Design, material, and process change control
- Tool and test equipment maintenance and calibration
- i. Failure and defect analysis and data feedback
- k. Corrective action and evaluation
- Incoming, in process, and outgoing inventory control

- a. Personnel training and testing
- b. Inspection operations
- c. Failure reports and analysesd. Changes in design, materials, or
- processing e. Equipment calibrations
- f. Process utility and material controls
- q. Product lot identification

#### In-House Records Covering These Areas A Program Plan Covering These Areas

- a. Functional block organization chart
- b. Manufacturing flow chart
- c. Proprietary-document listing
- d. Examples of design, material, equipment, and processing instructions
- e. Examples of records
- f. Examples of design, material and process change control documents
- g. Examples of failure and defect analysis and feedback documents
- h. Examples of corrective action and evaluation documents

Linear Types (MIL-STD-883 Slash Sheets and MIL-M-38510 Series)				
		MIL-M-38510/100 Series Type		
Standard Product Type No.	Descriptive Title	Detailed Electrical Specification No.		
CA101A	Operational Amplifier	MIL-M-38510/10103		
CA108A	Operational Amplifier	MIL-M-38510/10104		
CA741	Operational Amplifier	MIL-M-38510/10101		
CA747	Operational Amplifier	MIL-M-38510/10102		
CA723	Voltage Regulator	MIL-M-38510/10201		
CA111	Voltage Comparator	MIL-M-38510/10304		
CA3018A	Transistor Arrays	In Process		
CA3045	Transistor Arrays	ITTFTOCESS		



Fig. 2 – Basic processing operations for high-reliability linear integrated circuits as described in MIL-M-38510.

#### Table 8 – Product Classification Guide



Fig. 3 - Flow Chart for Linear High-Reliability TO-5 MIL-M-38510 Class B Integrated Circuits.



92CM-24953

Fig. 4 – Guide to the reliability, class, package, and lead finish of RCA high-reliability linear integrated circuits processed in accordance with MIL-M-38510.

# **Digital Integrated Circuits**

**Monolithic Silicon** 

# Solid State

High-Reliability Slash(/) Series CD4000A/..., CD4001A/... CD4002A/..., CD4025A/...



RCA CD4000A, CD4001A, CD4002A, and CD4025A "Slash" (/) Series are high-reliability COS/MOS integrated circuit NOR Gates (Positive Logic). They are intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The combination of these devices and the RCA NAND Positive Logic Gate Series CD4011A, CD4012A, and CD4023A can contribute to appreciable package count savings in many of these logic function configurations. These devices are electrically and mechanically identical with standard COS/MOS types CD4000A, CD4001A, CD4002A, and CD4025A described in data Bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA highreliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

MIL-M-38510 Designatior
MIL-M-38510/05201
MIL-M-38510/05202
MIL-M-38510/05203
MIL-M-38510/05204

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

# High-Reliability COS/MOS NOR Gates

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Dual 3 Input pl	us Inverter – – –	CD4000A/ · · ·
Quad 2 Input		CD4001A/ · · ·
Dual 4 Input		CD4002A/ • · ·
Triple 3 Input		CD4025A/ • • •

Special Features:

- Medium speed operation . . . t<sub>PHL</sub> = t<sub>PLH</sub> = 25 ns (typ.) at C<sub>L</sub> = 15 pF
- Low "high"- and "low" -level output impedance . . .500 Ω and 200 Ω (typ.), respectively, at V<sub>DD</sub> - V<sub>SS</sub> = 10 V
- Low power –

10 nW typ. for gates

- Logic compatibility T<sup>2</sup>L and DTL interfacing (see ICAN-6602)
- High fanout
- Excellent temperature stability ±1.5% shift in transfer characteristics over -55 to +125°C
- Inputs fully protected

The CD4000A, CD4001A, CD4002A, and CD4025A "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

1/-1.....

MAXIMUM RATINGS, Absolute-Maximum V	/alues:
Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	–55 to +125 <sup>o</sup> C
DC Supply-Voltage Range:	
(V <sub>DD</sub> – V <sub>SS</sub> )	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_I \leq V_{DD}$
Recommended	•
DC Supply-Voltage (V <sub>DD</sub> – V <sub>SS</sub> )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 <sup>o</sup> C

# STATIC ELECTRICAL CHARACTERISTICS (All Inputs . . . V<sub>SS</sub> $\leq$ V<sub>I</sub> $\leq$ V<sub>DD</sub>) Recommended DC Supply Voltage 3 to 15 V

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LIMITS CD4000AD, CD4001AD, CD4002AD, CD4025AD, CD4000AK, CD4001AK, CD4002AK, CD4025AK						UNITS	N O T		
		Vo			-55°C						125°C		E
				V <sub>DD</sub> Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	1	3
Quiescent Device Current	۱ <sub>L</sub>			5	-	0.05		0.001	0.05	-	3	μА	
				10	_	0.1 <sup>•</sup>		0.001	0.1 <sup>•</sup>	-	2 <b>•</b>		1
Quiescent Device				5	_	0.25	-	0.005	0.25	-	15	μW	-
Dissipation/Package	PD			10	-	1	-	0.01	1	-	20		
Output Voltage	v	VI≡VD	)	5	_	0.01	-	0	0.01	-	0.05		
Low-Level	VOL	I_0=0		10	-	0.01		0	0.01	-	0.05	v	1
		-		15	-	-	-		0.6 <sup>●</sup>	-	0.7 <sup>●</sup>		
High-Level	V <sub>OH</sub>	V <sub>1</sub> =V <sub>SS</sub>		5	4.99		4.99	5	-	4.95	-		
riigh-Level	∙он	1 <sub>0</sub> =0		10	9.99	-	9.99	10		9.95	-	V	
				15	-	-	14.4•		-	14.3 <b>•</b>	-		1
Threshold Voltage: N-Channel	V <sub>TH</sub> N	ا <sub>D</sub> =−10 µA			-0.7 <sup>●</sup>	-3 <b>•</b>	-0.7 <sup>•</sup>	- 1.5	-3 <b>•</b>	-0.3 <sup>•</sup>	_3 <b>●</b>	v	2
P-Channel	VTHP	ID=10 h	A		0.7•	3 <b>°</b>	0.7	1.5	3•	0.3 <sup>•</sup>	3•	1 °	2
Noise Immunity	V		3.6	5	1.5	-	1.5 <sup>•</sup>	2.25		1.4	-	v	2
	VNL	1 <sub>0</sub> =0	7.2	10	3•	-	3•	4.5	-	2.9 <sup>•</sup>	-	<b>1</b> °	-
For Definition,	v <sub>NH</sub>		0.95	5	1,4		1.5 <sup>●</sup>	2,25	-	1,5	-	v	_
See Appendix SSD-207	™М		2.9	10	2.9 <sup>•</sup>	-	3•	4.5	-	3 <b>•</b>	-		
Output Drive Current:	out Drive Current:		0	3	0.02	-	0.025		-	-	-		
N-Channel		v <sub>I</sub> =v <sub>DD</sub>	0.4	5	0.5	-	0.40 <sup>•</sup>	1	-	U.28		mA	2
			0.5	10	1.1	-	0.9 <sup>•</sup>	2.5		0.65	-	1	
	۱ <sup>D</sup> b	V <sub>I</sub> =V <sub>SS</sub>	3	3	-0.02 <sup>•</sup>	-	-0.025 •			-		mA	2
P-Channel			2.5†	5	-0.62	-	-0.5	-2	-	-0.35	-		
			9.5	10	-0.62	-	-0.5 <sup>•</sup>	-1	_	-0.35	-		
Diode Test	VDF				-	1.5 <sup>•</sup>	-		1.5 <sup>•</sup>		1.5 <b>°</b>	v	3
Input Current	Ц				-	-		10	-	-	-	pА	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

<sup>A</sup>Maximum noise-free saturated Bipolar output voltage. <sup>†</sup>Minimum noise-free saturated Bipolar output voltage. For Noise Immunity Test Circuits, Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations see Appendix.



CD4001A









Fig. 1- Schematic diagram for type CD4000A.



Fig. 2- Schematic diagram for type CD4001A.



Fig. 3- Schematic diagram for type CD4002A.

#### DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$ , $C_L = 15 \text{ pF}$ , and input rise and fall times = 20 ns Typical Temperature Coefficient for all values of $V_{DD} = 0.3\%/^{\circ}C$

	T in the second s		00					
CHARACTERISTIC	SYMBOL		EST ITIONS	LIMITS CD4000AD,CD4000AK CD4001AD,CD4001AK CD4002AD,CD4002AK CD4002AD,CD4022AK			UNITS	N C T E S
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.		
Propagation Delay Time:			5		35	50		
High-to-Low Level	<sup>t</sup> PHL		10	-	25	40 <sup>•</sup>	ns	-
Low-to-High Level	<sup>t</sup> PLH		5		35	95		
		'PLH	PLH		10	-	25	45 <sup>●</sup>
Transition Time:			5	-	65	125		
High-to-Low Level	<sup>t</sup> THL		10		35	70 <sup>●</sup>	ns	-
Low-to-High Level	t=		5	-	65	175		
Low-to-right Level	<sup>t</sup> TLH		10	_	35	75 <sup>●</sup>	ns	-
Input Capacitance	CI	Any	Input	-	5	-	pF	1

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. Note 1: Test is a one input one output only.



Fig. 5- Min. and max. voltage transfer characteristics.

Fig. 6- Typ. voltage transfer characteristics as a function of temperature.


Fig. 7- Typ. current and voltage transfer characteristics.







Fig. 9 - Min. p-channel drain characteristics.



Fig. 11 -Typ. propagation delay time vs.CL.



Fig. 10 – Typ. propagation delay time vs. V<sub>DD</sub>.



Fig. 12 - Typ. transition time vs. CL.



Fig. 13 — Typ. dissipation characteristics.







File No. 687

Fig. 14 – Quiescent device current test circuit for CD4000A.

Fig. 15 - Quiescent device current test circuit for CD4001A.



Fig. 16 - Quiescent device current test circuit for CD4002A.



Fig. 17 – Quiescent device current test circuit for CD4025A.









VDD



Fig. 21 - Noise immunity test circuit for CD4025A.



Fig. 19 - Noise immunity test circuit for CD4001A.

Fig. 20 - Noise immunity test circuit for CD4002A.



**Digital Integrated Circuits** 

**Monolithic Silicon** 

## High-Reliability Slash(/) Series CD4006A/...



## High-Reliability COS/MOS 18-Stage Static Shift Register

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment Special Features:

Fully static operation

- Up to 5 MHz shifting rates
- Permanent register storage with clock line "high" or "low" no information recirculation required

Applications:

- Serial shift registers
- Time delay circuits

RCA CD4006A "Slash" (/) Series are high-reliability COS/MOS In integrated circuits intended for a wide variety of uses in aerospace, military, and critical industrial equipment. CD4006A sh types are comprised of 4 separate "shift register" sections; Sections of four stages and two sections of five stages with an output tap at the fourth stage. Each section has an independent "single rail" data path.

A common clock signal is used for all stages. Data is shifted to the next stage on negative-going transitions of the clock. Through appropriate connections of inputs and outputs, multiple register sections of 4, 5, 8, and 9 stages or single register sections of 10, 12, 13, 14, 16, 17, and 18 can be implemented using one CD4006A package. Longer shift register sections can be assembled by using more than one CD4006A.

These devices are electrically and mechanically identical with standard COS/MOS CD4006A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.



In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as shown in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

RCA Designation CD4006A

Frequency division

MIL-M-38510 Designation MIL-M-38510/05701

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4006A "Slash" Series Types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

TRUTH TABLE FOR SHIFT REGISTER STAGE



Fig. 1- Logic diagram and truth table (one register stage) for type CD4006A.

MAXIMUM RATINGS, Absolute-Maximum	Values:	Recommended		
		DC Supply-Voltage ( $V_{DD} - V_{SS}$ )	3 to 15	v
Storage-Temperature Range	-65 to +150 °C	Recommended		
Operating-Temperature Range	–55 to +125 °C	Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>	
DC Supply-Voltage Range:		Lead Temperature (During Soldering)		
$(V_{DD} - V_{SS}) \dots \dots \dots \dots \dots \dots \dots$	-0.5 to +15 V	At distance 1/16" ± 1/32"		
Device Dissipation (Per Package)	200 mW	(1.59 ± 0.79 mm) from case		
All Inputs	$V_{SS} \leq V_{I} \leq V_{DD}$	for 10 s max	+265	°C

# STATIC ELECTRICAL CHARACTERISTICS (All Inputs $\dots$ VSS $\leq$ VI $\leq$ VDD) Recommended DC Supply Voltage 3 to 15 V

				LIMITS								N	
CHARACTERISTIC	SYMBOL		TEST	ONS	CD4006AD, CD4006AK							UNITS	O T E
			Vo	VDD	- <u>55°C</u> 25°C				125°C			s	
			Volts		Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device	ار			5	_	0.5	-	0.01	0.5	-	30	μA	1
Current	·L			10	-	1*	-	0.01	1.	-	20 <sup>•</sup>	,	
Quiescent Device	PD			5		2.5	-	0.05	2.5	-	150	μW	
Dissipation/Package	'D			10	-	10	-	0.1	10	-	200	-] <sup>μνν</sup>	-
Output Voltage	v			3	-	0.55°	-	-	0.5 <sup>•</sup>	-	-		
Low-Level	VOL			5	-	0.01	-	0	0.01		0.05	v	1
				10	-	0.01	-	0	0.01	-	0.05		
				15	-		-	-	0.5	-	0.55°		
High-Level	N.			3	2.25 <sup>•</sup>	-	2.3 <sup>•</sup>	-			-		
High-Level	v <sub>он</sub>			5	4.99	-	4.99	5	-	4.95	-	v	1
				10	9 99	-	9.99	10	-	9.95	-		
				15	-	-	14.5 °	-	-	14.45	- 1		
Threshold Voltage: N-Channel	V <sub>TH</sub> N	1 <sub>D</sub> = 2	I <sub>D</sub> = 20 μA		~0.7 <b>°</b>	-3 <b>•</b>	-0.7•	-1.5	-3 <b>•</b>	-0.3•	3•	v	2
P-Channel	VTHP	ID= 20	μA		0.7•	3•	0.7*	1.5	3•	0.3 <sup>•</sup>	3•	1	
Noise Immunity	VNL		0.5	5	1.5	-	1.5	2.25	-	1.4	-	V	
(Any Input)	*NL		0.5	10	3•	-	3•	4.5	-	2.9 <sup>●</sup>			1
For Definition,	VNH		4.5	5	1.4		1.5*	2,25	-	1.5	-	v	
See Appendix SSD-207	· NH		9.5	10	2.9 <sup>●</sup>		·3•	4.5	-	3 <b>°</b>	-		
Output Drive Current:	I <sub>D</sub> N		0.5	5	0.155		0.125°	0.25	-	0.085		mA	2
N-Channel			0.5	10	0.31		0.25	0.5	-	0.175		1	
P-Channel	IDP		4.5	5	-0.125	-	-0.1*	0.15	-	-0.07	-	mA	2
			9.5	10	-0.25	-	-0.2 <sup>•</sup>	0.3		-0.14	-		
A پر Diode Test,100 Test Pin	VDF					1.5*		-	1.5•		1.5•	v	3
Input Current	4					-	-	10	-			pA	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs. Note 2: Test is either a one input or one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix.



9205-17894





Fig. 4- Minimum p-channel drain characteristics.

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25<sup>o</sup>C, C<sub>L</sub> = 15 pF, and input rise and fall times = 20 ns except t<sub>r</sub>CL, t<sub>f</sub>CL Typical Temperature Coefficient for all values of V<sub>DD</sub> =  $0.3\%/^{o}$ C (See Appendix for Waveforms)

					LIMITS			
CHARACTERISTICS	SYMBOLS	TEST CONDITIONS		CD40	06AD,CD4	UNITS	N O T	
			V <sub>DD</sub> (Voits)	Min.	Тур.	Max.		E
Propagation Delay Time	<sup>t</sup> PHL <sup>,</sup> <sup>t</sup> PLH		5 10	-	250 125	400 200 <sup>●</sup>	ns	1
Transition Time	tTHL/ tTLH		5 10		250 125	400 200 <sup>●</sup>	ns	1
Minimum Clock Pulse Width	<sup>t</sup> WL, <sup>t</sup> WH		5 10	-	200 100	500 200	ns	-
Clock Rise & Fall Time	<sup>t</sup> rCL <sup>,</sup> <sup>t</sup> fCL*		5 10			15 5●	μs	1
Set-Up Time			5 10	-	50 25	80 40	ns	-
Maximum Clock Frequency	fCL		5 10	1 2.5•	2.5 5		MHz	1
Input Capacitance	Cl		ta Input ck Input	-	5 30	-	pF	-

Limits with black dot (•) designate 100% testing. Refer to RIC-1028 "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one input one output only.

\* If more than one unit is cascaded trCL should be made less than or equal to the sum of the fixed propagation delay at 15 pF and the transition time of the output driving stage for the estimated capacitive load.





Fig. 5- Typical propagation delay time vs. CL.

Fig. 6- Typical transition time vs. CL.



Fig. 7— Typical dissipation characteristics.



9205-17899

With S<sub>1</sub> at ground, clock unit 18 times by connecting S<sub>2</sub> to pulse generator. Return S<sub>2</sub> to ground and measure leakage current. Repeat with S<sub>2</sub> at V<sub>DD</sub>.

```
Fig. 9- Quiescent device current test circuit.
```





Fig. 10- Noise immunity test circuit.



Fig. 11- Device dissipation test setup.



# Digital Integrated Circuits

High-Reliability Slash(/) Series CD4007A/...



## High-Reliability COS/MOS

## **Dual Complementary Pair Plus Inverter**

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Medium speed operation . . . tpHL = tpLH = 20 ns (typ.) at CL = 15 pF
- Low "high"- and "low"-output impedance . . . 500 Ω (typ.)

at  $V_{DD} - V_{SS} = 10 V$ 

Applications:

 Extremely high-input impedance amplifiers, inverters, shapers, linear amplifiers, threshold detectors

RCA CD4007A "Slash" (/) Series high-reliability COS/MOS integrated circuits are comprised of three n-channel and three p-channel enhancement-type MOS transistors. The transistor elements are accessible through the package terminals to provide a convenient means for constructing the various typical circuits shown in Fig. 1. More complex functions are possible using multiple packages. Numbers shown in parentheses indicate terminals that are connected together to form the various configurations listed. For proper operation  $V_{\rm SS} \leq V_{\rm I} \leq V_{\rm DD}$  must be satisfied.

The CD4007A "Slash" (/) Series are electrically and mechanically identical to the standard COS/MOS CD4007A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as shown in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

#### RCA Designation MIL-M-38 CD4007A MIL-M-38

#### MIL-M-38510 Designation MIL-M-38510/05301

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types". The CD4007A "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

### MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range Operating-Temperature Range DC Supply-Voltage Range:	
(V <sub>DD</sub> – V <sub>SS</sub> )	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$v_{SS} \leq v_I \leq v_{DD}$
Recommended	
DC Supply-Voltage ( $V_{DD} - V_{SS}$ )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 <sup>o</sup> C



92CS-15328

Fig. 1- Sample COS/MOS logic circuit arrangements using type CD4007A.

							l	IMITS					N
CHARACTERISTIC	SYMBOL	SYMBOL TEST CONDITION		ONS	CD4007.AD, CD4007AK								O T E
			vo	VDD	–55 <sup>0</sup> C			25 <sup>0</sup> C		125 <sup>0</sup> C			S
				Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device	۱			5	-	0.05		0.001	0.05	-	3	μA	1
Current	۰۲			10	-	0.1 <sup>●</sup>	-	0.001	0.1	-	2 <b>°</b>		•
Quiescent Device	P_			5	-	0.25		0.005	0.25	-	15	μW	
Dissipation/Package	PD,			10		1	-	0.01	1	-	200	<u>"</u>	_
Output Voltage	V			5	-	0.01	-	0	0.01	-	0.05		
Low-Level VOL			10		0.01	-	0	0.01	-	0.05	l v l		
				15	-	-	-		0.6	-	0.7 <sup>•</sup>	1	1
High-Level V <sub>OH</sub>			5	4.99		4.99	5	-	4.95	-			
	⊻он			10	9.99	-	9.99	10		9.95	-	V	
				15		-	14.4•	-	-	14.3 <b>•</b>	-		
Threshold Voltage: N-Channel	∨ <sub>TH</sub> N	I <sub>D</sub> =-10 μA I <sub>D</sub> =10 μA			-0.7 <sup>●</sup>	-3 <sup>●</sup>	-0.7 <sup>●</sup>	-1.5	-3 <b>•</b>	-0.3•	3 <b>•</b>	~	2
P-Channel	V <sub>TH</sub> P				0.7•	3 <b>°</b>	0.7•	1.5	3•	0.3 <sup>●</sup>	3•	1 Č	2
Noise Immunity			3.6	5	1.5	-	1.5•	2.25	-	1.4	-	v	
(Any Input)	V <sub>NL</sub>		7.2	10	3 <b>°</b>		3 <b>•</b>	4.5	-	2.9 <sup>●</sup>	-		1
	V <sub>NH</sub>		0.95	5	1.4		1.5•	2,25		1,5	-	v	
	• NH		2.9	10	2,9 <sup>●</sup>		3•	4.5	-	3 <b>•</b>	-		
Output Drive Current:			0	3	0.04 <sup>•</sup>		0.05	_	-	-			·
N-Channel	I <sub>D</sub> N	v₁≈v <sub>DD</sub>	0.4	5	0.75	-	0.6	1		0.4	-	mA	2
	-		0.5	10	1.6	_	1.5 •	2.5		0.95	-	1	
			3	3	-0.04 <sup>•</sup>		-0.05 <sup>•</sup>	-	-	-	-		
P-Channel	۱ <sub>D</sub> P	V <sub>I</sub> =V <sub>SS</sub>	2.5 †	5	-1.75	-	-1.4 <sup>•</sup>	4	_	1	-	mA	2
	-		9.5	10	-1.35	-	-1.1•	-2.5	-	-0.75			-
Diode Test,100 µA Test Pin	V <sub>DF</sub>					1.5 <sup>●</sup>		-	1.5•		1.5 <b>°</b>	v	3
Input Current	Ч						-	10	-			pА	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs. Note 2: Test is either a one input or one output only.

Amaximum noise-free saturated Bipolar output voltage. <sup>†</sup>Minimum noise-free saturated Bipolar output voltage. For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix.

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25<sup>o</sup>C, C<sub>L</sub> = 15 pF, and input rise and fall times = 20 ns Typical Temperature Coefficient for all values of V<sub>DD</sub> =  $0.3\%/^{o}$ C (See Appendix for Waveforms)

								_
					LIMITS			N
								0
		-	- oT					
CHARACTERISTIC	SYMBOL		EST ITIONS	CD4007AD,CD400		UTAK		E
GIANAGELIIGIIG	UTIMBUL	00112	VDD					ľ
			(Volts)	Min.	Тур.	Max.		
Propagation Delay Time:			5	-	35	60		
High-to-Low Level	<sup>t</sup> PHL		10	-	20	40 <sup>●</sup>	ns	1
	<sup>t</sup> PLH		5	-	35	60		
Low-to-High Level			10	-	20	40 <sup>●</sup>	ns	1
Transition Time:			5	_	50	75		1
High-to-Low Level	<sup>t</sup> thl		10	-	30	40 <sup>●</sup>	ns	1
			5		50	75		
Low-to-High Level	<sup>t</sup> tlh		10	_	30	40 <sup>●</sup>	ns	1
Input Capacitance	Cl	Any	Input	-	5	-	pF	-

Limits with black dot (•) designate 100% testing, Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. Note 1: Test is a one input one output only.



Fig. 2- Noise immunity test circuit.



Fig. 4- Min. and max. voltage transfer characteristics for inverter.



92CS-17901 Fig. 3— Quiescent device current test circuit.







Fig. 6- Typ. voltage transfer characteristics for NAND gate.



Fig. 8- Typ. current and voltage transfer characteristics for inverter.



92CS-22784

Fig. 10- Minimum p-channel drain characteristics.



Fig. 7- Typ. voltage transfer characteristics as a function of temp.



Fig. 9- Minimum n-channel drain characteristics.



Fig. 11- Typical propagation delay time vs. C1.



Fig. 12– Typical transition time vs. CL.

Fig. 13- Maximum propagation delay time vs. V<sub>DD</sub>.



Fig. 14- Typical dissipation characteristics.



# Digital Integrated Circuits

High-Reliability Slash(/) Series CD4008A/...



## High-Reliability COS/MOS Four-Bit Full Adder With Parallel Carry-Out

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

Applications:

- MSI complexity on a single chip . . . 4 Sum Outputs
  Binary addition/arithmetic unit plus parallel Carry Output
- High speed operation . . . Carry-In to Carry-Out delay, tpHL, tpLH = 45 ns at CL = 15 pF

RCA CD4008A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4008A types consist of four full-adder stages with fast look-ahead carry provision from stage to stage. Circuitry is included to provide a fast "parallel-carry-out" bit to permit high-speed operation in arithmetic sections using several CD4008A's. CD4008A inputs include the four sets of bits to be added,  $A_1$  to  $A_4$  and  $B_1$  to  $B_4$ , in addition to the "carry-in" bit from a previous section. CD4008A outputs include the four sum bits,  $S_1$  to  $S_4$ , in addition to the high-speed "parallel-carry-out" which may be utilized at a succeeding CD4008A section.

These devices are electrically and mechanically identical to the standard COS/MOS CD4008A described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

RCA Designation	MIL-M-38510 Designation
CD4008A	MIL-M-38510/05401

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4008A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

	Ai	Bi	Ci	co	SUM	
1	\$	0	0	0	0	
	1	0	0	0		TRUTH
	0	1	0	0		TABLE
	1	1	0	1	0	
	0	0	1	0	1	
	1	0	1	1	0	
	0	1	1	1	0	
	Т	1	1	1	1	



Fig. 1– Logic diagram for type CD4008A.

444

MAXIMUM RATINGS, Absolute-Maximum Values:	Recommended DC Supply-Voltage (V <sub>DD</sub> – V <sub>SS</sub> ) 3 to 15 V
Storage-Temperature Range	Recommended Input-Voltage Swing
DC Supply-Voltage Range:	Lead Temperature (During Soldering) At distance 1/16" ± 1/32"
(V <sub>DD</sub> - V <sub>SS</sub> )0.5 to +15 V Device Dissipation (Per Package)	(1.59 $\pm$ 0.79 mm) from case
All Inputs $V_{SS} \le V_I \le V_{DD}$	for 10 s max

STATIC ELECTRICAL CHARACTERISTICS (All Inputs  $\dots$  V<sub>SS</sub>  $\leq$  V<sub>1</sub>  $\leq$  V<sub>DD</sub>) Recommended DC Supply Voltage 3 to 15 V

									MITS				
CHARACTERISTIC	SYMBOL		TEST	ONS			CE	04008AD		8AK		UNITS	N O T E
		-	vo	VDD	55	°c		25°C		12	5°C		S
			Volts		Min.	Max.	Min.	Typ.	Max.	Min.	Max.		
Quiescent Device	۱.			5	-	5	-	0.3	5	-	300	م ا	1
Current	·د			10	-	10 <sup>•</sup>	-	0.5	10•	-	200 <sup>•</sup>		
Quiescent Device	PD			5	-	25	-	1.5	25	-	1500	μw	
Dissipation/Package	'D			10	-	100	-	5	100	-	2000	<b>"</b> "	-
Output Voltage				3	_	0.55	_	-	0.5	-	-		
Low-Level	VOL			5	-	0.01	-	0	0.01	-	0.05		1
				10	-	0.01	-	0	0.01	-	0.05		
				15	-	-	-	-	0.5	-	0.55	1	
				3	2.25°	_	2.3•	-	-	-	-		
High-Level	High-Level V <sub>OH</sub>			5	4.99	-	4.99	5	-	4.95	<u> </u>	v	1
				10	9.99	_	9.99	10	-	9.95	-	1	
				15	-	-	145*	-	-	14.45	-	1	
Threshold Voltage: N-Channel	V <sub>TH</sub> N	l <sub>D</sub> = -20 μA l <sub>D</sub> = 20 μA			-0.7	-3 <b>•</b>	-0.7°	-1.5	-3•	-0.3°	-3°		
P-Channel	V <sub>TH</sub> P				0.7	3.	0.7	1.5	3•	0.3	3•	- V	2
Noise Immunity			0.95	5	1.5		1.5	2.25		1.4	-		
(Any Input)	VNL		2.9	10	3.	_	3•	4.5	_	2.9	-	V I	
For Definition.			3.6	5	1,4	_	1.5	2,25	-	1,5	-	<u> </u>	2
See Appendix SSD-207	∨ <sub>NH</sub>		7.2	10	2.9 <b>°</b>	-	3•	4.5	-	3•	-	ľ	
Output Drive Current	IDN	Carry	0.5	5	0.31	-	0.25*	0.5	-	0.175	-		
N-Channel		Output	0.5	10	0.93		0.75 <sup>•</sup>	1.5	-	0.53	-	mA	
		Sum Output	3	5	0.12	-	0.1	0.2	-	0.07	-	]	
		Output	3	10	0.31	-	0.25 <sup>•</sup>	0.5	-	0.175	-		2
P-Channel	ID P	Carry	4.5	5	-0.31	-	-0.25 <sup>•</sup>	-0.5	-	-0.175	-		
	-	Output	9.5	10	-0.93		-0.75 <sup>•</sup>	-1.5	-	-0.53	-	mA	
		Sum	2	5	-0.06•		-0.05	-0.06	-	-0.035			
		Output	7	10	-0.185	-	-0.15°	-0.3	-	-0.105	-		
Diode Test, 100 µA Test Pin	VDF				_	1.5 <sup>•</sup>		_	1.5•	_	1.5*	v	3
Input Current					<u> </u>	_	-	10		-	-	ρA	-
input current	L	L			L	L	L	L	L	I	L		L

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% test. Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix

**DYNAMIC ELECTRICAL CHARACTERISTICS at**  $T_A = 25^{\circ}C$ ,  $C_L = 15 \text{ pF}$  and input rise and fall times = 20 ns **Typical Temperature Coefficient for all values of**  $V_{DD} = 0.3\%/^{\circ}C$ . (See Appendix for Waveforms)

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS		CD40	LIMITS	008AK	UNITS	N O T	
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.		E S	
Propagation Delay Time:			5	-	900	1300			
At Sum Outputs; From Sum Input			10	_	325	500 <sup>●</sup>	ns	1	
From Carry Input			5	-	900	1300	ns	] '	
	<sup>t</sup> PHL <sup>,</sup>		10	-	325	500	113		
At Carry Output;	<sup>t</sup> PLH			5		320	600		
From Sum Input			10	-	120	200	ns	-	
			5	-	100	175		1	
From Carry Input			10	-	45	75 <b>●</b>	ns	1	
Transition Time:			5	_	1250	2200	_		
At Sum Outputs			10	-	550	900	ns	-	
······································			5	-	125	225			
At Carry Output	<sup>t</sup> TLH		10	-	45	75	ns	-	
Input Capacitance	CI	An	y Input	-	10	-	pF	-	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one input one output only.





Fig. 2- Typical speed characteristics of a 16-bit adder.



Fig. 4- Sum-in or carry-in to sum-out propagation delay time vs. C1.



Fig. 5- Carry-in to carry-out propagation delay time vs. CL.



Fig. 6- Max. propagation delay time vs. V<sub>DD</sub> for carry-in to carry-out.



Fig. 7- Typical dissipation characteristics.



Fig. 8- Quiescent device current test circuit.



92CS -17904R2

Fig. 9- Noise immunity test circuit.





925L - 4299



## Digital Integrated Circuits Monolithic Silicon

## High-Reliability Slash(/) Series CD4009A/..., CD4010A/...



## High-Reliability COS/MOS Hex Buffers/Converters For Logic Systems Applications in Aerospace. Military, and Critical Industrial Equipment Inverting Type: CD4009AD, CD4009AK Non-Inverting Type: CD4010AD, CD4010AK Special Features (Each Buffer): High current sinking capability . . . 8 mA (min. at VOI = 0.5 V and V<sub>DD</sub> = +10 V Applications: COS/MOS to DTL/TTL hex converter COS/MOS hex inverter COS/MOS current "sink" or "source" driver COS/MOS logic-level converter Multiplexer – 1 to 6 or 6 to 1 CAUTION: VCC VOLTAGE LEVEL MUST BE EQUAL TO OR LESS THAN VDD. FOR 10.5- TO 15-VOLT SUPPLIES, CLOAD MUST BE

EQUAL TO OR LESS THAN 5000 pF.

RCA CD4009A and CD4010A "Slash" (/) Series are highreliability integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. CD4009A types may be used as a hex COS/MOS inverter, a COS/MOS to DTL or TTL logiclevel converter, or a COS/MOS current driver. CD4010A types may be used as a COS/MOS to DTL or TTL hex converter or a COS/MOS current driver.

Conversion ranges are from COS/MOS logic operating at +3 V to +15 V supply levels to DTL or TTL logic operating at +3 V to +6 V supply levels. Conversion to logic output levels greater than +6 V is permitted providing V<sub>CC</sub>(DTL/TTL)  $\leq$  V<sub>DD</sub>(COS/MOS).

These devices are electrically and mechanically identical with standard COS/MOS types CD4009A and CD4010A described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" Series, RCA will offer these

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	–55 to +125 °C
DC Supply-Voltage Range:	
$(V_{DD} - V_{SS}) \dots \dots$	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_I \leq V_F$

circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

RCA Designation	MIL-M-38510 Designation
CD4009A	MIL-M-38510/05501
CD4010A	MIL-M-38510/05502

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4009A and CD4010A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

Recommended		
DC Supply-Voltage (V <sub>DD</sub> – V <sub>SS</sub> )	3 to 15	v
Recommended		
Input-Voltage Swing	VDD to VSS	
Lead Temperature (During Soldering)	50 00	
At distance 1/16" ± 1/32"		
(1.59 ± 0.79 mm) from case		
for 10 s max	+265	°C



92SS-4142R2

Fig. 1- Logic diagrams for types CD4009A and CD4010A.







Fig. 4- Min. and max. voltage transfer characteristics - CD4009A.



Fig. 3— Schematic diagram for types CD4010A (one of 6 identical stages).





			с <b>т</b>				LIMITS						N
CHARACTERISTIC	SYMBOL	TEST CONDITIONS			CD4009AD,CD4009AK,CD4010AD,CD4010AK							UNITS	
			Vo	VDD	–55°C			25°C		125	°C		T E
			Volts		Min.	Max.	Min.	Тур.	Max.	Min.	Max.	μΑ μW V V	S
Quiescent Device				5	-	0.3	-	0.01	0.3	-	20		1
Current:	۱L			10	-	0.5 <sup>●</sup>	_	0.01	0.5 <sup>●</sup>	_	10 <sup>●</sup>	μΑ	Ľ
Quiescent Device	в			5	-	1.5	-	0.05	1.5	-	100		
Dissipation/Package	PD			10	-	5	-	0.1	5	-	100	μνν	_
Output Voltage:				5	-	0.01	-	0	0.01	-	0.05		
Low-Level	VOL			10		0.01	-	0	0.01	·	0.05	V V	
				15	-	-	-	-	0.6 <sup>●</sup>	-	0.7 <sup>•</sup>	<b> </b>	1
			ļ	5	4.99	-	4.99	5		4.95	-		1
High-Level	v <sub>он</sub>		]	10	9.99	. –	9.99	10	-	9.95	-	v	1
				15	-	_	14.4 <sup>•</sup>		-	14.3 <sup>•,</sup>	-		
Threshold Voltage: N-Channel	V <sub>TH</sub> N	l <sub>D</sub> =-10 μA			-0.7 <sup>●</sup>	-3 <sup>•</sup>	-0.7	-1.5	_3 <sup>●</sup>	0.3 <sup>•</sup>	-3 <sup>•</sup>		2
P-Channel	VTHP	l <sub>D</sub> =10 μA			0.7 <sup>•</sup>	3 <b>•</b>	0.7 <sup>•</sup>	1.5	3•	0.3 <sup>•</sup>	3•	1	2
Noise Immunity (Any Input)		V <sub>OH</sub> =3.6 V		5	1	-	1•	2.25	-	0.9	_		
CD4009A	V	V <sub>OH</sub> =7.2 V		10	2 <b>•</b>	-	2•	4.5	1	1.9 <sup>●</sup>	<u> </u>		
CD4010A	VNL	V <sub>OL</sub> =0.95 V		5	1.5	-	1.5 <sup>•</sup>	2.25		1.4	-	] `	
CD4010A		V <sub>OL</sub> =2.9 V		10	3•	-	3 <b>•</b>	4.5	-	2.9 <sup>●</sup>	-		1
CD 4009A		V <sub>OL</sub> =0.95 V		5	1.4	-	1.5 <sup>●</sup>	2.25	-	1.5	-		·
	V <sub>NH</sub>	V <sub>OL</sub> =2.0 V		10	2.9 <sup>●</sup>	-	3•	4.5	-	3•	-	v	
CD4010A	*NH	V <sub>OH</sub> =3.6 V		5	1.4	-	1.5 <sup>●</sup>	2.25	-	1.5	-		
		V <sub>OH</sub> =7.2 V		10	2.9 <sup>•</sup>		3•	4.5	-	3•	-		
Output Drive Current:		CD4009A 8	0.4	5	3.75	-	3•	4	-	2.1	-		2
N-Channel	1 <sub>D</sub> N	CD4010A	0.5	10	10	-	8•	10	-	5.6	-		-
	× .	CD4009A	0	3	0.4	-	0.5	-	~		-		ļ
		CD4010A	0	3	0.02	-	0.025	-	-	-	-	mA	
	CD4009A 2.5 5 -1.85	-1.25	-1.75	-	-0.9	-		2					
P-Channel	۱ <sub>D</sub> P	CD4010A	9.5	10	-0.9		-0.6•	-0.8	-	-0.4			
		CD4009A	3	3	-0.04 <sup>•</sup>	-	-0.05 <sup>•</sup>	-				1	
		CD4010A	3	3	-0.02 <sup>•</sup>	-	-0.025	-	-	-	-		
Diode Test	VDF	100 µA	Test P	n	-	1.5 <sup>●</sup>	-		1.5•	<u> </u>	1.5•	V	3
Input Current	4				-	-	-	10	-	-	-	pА	1

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs. Note 2: Test is either a one input or one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix. File No. 719\_

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C, $C_L = 15 \text{ pF}$ , and input rise and fall times = 20 ns
Typical Temperature Coefficient for all values of V <sub>DD</sub> = 0.3%/ <sup>o</sup> C. (See Appendix for Waveforms)

		[			LIMITS			
CHARACTERISTICS	SYMBOLS	TEST CONDITI		•	4009AK 4010AK	UNITS	N O T	
			V <sub>DD</sub>					E
			(Volts)	Min.	Тур.	Max.		S
Propagation Delay Time:			5		15	55		
High-to-Low Level	<b>t-</b>	V <sub>CC</sub> = V <sub>DD</sub>	10	-	10	30 <sup>●</sup>		
	<sup>t</sup> PHL	V <sub>DD</sub> = 10 V V <sub>CC</sub> = 5 V		-	10	25	ns	1
			5	-	50	80		
Low-to-High Level	<sup>t</sup> PLH	V <sub>CC</sub> = V <sub>DD</sub>	10		25	55 <sup>●</sup>	ns	1
		V <sub>DD</sub> = 10 V V <sub>CC</sub> = 5 V		_	15	30		
Transition Time:	•		5	-	20	45	ns	1
High-to-Low Level	<sup>t</sup> THL	V <sub>CC</sub> = V <sub>DD</sub>	10	-	16	40 <sup>●</sup>	115	
		., .,	5	-	80	125		1
Low-to-High Level	<sup>t</sup> TLH	V <sub>CC</sub> = V <sub>DD</sub>	10	-	50	100 <sup>●</sup>	ns	1
Input Capacitance	0	CD4009A		_	15	_	pF	
(Any Input)	Cl	CD4010A			5	-	рг	_

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. Note 1: Test is a one input one output only.



Fig. 6– Min. and max. voltage transfer characteristics  $(V_{DD} = 5) - CD4010A.$ 



Fig. 7– Min. and max. voltage transfer characteristics  $(V_{DD} = 10) - CD4010A.$ 

į



Fig. 8– Min. and max. voltage transfer characteristics (V<sub>DD</sub> = 15) – CD4010A.



Fig. 9- Typical voltage transfer characteristics as a function of temp. - CD4010A.



Fig. 10- Maximum propagation delay time vs. V<sub>DD</sub> - CD4010A.



Fig. 12— Typical high-to-low level propagation delay time vs. C<sub>L</sub> – CD4009A, CD4010A.



Fig. 11-Minimum n-channel drain characteristics.



Fig. 13– Typical low-to-high level propagation delay time vs.  $C_L$  – CD4009A, CD4010A.



Fig. 16- Maximum propagation delay time vs. V<sub>DD</sub> - CD4009A.









9205-19807

Fig. 18- Quiescent device current test circuit.

Fig. 19– Noise immunity test circuit for CD4009A.

Fig. 20- Noise immunity test circuit for CD4010A.



## File No. 717 **Digital Integrated Circuits** Monolithic Silicon **High-Reliability Slash(/) Series** CD4011A/..., CD4012A/..., CD4022A/

CD4023A/...



## High-Reliability COS/MOS NAND Gates

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Quad 2 Input – – – CD4011AD, CD4011AK Dual 4 Input – – – CD4012AD, CD4012AK Triple 3 Input – – – CD4023AD, CD4023AK

Special Features:

- Medium speed operation . . . tpHL = tpLH = 25 ns (typ.) at CL = 15 pF
- = Low "high"- and "low"-level output impedance . . . 400 and 800  $\Omega$  (typ.), respectively, at V\_DD V\_SS = 10 V

RCA CD4011A, CD4012A, and CD4023A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of uses in aerospace, military, and critical industrial equipment. The combination of these devices and the RCA NOR positive logic gate types CD4000A, CD4001A, CD4002A, and CD4025A can account for appreciable package count savings in various logic function configurations. These devices are electrically and mechanically identical with standard COS/MOS types CD4011A, CD4012A, and CD4023A described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

RCA Designation	MIL-M-38510 Designation
CD4011A	MIL-M-38510/05001
CD4012A	MIL-M-38510/05002
CD4023A	MIL-M-38510/05003

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

For a listing of the Screening Level Options available for both packaged devices and chips, and for a description of the COS/MOS high-reliability integrated circuit part numbers, see the following page. The CD4011A, CD4012A, and CD4023A "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).



MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	
Operating-Temperature Range	–55 to +125 °C
DC Supply-Voltage Range:	
(V <sub>DD</sub> – V <sub>SS</sub> )	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$v_{SS} \leq v_1 \leq v_{DD}$
Recommended	
DC Supply-Voltage (V <sub>DD</sub> - V <sub>SS</sub> )	3 to 15 V
Recommended	
Input-Voltage Swing	Vnn to Vee
Lead Temperature (During Soldering)	00 33
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 <sup>o</sup> C



9205-15970

Fig. 1- Schematic diagram for type CD4012A.



Fig. 3— Schematic diagram for type CD4023A.

#### STATIC ELECTRICAL CHARACTERISTICS (All Inputs $\dots$ V<sub>SS</sub> $\leq$ V<sub>I</sub> $\leq$ V<sub>DD</sub>) Recommended DC Supply Voltage 3 to 15 V

			TÉST			CD401	L 1AD,CD4	IMITS	D40234	D.		UNITS	N O
CHARACTERISTIC	SYMBOL		CONDITIONS			CD4011AK,CD4012AK,CD4023AK							T
			vo	VDD	-55	–55°C		25°C			°C		S
				Volts	Min.	Max.	Min.	Typ.	Max.	Min.	Max.		-
Quiescent Device	۱ <sub>L</sub>			5	-	0.05	1	0.001	0.05	-	3	μA	1
Current				10	-	0.1 <sup>•</sup>	-	0.001	0.1		2•		
Quiescent Device Dissipation/Package	PD			5		0.25	-	0.005	0.25	-	15 20	μW	-
Output Voltage				10 5		1 0.01	-	0.01	0.01	_	0.05		<u></u>
Low-Lével	VOL			5 10	_	0.01	-	0	0.01		0.05		1
				15	_	-	_	_	0.6	-	0.7	+ $+$	
				5	4.99	_	4.99	5	-	4.95	-		1
High-Level	v <sub>он</sub>			10	9.99	_	9.99	10	_	9.95		v	
				15	-	-	14.4•		-	14.3•	-		
Threshold Voltage: N-Channel	V <sub>TH</sub> N	ID=-10	l <sub>D</sub> =-10 μA			-3 <b>°</b>	-0.7 <sup>•</sup>	- 1.5	-3 <b>•</b>	-0.3•	-3 <b>•</b>	v	
P-Channel	VTHP	ι <sub>D</sub> =10 μ			0.7	3 <b>°</b>	0.7	1.5	3•	0.3 <sup>•</sup>	3•	1 *	2
Noise Immunity			3.6	5	1.5	-	1.5	2.25		1.4	-		
Any Input	VNL		7.2	10	3 <b>°</b>	-	3 <b>°</b>	4.5	-	2.9 <b>°</b>		1	2
For Definition,			0.95	5	1.4		1.5 <sup>●</sup>	2.25	-	1.5	-	v	2
See Appendix	∨ <sub>NH</sub>		2.9	10	2.9 <sup>•</sup>		3 <b>•</b>	4.5		3 <b>•</b>	-		2
		CD4011A	0	3	0.02 <sup>•</sup>		0.025	-		-			
Output Drive Current:		CD4023A	0.5	5	0.31		0.25 <sup>•</sup>	0.5	-	0.175	-	mA	2
N-Channel		Series	0.5	10	0.62	-	0.5 <sup>•</sup>	0.6	-	0.35	-	] ]	
N-Channel	1 <sup>D</sup> N		0	3	0.02	-	0.025			-	-		
		CD4012A Series	0.5	5	0.15		0.12 <sup>●</sup>	0.25	1	0.085	-	mA	2
			0.5	10	3.1		0.25•	0.6	-	0.175	-	1	
			3	3	-0.02 <sup>•</sup>	-	-0.025 <sup>•</sup>	-		-			
P-Channel	۱ <sub>D</sub> P	1	4.5	5	-0.31	-	-0.25 <sup>•</sup>	-0.5	~	-0.175	-	MA	2
	-		9.5	10	-0.75	-	-0.6 <sup>•</sup>	-1.2	-	-0.4	-	1	
Diode Test	VDF	4µ 100	Test	Pin	-	1.5 <sup>●</sup>		-	1.5•	-	1.5 <sup>●</sup>	V	3
Input Current	4					-	~	10	~-	-	-	pА	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. Note 1: Complete functional test, all inputs and outputs.

.

Note 2: Test is either a one input or a one output only.

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^{\circ}$ C,  $C_L = 15$  pF, and input rise and fall times = 20 ns Typical Temperature Coefficient for all values of V<sub>DD</sub> = 0.3%/<sup>o</sup>C (See Appendix for Waveforms)

CHARACTERISTICS	SYMBOLS		EST DITIONS	CC	LIMITS 04011AD, / 04012AD, / 04023AD, /	UNITS	N O T		
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.		E S	
Propagation Delay Time:			5	-	50	75		1	
Low-to-High Level	<sup>t</sup> PLH		10	_	25	40 <sup>●</sup>	ns	1	
High-to-Low Level CD4011A and			5	_	50	75		1	
CD4023A Series	<sup>t</sup> ₽HL		10	-	25	40 <sup>●</sup>	ns	<b>'</b>	
00.40404.0		<sup>1</sup> PHL		5	_	100	150		1
CD4012A Series			10	_	50	75 <sup>●</sup>	ns	ſ	
Transition Time:			5	-	75	100			
Low-to-High Level	<sup>t</sup> TLH		10	-	40	60 <sup>®</sup>	ns	1	
High-to-Low Level CD4011A and			5	_	75	125		1	
CD4023A Series			10	-	50	75 <sup>●</sup>	ns	1	
CD4012A Series	<sup>t</sup> THL		5	_	250	375		1	
CD4012A Series			10	_	125	200 <sup>●</sup>	ns	'	
Input Capacitance	с <sub>і</sub>	Any	Input	-	5	-	pF	-	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one input one output only.









Fig. 6— Typical multiple input switching transfer characteristics for CD4012A.



Fig. 8— Minimum n-channel drain characteristics — CD4011A and CD4023A.



Fig. 10- Minimum p-channel drain characteristics.



Fig. 7- Typical current and voltage transfer characteristics.



Fig. 9- Minimum n-channel drain characteristics - CD4012A.



Fig. 11-Typical low-to-high level propagation delay time vs. CL.







Fig. 14- Typical low-to-high transition time vs. CL.



Fig. 16– Typical high-to-low level transition time vs. C<sub>L</sub> – CD4012A.



Fig. 13– Typical high-to-low level propagation delay time vs. C<sub>L</sub> – CD4012A.



Fig. 15– Typical high-to-low level transition time vs. C<sub>L</sub> – CD4011A and CD4023A.



Fig. 17- Minimum propagation delay time vs. V<sub>DD</sub>.



Fig. 18- Typical dissipation characteristics.



Fig. 19- Quiescent device current test circuit for CD4011A.



Fig. 20- Quiescent device current test circuit for CD4012A.



Fig. 21- Quiescent device current test circuit for CD4023A.



Fig. 22–Noise-immunity test circuit for CD4011A.





Fig. 23.-Noise-immunity test circuit for CD4012A

Fig. 24-Noise-immunity test circuit for CD4023A.

# Solid State

**Digital Integrated Circuits** 

**Monolithic Silicon** 

## High-Reliability Slash(/) Series CD4013A/...



## High-Reliability Dual "D"-Type Flip-Flop With Set-Reset Capability

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

#### Special Features:

- Static flip-flop operation . . . retains state indefinitely with clock level either "high" or "low"
- Medium speed operation . . . 10 MHz (typ.) clock toggle rate at

 $V_{DD} - V_{SS} = 10 V$ 

**B** Low "high"- and "low"-output impedance . . . 400  $\Omega$  and 200  $\Omega$ ,

respectively, at VDD - VSS = 10 V

#### Applications:

Register, counters, control circuits

RCA CD4013A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of uses in aerospace, military, and critical industrial equipment. CD4013A types consist of two identical, independent data-type flip-flops. Each flip-flop has independent data, set, reset, and clock inputs and "Q" and "Q" outputs. These devices can be used for shift register applications, and, by connecting "Q" output to the data input, for counter and toggle applications. The logic level present at the "D" input is transferred to the "Q" output during the positive-going transition of the clock pulse. Setting is independent of the clock and is accomplished by a high level on the set or reset line, respectively.

This device is electrically and mechanically identical with standard COS/MOS CD4013A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

#### RCA Designation CD4013A

#### MIL-M-38510 Designation MIL-M-38510/05101

\*\* 6/8 O-TRUTH TABLE เกิเ Q CL\* D R S Q CI MASTER SECTION SLAVE SECTION 0 0 1 ٥ ٥ тg 5/9 O-1 1 0 ΤG 0 Λ DATA C1 ΝΟ q CL х 0 0 Q CHANGE ĉī ĊL тg x х 1 ۵ O 1 0 τG х х 0 1 1 ñ 1 1 х х 1 1 0 2/12 4/10 O-. . LEVEL CHANGE BUFFERED OUTPUTS ā CI. X = DON'T CARE CASE 0 1/13 \*\* = FE1/FE2 TERMINAL ASSIGNMENTS 4755.136



Fig. 1- Logic diagram and truth table (one of two identical flip-flops).

#### CD4013A Slash (/) Series,

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4013A "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	–55 to +125 <sup>o</sup> C
DC Supply-Voltage Range:	
$(V_{DD} - V_{SS})$	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_1 \leq V_{DD}$
Recommended	
DC Supply-Voltage (V <sub>DD</sub> – V <sub>SS</sub> )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 <sup>o</sup> C



Fig. 2- Minimum n-channel drain characteristics.



Fig. 4- Typical dissipation characteristics.



Fig. 3- Minimum p-channel drain characteristics.



Fig. 5- Typical clock frequency vs. VDD.

## STATIC ELECTRICAL CHARACTERISTICS (All Inputs ... $V_{SS} \leq V_I \leq V_{DD}$ ) Recommended DC Supply Voltage 3 to 15 V

					r									
CHARACTERISTIC	SYMBOL	TEST CONDITIONS					L CD4013A		UNITS	CHARAC- TERISTIC CURVES	N O T			
			Vo	VDD	-59	–55°C 25°C			12	5°C		& TEST CIRCUITS	E S	
				Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	1	Fig. No.	
Quiescent Device	۱			5	-	1	-	0.005	1	-	60	μA	10	1
Current	۰L			10	_	2 <sup>•</sup>	-	0.005	2 <b>°</b>	-	40 <sup>●</sup>	, arr	10	
Quiescent Device	PD			5	~	5	-	0.025	5	-	300	μW	6	
Dissipation/Package	'D			10	-	20	-	0.05	20	-	400	, <u>"</u>	Ŭ	-
Output Voltage				3	-	0.55	-	1	0.5	-	-			
Low-Level	VOL			5	-	0.01	-	0	0.01	-	0.05	V		1
				10	-	0.01	-	0	0.01	~	0.05	1		
				15	-	-	-	-	0.5		0.55*			
High-Level	v			3	2.25 °	-	2.3•	-	-	-	-			
	v <sub>он</sub>			5	4 99	-	4.99	5		4.95	-	] v	-	1
				10	9 99	-	9.99	10	-	9.95	-	]		
		ł		15	-	-	14.5 <sup>•</sup>	-	-	14.45 <b>°</b>	-			
Threshold Voltage:					-0.7°	-3•	-0.7°		-3•	-0.3•	-3•			
N-Channel P-Channel		<u> </u>	Ο μΑ •		0.7	-3°	0.7	- 1.5	-3 3•	-0.3 0.3 <sup>•</sup>	-3-	- v	-	2
	Vтн <sup>р</sup>	ι <sub>D</sub> = 20	10.8	5	1.5		1.5	2.25	-	1.4				
(All Inputs)	VNL		1	10	3.		1.5 3 <sup>•</sup>	4.5	<u> </u>	2.9 <sup>•</sup>		l v		
(All Inputs) For Definition,			4.2	5	1.4		3 1.5•	2.25	-	1,5	-		11	1
For Definition, See Appendix	V <sub>NH</sub>		9	10	2.9		3•	4.5		3•	-	v		
			Ľ.	L										
Output Drive Current:	I DN		0.5	5	0.65	-	0.5	1	-	0.35	-	mA	2,4	2
N-Channel			0.5	10	1.25	-	1•	2.5		0.75	-			
P-Channel	1 <sub>D</sub> P		4.5	5	-0.31	-	-0.25 <sup>•</sup>	-0.5	-	-0.175		mA	3, 5	2
			9.5	10	-0.8	-	-0.65 <sup>•</sup>	-1.3	-	-0.45	-			
Diode Test,100 µA Test Pin	VDF				-	1.5•	-	-	1.5 •		1.5 <sup>●</sup>	v	-	3
Input Current	4				-	-	-	10	-	-	-	pА	-	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix.



Fig. 6- Typical propagation delay time vs. CL.





# DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C, $C_L = 15 \text{ pF}$ , and input rise an times = 20 ns except $t_r$ CL, $t_f$ CL

Typical Temperature Coefficient for all values of  $V_{DD} = 0.3\%/^{\circ}C$ 

					LIMITS	;		
CHARACTERISTICS	SYMBOLS	TE CONDI			D40134	•	UNITS	N O T
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.		E S
CLOCKED OPERATION							L	
Propagation Delay Time	<sup>t</sup> PHL <sup>,</sup>		5	-	150	300		1
	<sup>t</sup> PLH		10	-	75	110 <sup>9</sup>	ns	.1
Transition Time	<sup>t</sup> THL,		5	-	75	125	ns	
	<sup>t</sup> TLH		10	-	50	70	115	_
Minimum Clock Pulse Width	tw∟,		5	-	125	200	ns	
	twh		10	-	50	80	115	-
Clock Rise &	*t <sub>r</sub> CL,		5	-	-	15	μs	1
Fall Time	t <sub>f</sub> CL		10	-	-	5 <sup>●</sup>	μs	-
Set-Up Time			5	-	20	40	ns	
	<u></u>		10	_	10	20		
Maximum Clock	fei		5	2.5	4		MHz	1
Frequency	<sup>f</sup> CL		10	7●	10		WITTZ	
Input Capacitance	Cl	Any	Input	-	5	_	pF	
SET & RESET OPERATION	ON							
Propagation Delay Time:	<sup>t</sup> PHL(R),		5	-	175	300	ns	
	<sup>t</sup> PLH(R)		10		75	110	115	_
Minimum Set and Reset	<sup>t</sup> WH(S) <sup>,</sup>		5	-	125	250	ns	
Pulse Widths	<sup>t</sup> WH(R)		10	—	50	100		

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. Note 1: Test is a one input one output only.

\* If more than one unit is cascaded in a parallel clocked operation, t<sub>f</sub>CL should be made less than or equal to the sum of the fixed propagation delay at 15 pF and the transition time of the output driving stage for the estimated capacitive load.

s

R

D

1 0 1

0 1 1

0 1 0

0 1 0



Fig. 8- Quiescent device current test circuit.



Fig. 9-Noise immunity test circuit.


Fig. 11- Schematic diagram (one of two identical flip-flops).



# **Digital Integrated Circuits**

**Monolithic Silicon** 

# High-Reliability Slash(/) Series CD4014A/...



# High-Reliability COS/MOS 8-Stage Static Shift Register

Synchronous Parallel or Serial Input/Serial Output For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Medium speed operation. . . . . 5 MHz (typ.) clock rate at V<sub>DD</sub> -- V<sub>SS</sub> = 10 V
- Fully static operation
- MSI complexity on a single chip...... 8 master-slave flip-flops plus output Applications: buffering and control gating

Synchronous parallel input/serial output data queueing

RCA CD4014A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. CD4014A types are 8-stage parallelinput/serial output registers having common Clock and Parallel/Serial Control inputs, a single Serial Data input, and individual parallel "Jam" inputs to each register stage. Each register stage is a D-type, master-slave flip-flop. In addition to an output from stage 8, "Q" outputs are also available from stages 6 and 7.

Parallel as well as serial entry is made into the register synchronous with the positive clock line transition and under control of the Parallel/Serial Control input. When the Parallel/Serial Control input is "low", data is serially shifted into the 8-stage register synchronously with the positive transition of the clock line. When the Parallel/Serial Control input is "high", data is jammed into the 8-stage register via the parallel input lines and synchronous with the positive transition of the clock line. Register expansion using multiple CD4014A packages is permitted.

These types are electrically and mechanically identical to standard COS/MOS CD4014A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

RCA Designation	MIL-M-38510 Designation
CD4014A	MIL-M-38510/05702

- Parallel to serial data conversion
- General purpose register

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4014A "Slash" (/) Series types are supplied in 16lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range Operating-Temperature Range DC Supply-Voltage Range:	
$(V_{DD} - V_{SS})$ Device Dissipation (Per Package)	-0.5 to +15 V 200 mW
All Inputs	$v_{SS} < v_1 < v_{DD}$
Recommended	
DC Supply-Voltage ( $V_{DD} - V_{SS}$ )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 <sup>o</sup> C



Fig. 1-Logic block diagram and truth table.



Fig. 2-Typ. dissipation characteristics.



Fig. 3-Typ. clock frequency vs. V<sub>DD</sub>

#### STATIC ELECTRICAL CHARACTERISTICS (All Inputs ... $V_{SS} \leq V_I \leq V_{DD}$ ) Recommended DC Supply Voltage 3 to 15 V

		TEST CONDITIONS		LIMITS								N	
CHARACTERISTIC	SYMBOL											UNITS	O T
	į		vo	VDD	<b>-55</b> °	C		25°C		125	°C		E S
			Volts		Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device				5	-	5	-	0.5	5	_	300		
Current	'L	1		10	-	10 <sup>●</sup>	_	1	10•	-	300 <sup>®</sup>	μΑ	1
Quiescent Device				5	-	25	-	2.5	25	-	1500	μw	
Dissipation/Package	PD			10	-	100	-	10	100	-	2000	μw	-
Output Voltage	N			3	-	0.55 <sup>●</sup>	-	-	0.5 <sup>●</sup>	-	-	v	1
Low Level	VOL			5	-	0.01	-	0	0.01	-	0.05	1 *	
				10	-	0.01	-	0	0.01	-	0.05	1	
				15	-	-	-	-	0.5 <sup>●</sup>	-	0.55 <sup>●</sup>	1	
High-Level	N .			3	2.25 <sup>•</sup>	-	2.3 <sup>●</sup>	-	-	-	-	v	1
High-Level VOH	n-Level V <sub>OH</sub>			5	4.99	-	4.99	5	-	4.95	-	1 °	'
				10	9.99	-	9.99	10	-	9.95	-		
				15	-	-	14.5 <sup>●</sup>	-	-	14.45	-		
Threshold Voltage:		ſ											
N-Channel	VTHN	I <sub>D</sub> = -20			-0.7•	-3•	-0.7•	-1.5	-3 <b>•</b>	-0.3 <sup>•</sup>	-3 <sup>•</sup>	l v	2
P-Channel	VTHP	I <sub>D</sub> = 20		r	0.7•	3•	0.7•	1.5	3•	0.3•	3 <b>°</b>	L	
Noise Immunity (Any Input)			0.8		1.5	-	1.5	2.25	-	1.4	-	l v	
	VNL	1	0.5	10	3•	-	3•	4.5	-	2.9•			1
For Definition, See Appendix		1	4.2	5	1.4	-	1.5 <sup>•</sup>	2.25	-	1.5	-	l v	
SSD-207	V <sub>NH</sub>	1	9.5	10	2.9	-	3•	4.5	-	3•	-		
Output Drive Current:			0.5	5	0.15	-	0.12 <sup>●</sup>	0.3	-	0.085	-		
N-Channel	IDN		0.5	10	0.31	-	0.25	0.5	-	0.175	-	mA	2
P-Channel			4.5	5	-0.1	-	-0.08 <sup>●</sup>	-0.16	-	-0.055	-	1	2
r-Gnammel	<sup>I</sup> D <sup>P</sup>		9.5	10	-0.25	-	-0.2 <sup>•</sup>	-0.44	-	-0.14	-	mA	2
Diode Test, 100 µA Test Pin	VDF				-	1.5 <sup>●</sup>	-	-	1.5 <sup>●</sup>	_	1.5•	v	3
Input Current	4				-	-	-	10	-	-	-	pА	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs. Note 2: Test is either a one input or one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits. Output Drive Current Test Circuits, and for Operating Considerations, see Appendix.



Fig. 4-Typ. propagation delay time vs. C1.



Fig. 5-Typ. transition time vs. CL.

					LIMITS			
CHARACTERISTICS	SYMBOLS		TEST	CD4014AD, CD4014AK			UNITS	N O T
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.	•	E S
Branssetian Dalau Time	<sup>t</sup> PHL <sup>,</sup>		5	-	300	750		
Propagation Delay Time	<sup>t</sup> PLH		10	-	100	225 <sup>•</sup>	ns	1
Transition Time	<sup>t</sup> THL,		5	-	150	300		
Transition Time	<sup>t</sup> TLH		10	-	75	125	ns	-
Minimum Clock	twL,		5	_	200	500		
Pulse Width	twH		10	-	100	175	ns	-
Clock	trCL,		5	_	_	15		1
Rise & Fall Time	tfCL*		10	-	-	15 <sup>●</sup>	μs	'
Set-Up Time			5	_	100	350		
Set-Up Time			10	-	50	80	ns	-
Maximum Clock	4		5	1	2.5	-	MHz	1
Frequency	fCL		10	3°	5	-		<u> </u>
Input Capacitance	C <sub>l</sub>	Aı	ny Input	-	5	_	pF	

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = 25^{\circ}$ C,  $C_L = 15 \, pF$ , and input rise and fall times = 20 ns except  $t_r$ CL,  $t_f$ CL Typical Temperature Coefficient for all values of  $V_{DD} = 0.3\%^{P}$ C (See Appendix for Waveforms)

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one input one output only.

\* If more than one unit is cascaded t<sub>f</sub>CL should be made less than or equal to the sum of the fixed propagation delay at 15 pF and the transition time of the output driving stage for the estimated capacitive load.



Test performed with the following sequence of "1's" and "0's"

	s <sub>1</sub>	s2	s3	s <sub>4</sub>	s <sub>5</sub>
Don't Test	0	1	1	0	0
Test	0	1	1	1	0
Test	1	0	0	0	0
Test	1	0	1	1	1
Test	1	0	0	0	1

Fig. 6-Quiescent device current test circuit.



Fig. 7-Noise immunity test circuit.



Fig. 8-Schematic diagram - CD4014A.



Digital Integrated Circuits Monolithic Silicon High-Reliability Slash(/) Series CD4015A/...



# High-Reliability COS/MOS Dual 4-Stage Static Shift Register

With Serial Input/Parallel Output For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features

- Medium speed operation. . . . . 5 MHz (typ.) clock rate at V<sub>DD</sub> V<sub>SS</sub> = 10 V
- Fully static operation
- MSI complexity on a single chip..... 8 master-slave flip-flops plus output buffering

#### Applications

- Serial to parallel data conversion
- Serial-input/parallel-output data queueing
- General purpose register

RCA CD4015A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of uses in aerospace, military, and critical industrial equipment. CD4015A types consist of two identical, independent, 4-stage serial input/parallel-output registers. Each register has independent "Clock" and "Reset" inputs as well as a single serial "Data" input, "Q" outputs are available from each of the four stages on both registers. All register stages are Dtype, master-slave flip-flops. The logic level present at the data input is transferred into the first register stage and shifted over one stage at each positive-going clock transition. Resetting of all stages is accomplished by a high level on the reset line. Register expansion to 8 stages using one CD4015A package, or to more than 8 stages using additional CD4015A package is possible.

These devices are electrically and mechanically identical with standard COS/MOS CD4015A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

RCA Designation	
CD4015A	

#### MIL-M-38510 Designation MIL-M-38510/05703

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4015A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range Operating-Temperature Range DC Supply-Voltage Range:	
$(V_{DD} - V_{SS})$ Device Dissipation (Per Package)	
All Inputs Recommended	$v_{SS} \le v_I \le v_{DD}$
DC Supply-Voltage ( $V_{DD} - V_{SS}$ ) Recommended	3 to 15 V
Input-Voltage Swing Lead Temperature (During Soldering) At distance 1/16" ± 1/32" (1.59 ± 0.79 mm) from case	V <sub>DD</sub> to V <sub>SS</sub>
for 10 s max.	+265 <sup>o</sup> C







Fig. 2-Typ. clock frequency vs. VDD

Fig. 3-Typ. propagation delay time vs. CL.

## STATIC ELECTRICAL CHARACTERISTICS (All Inputs ... $V_{SS} \leq V_I \leq V_{DD}$ )

Recommended DC Supply Voltage 3 to 15 V

		TEST CONDITIONS		LIMITS							N		
CHARACTERISTIC	SYMBOL			CD4015AD, CD4015AK							UNITS	O T	
			Vo	V <sub>DD</sub>	55°	C		25°C		125	°c		E S
			Volts	Volts	Min.	Max.	Min.	Typ.	Max.	Min.	Max.		
Quiescent Device				5	-	5	-	0.5	5	_	300	μA	1
Current	1 <sub>L</sub>			10	-	0.5	-	1	0.5 <sup>•</sup>	-	10 <sup>●</sup>	μΑ	1
Quiescent Device	PD			5		25	-	2.5	2.5	-	1500	μW	_
Dissipation/Package	'D	1.00		10	1	5	-	10	5	-	100	μ	-
Output Voltage				3	-	0.55	-	-	0.5 <sup>●</sup>	-	-		
Low-Level	VOL			5	-	Q.01	-	0	0.01	-	0.05	v	1
				10	-	0.01	-	0	0.01	-	0.05	]	
				15	-			-	0.5 <sup>●</sup>	-	0.55 <sup>●</sup>		
High-Level	v <sub>он</sub>			3	2.25 <sup>●</sup>		2.3 <sup>•</sup>	-	-	-	_		
			1	5	4.99	-	4.99	5	-	4.95	-	v	1
			10	9.99	-	9.99	10	-	9.95	-	]		
				15	-		14.5	-	-	14.45 <sup>●</sup>	-	1	
Threshold Voltage: N-Channel	V <sub>TH</sub> N	ים = -:	20 µA		- 0.3 <sup>●</sup>	-3 <b>•</b>	-0.7●	-1.5	-3 <b>°</b>	- 0.7 <b>°</b>	-3 <b>°</b>		
P-Channel	VTHP	I <sub>D</sub> = 20	)μA		0.3	3 <b>°</b>	0.7 <sup>•</sup>	1.5	3•	0.7 <sup>•</sup>	3•	l v	2
Noise Immunity	VNL		0.8	5	1.5	-	1.5	2.25		1.4	_		
(Any Input)	INL		1	10	3 <b>°</b>	-	3•	4.5	-	2.9 <sup>●</sup>	_	l v	
For Definition,	V <sub>NH</sub>		4.2	5	1.4	-	1.5 <sup>●</sup>	2.25	-	1.5	-		1
See Appendix SSD-207	*NH		9	10	2.9 <sup>●</sup>	-	3 <b>°</b>	4.5	-	3.	-	v	
Output Drive Current:	1 <sub>D</sub> N		0.5	5	0.15		0.125 <sup>●</sup>	0.3		0.085	-		
N-Channel	.0		0.5	10	0.31	-	0.25	0.5		0.175	-	mA	2
P-Channel	I <sub>D</sub> P		4.5	5	-0.1	-	-0.08•	-0.16	-	-0.055	-	- mA	_
	-		9.5	10	0.25	-	-0.2 <sup>•</sup>	-0.44	-	-0.14	-		2
Diode Test, 100 μA Test Pin	V <sub>DF</sub>				-	1.5•	-	-	1.5 <sup>●</sup>	-	1.5 <sup>©</sup>	v	3
Input Current	Ч					-	-	10	-	-	-	рА	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix.

#### **DYNAMIC ELECTRICAL CHARACTERISTICS** at $T_A = 25^{\circ}C$ and $C_L = 15 \, pF$

Typical Temperature Coefficient for all values of V<sub>DD</sub> = 0.3%/°C. (See Appendix for Waveforms)

					LIMITS			N
CHARACTERISTICS	SYMBOLS	TEST CONDITIONS			CD4015AI CD4015AI		UNITS	O T E
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.		s
CLOCKED OPERATION								
Propagation Delay Time	<sup>t</sup> PHL <sup>,</sup>	T	5	-	300	750	ns	1
riopagation belay rime	<sup>t</sup> PLH		10	-	100	225	115	
Transition Time	tTHL,		5	-	150	300	ns	
	<sup>t</sup> TLH		10	-	75	125		_
Minimum Clock Pulse	twL,		5	_	200	500		
Width	Width <sup>t</sup> WH		10	-	100	175	ns	_
Clock Rise & Fall Time	*trCL <sup>,</sup>	Ι	5	-	-	15		1
CIUCK HISE & Fail Time	tfCL		10	-	-	15 <b>e</b>	μs	•
Set-Up Time			5	-	100	350	ns	
Set-Op Time			10	-	50	80	1 '''	
Maximum Clock	4	1	5	1	2.5	-	MHz	1
Frequency	fc∟		10	3₀	5	-		'
Input Capacitance	CI			-	5	-	pF	-
RESET OPERATION								
Propagation Delay Time	Dalau Tima		5	-	300	750	ns	_
Tropagation Delay Time	<sup>t</sup> PHL(R)		10	-	100	225		
Minimum Set and Reset			5	-	200	500		
Pulse Widths <sup>t</sup> WH(R)			10	-	100	175	ns	-

\* If more than one unit is cascaded in a parallel clocked operation, t<sub>r</sub>CL should be made less than or equal to the sum of the fixed propagation delay time at 15pF and the transition time of the output driving stage for the estimated capacitive load.

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. NOTE 1. Test is a one input one output only.



Fig. 4-Typ. transition time vs. C1.



Fig. 5-Typ. dissipation characteristics.



Test performed with the following sequence of "1's" and "0's"

S1	S2	S <sub>3</sub>

Test	0	1	0
Don't Test	0	0	1
Don't Test	1	0	1
Don't Test	0	0	0
Don't Test	1	0	0
Don't Test	0	0	1
Test	1	0	1
Don't Test	0	0	0
Test	1	0	0









Fig. 8-Schematic diagram.



### Digital Integrated Circuits Monolithic Silicon High-Reliability Slash(/) Series CD4016A/...



# High-Reliability COS/MOS Quad Bilateral Switch

For Transmission or Multiplexing of Analog or Digital Signals

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features

- Wide range of digital and analog signal levels Digital or analog signal to 15 V peak Analog signal ± 7.5 V peak
- Low "ON" resistance 300  $\Omega$  typ. over 15 V<sub>D-p</sub> signal input range, for V<sub>DD</sub> – V<sub>SS</sub> = 15 V
- Matched switch characteristics 40  $\Omega$  typ. difference between R<sub>ON</sub> values at a fixed bias point over 15 V<sub>p-p</sub> signal input range V<sub>DD</sub> – V<sub>SS</sub> = 15 V
- High "On/Off" output voltage ratio 65 dB type@ f<sub>is</sub> = 10 kHz, R<sub>L</sub> = 10 kΩ
- High degree of linearity < 0.5% distortion typ. @ fis = 1kHz,</p>
  - $V_{is} = 5V_{p-p}, V_{DD} V_{SS} \ge 10 V, R_{L} = 10 k\Omega.$

RCA CD4016A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. These devices are electrically and mechanically identical with standard COS/MOS CD4016A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

RCA Designation	MIL-M-38510 Designation
CD4016A	MIL-M-38510/05801

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (// Series Types".

#### Applications

•	Analog signal switching/mul	Itiplexing
	Signal gating	Modulator
	Squeich control	Demodulator
	Chopper	Commutating switch
-		

- Digital signal switching/Multiplexing
- COS/MOS logic implementation
- Analog-to-digital & digital-to-analog conversion
- Digital control of frequency, impedance, phase, and analog-signal gain
- Extremely low "OFF" switch leakage resulting in very low offset current and high effective "OFF" resistance – 10 pA typ. @ V<sub>DD</sub> – V<sub>SS</sub> = 10 V, T<sub>A</sub> = 25° C
- Extremely high control input impedance (control circuit isolated from signal circuit) – 10<sup>12</sup> Ω typ.
- Low crosstalk between switches -50 dB typ. @ f<sub>is</sub> = 0.9 MHz, R<sub>L</sub> = 1 kΩ
- Matched control-input to signal-output capacitances Reduces output signal transients
- Transmits frequencies up to 10 MHz

The CD4016A "Slash" (/) Series types are supplied in 14lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).



$(V_{DD} - V_{SS}) \dots \dots$	–0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$v_{SS} < v_1 < v_{DD}$

Recommended		
Input-Voltage Swing	VDD to VSS	
Lead Temperature (During Soldering)		
At distance 1/16" ± 1/32"		
(1.59 ± 0.79 mm) from case		
for 10 s max	+265	$^{\rm O}C$

				-	Ĺ	MITS				N
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	-5	–55°C		25°C		25°C	UNITS	O T E
			Min.	Max.	Min.	Max.	Min.	Max.		s
Quiescent Dissipation per Package	Po	TERMINALS         VOLTS           VDD         14         +10           Vcc         7         GND	_	5•	-	5	_	300	μW	
All Switches "OFF"		V <sub>SS</sub> 7 GND					L			Ι,
Quiescent Device Current	۰ر	V <sub>C</sub> 5, 6, 12, 13 GND V <sub>Is</sub> 1, 4, 8, 11 ≤ +10 V <sub>OS</sub> 2, 3, 9, 10 ≤ +10	-	0.5 <b>°</b>	-	0.5 <b>°</b>	~	10•	μA	
Quiescent Dissipation per Package	Po	VOLTS           TERMINALS         APPLIED           VDD         14         +10           VSS         7         GND	-	5	-	5	-	300	μW	
All Switches "ON"										1
Quiescent Device Current	۱	V <sub>C</sub> 5, 6, 12, 13 +10 V <sub>is</sub> = V <sub>os</sub> 1·4, 8·11 ≤ +10	-	0.5 <sup>®</sup>	-	0.5 <sup>•</sup>	-	10•	μΑ	
Output Voltage		V <sub>DD</sub>		0.55	_	0.5•	_			
Low-Level	V <sub>OL</sub>	15	+	-	-	1.		2.		
High-Level	Vali	3	2.25*	-	2.3°	-	-	-	v	1
	v <sub>он</sub>	15	-	-	14 •	-	13•	-		
Threshold Voltage N-Channel	VTHN	I <sub>DS</sub> =10μA Terminal 13 = GND V <sub>DD</sub> = 5V, 10V	-0.7•	-3 <b>°</b>	-0.7•	-3 <b>°</b>	-0.3•	-3 <b>•</b>	v	2
P-Channel	V <sub>ТН</sub> Р	I <sub>DS</sub> = 10 µA Terminal 13 = GND `V <sub>DD</sub> = 5V, 10V	0.7•	3•	0.7•	3 <b>°</b>	0.3•	3•	v	2
Diode Test	VDF	100 µA Test pin	-	1.5	-	1.5 <sup>●</sup>	-	1.5 <b>°</b>	v	3

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs

Note 2: Test is either a one input or a one output only.

#### ELECTRICAL CHARACTERISTICS (Cont'd)

							L	IMITS				N	
CHARACTERISTIC	SYMBOL		TEST CONDITIONS				5°C	25	5°C	,	25°C	UNITS	O T E
						Тур.	Max,	Typ.	Max.	Тур.	Max.		s
SIGNAL INPUTS (Vis) AND C	OUTPUTS (Vos	.)											
			V <sub>C</sub> = V <sub>DD</sub>	vss	V,,								
			+7.5V	7.5V	+7.5V 7.5V	120	360* 360*	200	400	300	600•		
			-7.50	7.5V	10.25V	120	775	200	400	300	600•	Ω	2
					+5V	130	600*	250	850 660 <sup>●</sup>	470 400	1230 960 <sup>●</sup>		
			+5V	~5V	-5V	130	600 <sup>®</sup>	250	660 <b>°</b>	400	960 <sup>•</sup>	Ω	
					±0.25V	325	1870	580	2000	900	2600	12	2
"ON" Resistance	RON	R <sub>L</sub> = 10k Ω			+15V	120	360 <b>°</b>						
			+15V	οv	+0.25V	120	360-	200	400	300	600 <b>•</b>		
			1150	00	9.3V	120	775	200 300	400	300	600	9	2
					+10V	130	600	250	850 660 <sup>●</sup>	490	1230		
			+10V	ov	+0.25V	130	600	250	660	400 400	960 <sup>•</sup> 960		
					5.6V	300	1870	560	2000	880	2600	Ω	2
▲ "ON" Resistance			+7.5V	~7.5V	±7.5V		-	10	-	- 000	- 2000		
Between Any 2 of 4 Switches	▲R <sub>ON</sub>		+5V	-5V	±5V	-	-	15	-		-	Ω	-
Sine Wave Response (Distortion)		R <sub>L</sub> = 10k Ω f <sub>is</sub> = 1kHz	+5V	-5V	5V (p p) <sup>▲</sup>	-	-	0.4	-	-	_	%	-
Input or Output Leakage: Switch "OFF" (Effective "OFF")		$\frac{v_{DD}}{v_{C} = v_{SS}} \frac{v_{is}}{v_{is}} + 7.5v - 7.5v - 7.5v$			-	-	• 100 • 100		-		pА		
Resistance)		+5V	-5V	+5V				100	500	-	-	nA	1
Frequency Response-	l			-5V				100	500			n <u>A</u>	
Switch "ON" (Sine Wave Input)		R <sub>L</sub> = 1kΩ 20	$\frac{V_{DD} = -5V}{V_{os}} = \frac{V_{os}}{V_{is}} = \frac{V_{os}}{V_{is}}$			-	-	40	-	-	-	MHz	-
Feedthrough Switch "OFF"		20	DD = +5V, V <sub>C</sub> = ) Log <sub>10</sub>	-50dB	,	-	-	1.25	-	-	-	MHz	-
Crosstalk Between Any 2 of the 4 Switches (Frequency at -50dB)		R <sub>L</sub> = 1kΩ V V <sub>is</sub> (A) =	$\frac{V_{DD}}{V_{C}(B)} = \frac{V_{DD}}{V_{C}(B)} = \frac{V_{OS}(B)}{V_{is}(A)}$	5V V <sub>SS</sub> =5V		-	-	0.9	-	-	-	MHz	-
Capacitance Input	CIS	VDD = +5V.	Vc = Vss = -5V	,		· _	-	4	- 1	-	_		
Output	COS	1				- 1	- 1	4	-		-	pF	-
Feedthrough	CIOS	1 ·				-	-	0.2	-	-	-		1
Propagation Delay Signal Input to Signal Output	<sup>1</sup> pd	V <sub>15</sub> = 10V (sq	+10V, V <sub>SS</sub> = GN uare wave) ; (input signal)	ND, CL = 15	pF	-	-	10	25•	-	-	ns	2

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or a one output only.

•±10 x 10<sup>-3</sup> Asymmetrical about 0 volts

#### 

(Recommended DC Supply Voltage ( $V_{DD} - V_{SS}$ ) . . . . . . . . 3 to 15 V)

					LIMIT	rs				N		
CHARACTERISTIC	SYMBOL	DL TEST CONDITIONS				CD40	16AD, C	D4016AI	¢		UNITS	0
CHARACTERISTIC	STINDOL		TEST CONDITIONS	–55°C			25°C		125°C		UNITS	T E
					Max.	Min.	Typ.	Max.	Min.	Max.	1	s
CONTROL (VC)						•						•
Switch Threshold Voltage	VTHN		V <sub>DD</sub> - V <sub>SS</sub> = 15V, 10V, 5V, I <sub>IS</sub> = 10µA	0.7	2.9	0.5	1.5	2.7	0.2	2.4		-
Input Current	іс	v <sub>is</sub> < v <sub>dd</sub>	$V_{DD} - V_{SS} = 10V$ $V_C \le V_{DD} - V_{SS}$	-	-	-	±10	-	-	-	рА	-
Noise Immunity (Control Inputs)	V <sub>NL</sub>			0.5 <sup>●</sup>	-	0.7 <sup>●</sup>	-	-	0.5 <sup>●</sup>	-	v	1
For Definition, See Appendix SSD-207	VNH	V <sub>DD</sub>		-	3•	-	-	2.7•	-	3•		'
Average Input Capacitance	CC C			-	-		-5	-	-	-	pF	-
Crosstalk – Control Input to Signal Output		V <sub>DD</sub> -V <sub>SS</sub> = 10V, V <sub>C</sub> = 10V	RL = 10 kΩ	-	-	-	50	-	-	-	mV	-
Turn "ON" Propagation Delay	t <sub>pd</sub> C	(square wave) <sup>t</sup> rc <sup>= t</sup> fc <sup>=</sup> 20 ns	V <sub>is</sub> ≤ 10V, C <sub>L</sub> = 15 pF	-	-	-	20	50 <b>°</b>	-		ns	2
Maximum Allowable Control Input Repetition Rate		V <sub>DD</sub> = 10V, C <sub>L</sub> = 15pF V <sub>C</sub> = 10V (sc t <sub>r</sub> = t <sub>f</sub> = 20 n		-	-	-	10	-	-	-	MHz	-

Limits with black dot (•) designate 100% testing. Refer to RIC-1028 "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

NOTE 1: Test is all inputs

CHARAC-	SUP	PLY								
1 Emistic		1110143		1kΩ		= 10kΩ	R <sub>1</sub> = 100kΩ			
	V <sub>DD</sub> (V)	V <sub>SS</sub> (V)		V <sub>is</sub> (V)		V <sub>is</sub> (V)	VALUE (Ω)	V <sub>is</sub> (V)		
	+15	0	200	+15	200	+15	180	+15		
RON	+15	Ű	200	0	200	0	200	0		
R <sub>ON</sub> (max.)	+15	0	300	+11	300	+9.3	320	+9.2		
	+10	0	290	+10	250	+10	240	+10		
RON	+10	0	290	0	250	0	300	0		
R <sub>ON</sub> (max.)	+10	0	500	+7.4	560	+5.6	610	+5.5		
	+ 5	-	860	+ 5	470	+ 5	450	+ 5		
R <sub>ON</sub>	+ 5	0	600	0	580	0	800	0		
R <sub>ON</sub> (max.)	+ 5	0	1.7k	+4.2	7k	+2.9	33k	+2.7		
	+7.5	-7.5	200	+7.5	200	+7.5	180	+7.5		
RON	77.5	-7.5	200	-7.5	200	-7.5	180	-7.5		
RON(max.)	+7.5	-7.5	290	±0.25	280	±25	400	±0.25		
	+ 5	- 5	260	+ 5	250	+ 5	240	+ 5		
RON	+ 5	- 5	310	- 5	250	- 5	240	- 5		
R <sub>ON</sub> (max.)	+ 5	- 5	600	±0.25	580	±0.25	760	±0.25		
	+2.5	25	590	+2.5	450	+2.5	490	+2.5		
RON	72.5	-2.5	720	-2.5	520	-2.5	520	-2.5		
R <sub>ON</sub> (max.)	+2.5	2.5	232k	±0.25	300k	±0.25	870k	±0.25		

TYPICAL "ON" RESISTANCE CHARACTERISTICS

• Variation from a perfect switch; RON = 012.



V<sub>SS</sub> = -2.5V.

Fig. 6-Typ. "ON" characteristics for 1 of 4 switches with  $V_{DD} = +5V, V_{SS} = -5V.$ 



"<u>`</u>

tr = tf = 20ns

Vis

vss +10V

ALL UNUSED TERMINALS

Fig. 13-Max. allowable control-input

repetition rate.

Ω

9205-16089





483



Digital Integrated Circuits Monolithic Silicon High-Reliability Slash(/) Series CD4017A/...



### High-Reliability COS/MOS Decade Counter/Divider

Plus 10 Decoded Decimal Outputs For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Medium speed operation. . . . . 5 MHz (typ.) at V<sub>SS</sub> = 10 V
- Fully static operation
- MSI complexity on a single chip..... decade counter plus 10 decoded outputs Applications:
- Decade counter/decimal decode display applications
- Frequency division

RCA CD4017A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. CD4017A types consist of a 5-stage Johnson decade counter and an output decoder which converts the Johnson binary code to a decimal number: Inputs include a "Clock", a "Reset", and a "Clock Enable" signal.

The decade counter is advanced one count at the positive clock signal transition if the clock enable signal is "low". Counter advancement via the clock line is inhibited when the clock enable signal is "high". A "high" reset signal clears the decade counter to its zero count. Use of the

- Counter control/timers
- Divide by N counting
  - N = 2 10 with one CD4017A and one CD4001A N> 10 with multiple CD4017A's
- For further application information, see ICAN6166 "COS/MOS MSI Counter and Register Design & Applications"

Johnson decade counter configuration permits high speed operation, 2-input decimal decode gating, and spike-free decoded outputs. Anti-lock gating is provided, thus assuring proper counting sequence. The 10 decoded outputs are normally "low" and go "high" for one full clock cycle. A carry-out  $(C_{OUT})$  signal completes one cycle every 10



clock input cycles and is used to directly clock the succeeding decade in a multi-decade counting chain.

These devices are electrically and mechanically identical with standard COS/MOS CD4017A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

RCA Designation CD4017A MIL-M-38510 Designation MIL-M-38510/05601 The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD:883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (// Series Types".

The CD4017A "Slash" (/) Series types are supplied in 16lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).



Fig. 2-Timing diagram.



Fig. 3– Divide by N counter (N  $\leq$  10) with N decoded outputs.

When the N<sup>th</sup> decoded output is reached (N<sup>th</sup> clock pulse) the S-R flip flop (constructed from two NOR gates of the CD4001A) generates a reset pulse which clears the CD4017A to its zero count. At this time, if the N<sup>th</sup> decoded output is greater than or equal to 6, the COUT line goes "high" to clock the next CD4017A counter section. The "0" decoded output also goes high at this time. Coincidence of the clock "low" and decoded "0" output "low" resets the S-R flip flop to enable the CD4017A. If the N<sup>th</sup> decoded output is less than 6, the COUT line will not go "high" and, therefore, cannot be used. In this case "0" decoded output may be used to perform the clocking function for the next counter.

### STATIC ELECTRICAL CHARACTERISTICS (All Inputs ... $V_{SS} \le V_I \le V_{DD}$ ) Recommended DC Supply Voltage 3 to 15 V

								IMITS					N
CHARACTERISTIC	SYMBOL		TEST CONDITIONS		CD4017AD, CD4017AK							UNITS	O T
			vo	VDD	-55	i°C	·	25°C		125	°C		E
			Volts	Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		S
Quiescent Device Current	۱ <sub>۲</sub>			5 10	-	5 10 <sup>●</sup>	-	0.3 0.5	5 10 <sup>●</sup>		300 200 <sup>®</sup>	μΑ	1
Quiescent Device Dissipation/Package	PD			5 10	-	25	-	1.5	25 100	_	1500	μW	-
Output Voltage				3		0.55	-	-	0.5		-		
Low-Level	VOL			5	-	0.05	_	0	0.01		0.05		1
LOW-Level		}		10	-	0.01	-	0	0.01	_	0.05		•
				15			-		0.5	-	0.55		
				3	2.25 <sup>●</sup>	-	2.3 <sup>•</sup>	-	-	-	-		
High-Level	igh-Level V <sub>OH</sub>	ĺ		5	4.99	-	4.99	5	_	4.95	-	l v l	1
-	0.1			10	9.99	-	9.99	10	_	9.95	-	1	
				15	-	-	14.5 <sup>●</sup>	-	-	14.45 <sup>●</sup>	-		
Threshold Voltage: N-Channel	V <sub>TH</sub> N	١D	=20 µ	ιA	-0.7 <sup>●</sup>	-3 <b>°</b>	-0.7 <sup>•</sup>	-1.5	-3 <b>•</b>	-0.3 <sup>●</sup>	3 <b>•</b>	v	2
P-Channel	VTHP	١D	= 20 µA	<b>`</b>	0.7 <sup>●</sup>	3 <b>°</b>	0.7•	1.5	3 <b>°</b>	0.3 <sup>®</sup>	3●		2
Noise Immunity	VNI		0.8	5	1.5	-	1.5•	2.25	-	1.4	-	v	
(Any Input)	*NL		1	10	3•	-	3•	4.5	-	2.9 <sup>●</sup>			
For Definition,			4.2	5	1.4		1.5	2.25	-	1.5	-	v	1
See Appendix SSD-207	VNH		9	10	2.9 <sup>●</sup>	-	3•	4.5	-	3 <b>•</b>	-		
Output Drive Current		Decoded	0.5	5	0.06	-	0.05	0.1		0.035	-		
N-Channel	IDN	Outputs	0.5	10	0.12	-	0.1	0.4	-	0.07			
N-Gridinici	ייטי	Carry	0.5	5	0.185		0.15 <sup>●</sup>	0.4		0.105		mA	2
		Output	0.5	10	0.45		0.35	1		0.25			
		Decoded	4.5	5	-0.0375	-	-0.03 <sup>•</sup>	-0.075	-	-0.021	-	1	
P-Channel	InP	Outputs	9.5	10	-0.12		-0.1	-0.2	-	-0.07	-	mA	2
		Carry	4.5	5	-0.185		-0.15	-0.4		-0.105	Į		
		Output	9.5	10	-0.45		-0.35	-1	ļ	-0.25			
Diode Test, 100 µA Test Pin	V <sub>DF</sub>				-	1.5 <sup>●</sup>	-	-	1.5 <sup>●</sup>	-	1.5 <sup>●</sup>	v	3
Input Current	1				-	-	-	10	-	-	-	pА	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs. Note 2: Test is either a one input or a one output only.

#### MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range Operating-Temperature Range DC Supply-Voltage Range:	–55 to +125 °C	Recommended Input-Voltage Swing Lead Temperature (During Soldering)	V <sub>DD</sub> to V <sub>SS</sub>	6
(V <sub>DD</sub> – V <sub>SS</sub> ) Device Dissipation (Per Package)		At distance 1/16" ± 1/32" (1.59 ± 0.79 mm) from case		
All Inputs Recommended		for 10 s max.	+265	°C
DC Supply-Voltage ( $V_{DD} - V_{SS}$ )	3 to 15 V			

**DYNAMIC ELECTRICAL CHARACTERISTICS**, at  $T_A = 25^{\circ}C$ ,  $C_L = 15 \, pF$ , and input rise and fall times = 20 ns except  $t_rCL$ ,  $t_fCL$ Typical Temperature Coefficient for all values of  $V_{DD} = 0.3\%^{\circ}C$ .

					LIMITS			N
CHARACTERISTICS	SYMBOLS		TEST		D4017AD		UNITS	O T E
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.		Š
CLOCKED OPERATION								
Propagation Delay Time:			5	-	350	1000		
Carry Out Line	<sup>t</sup> PHL <sup>,</sup>		10	-	125	250	ns	1
Decode Out Lines	<sup>t</sup> PLH		5	-	500	1200		
			10		200	400	ns	1
Transition Time:			5	-	100	300		
Carry Out Line	⁺тн∟		10	_	50	150 <b>e</b>	ns	1
Decode Out Lines	<sup>t</sup> TLH <sup>,</sup>		5	-	300	900		
Decode Out Emes			10	-	125	350 <b>.</b>	ns	1
Minimum Clock *	twL.		5	-	200	500		
Pulse Width	twh		10	-	100	170	ns	-
Clock Rise & Fall Time	<sup>t</sup> rCL <sup>,</sup>		5	-		15		
olock thise of t all time	t <sub>fCL</sub>		10	-	-	15 <b>e</b>	μs	1
Clock Enable Set-Up			5	-	175	500		
Time			10		75	200	ns	-
Maximum Clock	4		5	1	2.5	-		
Frequency	fCL		10	3.●	5	-	MHz	_
Input Capacitance	с <sub>і</sub>	Any Input	:	-	5	-	pF	-
RESET OPERATION					,			
Propagation Delay Time:			5	_	350	1000		
To Carry Out Line			10	-	125	250	ns	-
To Decode Out Lines	<sup>t</sup> PHL(R)		5	_	450	1200		
To Decode Out Lines			10	-	200	400	ns	
Reset Pulse Width			5	-	200	500		
· (0)0( ) (1)0( 14(0())	<sup>t</sup> WH(R)		10	-	100	165	ns	
Reset Removal Time			5	-	300	750		
			10	-	100	225	ns	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. Note 1: Test is a one input one output only. \* Measured with respect to carry output line



Fig. 4 -Quiescent device current test circuit.

Fig. 5 - Noise immunity test circuit.



488





# **High-Reliabilty** COS/MOS Presettable Divide-By-'N' Counter

For Logic Systems Applications in Aerospace. Military, and Critical Industrial Equipment Special Features

- Medium speed operation. . . . 5 MHz (typ.) at VDD VSS = 10 V
  - Fully static operation MSI complexity on a single chip

Applications

- Fixed and programmable divide-by-10, 9, 8, 7, 6, 5, 4, 3, 2 counters
- Fixed and programmable counters greater than 10
- Programmable decade counters

- Frequency division
- Divide-by-"N" counters/frequency synthesizers а.
- Counter control/timers

RCA CD4018A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of uses in aerospace, military, and critical industrial equipment. CD4018A types consist of 5 Johnson-Counter stages, buffered  $\overline{\mathbf{Q}}$  outputs from each stage, and counter preset control gating. "Clock", "Reset", "Data", "Preset Enable", and 5 individual "jam" inputs are provided. Divide by 10, 8, 6, 4, or 2 counter configurations can be implemented by feeding

the  $\overline{\Omega}5$ ,  $\overline{\Omega}4$ ,  $\overline{\Omega}3$ ,  $\overline{\Omega}2$ ,  $\overline{\Omega}1$  signals, respectively, back to the Data input. Divide-by-9, 7, 5, or 3 counter configurations can be implemented by the use of a CD4011A gate package to properly gate the feedback connection to the Data input. Divide-by functions greater than 10 can be achieved by use of multiple CD4018A units. The counter is advanced one count at the positive clock-signal transition. A "high" Reset signal clears the counter to an "all-zero" condition. A "high"



Preset-Enable signal allows information on the Jam inputs to preset the counter. Anti-lock gating is provided to assure the proper counting sequence.

These devices are electrically and mechanically identical with standard CD4018A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

 RCA Designation
 MIL-M-38510 Designation

 CD4018A
 MIL-M-38510/05602

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range Operating-Temperature Range DC Supply-Voltage Range:	
(V <sub>DD</sub> – V <sub>SS</sub> )	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_{I} \leq V_{DD}$
Recommended	
DC Supply Voltage (V <sub>DD</sub> – V <sub>SS</sub> )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 <sup>C</sup> Ú

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD400A "Slash" (/) Series Types".

CD4018A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).











#### **DYNAMIC ELECTRICAL CHARACTERISTICS**, at $T_A = 25^{\circ}$ C, $C_L = 15$ pF, and input rise and fall times = 20 ns except $t_rCL$ , $t_fCL$ Typical Temperature Coefficient for all values of $V_{DD} = 0.3\%^{0}$ C (See Appendix for Waveforms)

CHARACTERISTICS	SYMBOLS	TE: CONDI	TIONS		LIMITS D4018AD D4018AK	,	UNITS	N O T E
			V <sub>DD</sub> (Volts)	Min.	Түр.	Max.		S
CLOCKED OPERATION								r
Propagation Delay Time:			5	-	350	1000	ns	1,
To 05 Output	tPHL,		10	-	125	250 <sub>0</sub>		
To Other Outputs	7		5	-	500	1200	ns	1
	<sup>t</sup> PLH		10	-	200	400	113	<u> </u>
Transition Time:			5	-	100	300		1
To 05 Output	<sup>t</sup> THL <sup>,</sup>		10	- 1	50	150 <b>e</b>	ns	'
To Other Outputs			5	-	300	900		1
To Other Outputs	<sup>t</sup> tlh		10	-	125	350 <b>.</b>	ns	'
Minimum Clock	twL,		. 5	-	200	500		
Pulse Width	twh		10	-	100	170	ns	-
Clock	t <sub>rCL</sub> ,		5	-	-	15		<u> </u>
Rise & Fall Time	<sup>t</sup> fCL		10	-	-	15	μs	1
D			5	-	175	500		
Data Input Set-Up Time			10	-	75	200	ns	-
Maximum Clock			5	1	2.5	-		
Frequency	fCL		10	3.●	5	-	MHz	1
Input Capacitance	с <sub>і</sub>	Any Input		-	5	-	pF	-
PRESET* OR RESET OPER	ATION							
Propagation Delay Time:			5	-	350	1000		
To 05 Output	<sup>t</sup> PLH(R) <sup>,</sup>		10	-	125	250	ns	-
To Other Outputs	<sup>t</sup> PHL(PR) <sup>,</sup>		5	-	500	1200		
10 Other Outputs	<sup>t</sup> PLH(PR)		10	-	200	400	ns	-
Preset or Reset	twH(R)		5	-	200	500		1
Pulse Width	twH(PR)		10	-	100	165	ns	_
Preset or Reset			, 5	-	300	750		
Removal Time			10	-	100	225	ns	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one input one output only









Fig. 6-Typ. transition time vs.  $C_L$  for  $\overline{\Omega}_5$  output.

STATIC ELECTRICAL CHARACTERISTICS (All Inputs ...  $V_{SS} \leqslant V_I \leqslant V_{DD}$ ) Recommended DC Supply Voltage 3 to 15 V

CHARACTERISTIC	SYMBOL	6					CD4018/	LIMITS AD, CD40	)18AK			UNITS	N O T	
			Vo	VDD	–55°C 25°C 125°C						i°C		E	
			Volts	Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		5	
Quiescent Device Current	۱			5	-	5 10 <sup>●</sup>	-	0.3	5 10 <sup>●</sup>	-	300 200 <sup>●</sup>	μΑ	1	
Quiescent Device				10 5	-	25		0.5 1.5	25	-	1500	<u> </u>		
Dissipation/Package	PD			10		100	_	5	100	-	2000	μw	-	
Output Voltage				3		0.55	_		0.5					
Low-Level	VOL			5		0.01	-	0	0.01		0.05	v	1	
LOW-Level				10		0.01		0	0.01		0.05	-	•	
				15	_		-	_	0.5	-	0.55	1		
High-Level	V <sub>OH</sub>	······			3	2.25	-	2.3 <sup>•</sup>	_		-	_		
				5	4.99	-	4.99	5	_	4.95	_	l v	1	
				10	9.99	_	9.99	10	_	9.95	_			
				15		_	14.5 <sup>●</sup>	_	-	14.45		1		
Threshold Voltage N-Channel	VTHN	ID =	–20 μA		-0.7 <sup>●</sup>	-3 <b>•</b>	-0.7 <b>•</b>	-1.5	3 <b>°</b>	-0.3 <sup>●</sup>	-3 <b>•</b>		2	
P-Channel	VTHP	1 <sub>D</sub> = 3	20 µA		0.7●	3•	0.7•	1.5	3 <b>°</b>	0.3 <sup>●</sup>	3•	- v	2	
Noise Immunity			0.8	5	1.5	-	1.5 <sup>●</sup>	2.25	-	1.4	-			
(Any Input)	V <sub>NL</sub>		1	10	3 <sup>●</sup>	_	3 <b>•</b>	4.5		2.9 <sup>●</sup>	-	, v	1	
For Definition,		1	4.2	5	1.4	-	1.5 <sup>●</sup>	2.25	-	1.5	-			
See Appendix SSD-207	V <sub>NH</sub>		9	10	2.9 <sup>●</sup>	-	3 <b>°</b>	4.5	-	3•	-		v	
Output Drive Current:	1. 1.	ū,	0.5	5	0.18	-	0.15	0.4	-	0.105	-			
N-Channel	<sup>I</sup> DN	- 45	0.5	10	0.45	-	0.4	1	-	0.25	-	mA		
		$\bar{a}_1 \bar{a}_2$	0.5	5	0.06		0.12 <sup>●</sup>	0.1	-	0.035	-			
		$\overline{a}_3 \overline{a}_4$	0.5	10	0.25	-	0.23 <sup>®</sup>	0.4	-	0.14	-		2	
P-Channel	I <sup>D</sup> b	0 <sub>5</sub>	4.5	5	-0.185	-	-0.15	-0.4	-	0.105	-			
	יסי		9.5	10	-0.45		-0.4 <sup>•</sup>	-1	-	-0.25	-	mA		
		$\overline{a}_1 \overline{a}_2$ $\overline{a}_3 \overline{a}_4$	4.5	5	0.075		-0.065•	-0.15	-	-0.04	-			
		$\overline{0}_3 \overline{0}_4$	9.5	10	-0.25	-	-0.2 <sup>•</sup>	-0.4		-0.14				
Diode Test, 1000 μA Test Pin	V <sub>DF</sub>				_	1.5•	_	_	1.5 <sup>●</sup>	_	1.5•	v	3	
Input Current		I			L			10				pA		

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or a one output only.



Fig. 7-Typ. clock frequency vs. V<sub>DD</sub>.





Fig. 9-Quiescent device current test circuit.

5 V OR 10 V  $\sim$ 3.5 V OR 7 V 0 16 0 ~ 2 15 O 3.5 V OR 7 V 1.5 V OR 3 V 3 14 -01.5 V OR 3 V 4 13 0 5 12 6 П 7 10 וער TO 9 8 OUTPUT 92CS - 17914RI

Fig. 10-Noise immunity test circuit.



**Digital Integrated Circuits** 

**Monolithic Silicon** 

# High-Reliability Slash(/) Series CD4019A/...



# High-Reliability COS/MOS Quad AND-OR Select Gate

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment Special Features:

Medium speed operation . . . tpHL = tpLH = 50 ns (typ.) at CL = 15 pF

#### Applications

- AND-OR select gating
- True/complement selection
- Shift-right/shift-left registers
- AND/OR/Exclusive-OR selection

RCA CD4019A "Slash" (/) Series are high-reliability COS/ MOS integrated circuit Quad AND-OR Select Gates intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. CD4019A types are comprised of four AND-OR-Select gate configurations, each consisting of two 2-input AND gates driving a single 2-input OR gate. Selection is accomplished by control bits  $K_a$  and  $K_b$ . In addition to selection of either channel A or channel B information, the control bits can be applied simultaneously to accomplish the logical A+B function.

These devices are electrically and mechanically identical with standard COS/MOS CD4019A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".



The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (// Series Types". The CD4019A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).



Fig. 1 - Schematic diagram for 1 of 4 identical stages.

# $\label{eq:static electrical characteristics (All inputs $$.....$ V_{SS} $$ V_{I} $\le V_{DD}$ (Recommended DC Supply Voltage (V_{DD} - V_{SS}) $$.....$ to 15 V) $$ to 15 V $$ (V_{DD} - V_{SS}) $$.....$ to 15 V $$ (V_{DD} - V_{SS}) $$ (V_{DD$

					r									
CHARACTERISTIC	SYMBOL TEST CONDITION										UNITS	N O T E		
			Vo	VDD	-55	-55°C		25°C			125°C		s	
			Volts	Volts	Min.	Max.	Min.	Typ.	Max.	Min.	Max.			
Quiescent Device				5	-	5	-	0.03	5	-	300	μA	1	
Current	'L			10	-	10 <sup>●</sup>	-	0.05	10 <sup>●</sup>	-	200 <sup>●</sup>	<i>*</i> ^		
Quiescent Device				5	-	25	-	0.15	25	-	1500	ΨW		
Dissipation/Package	PD			10	-	100	-	0.5	100	-	2000	μw	-	
				3	-	0.55		-	0.5	-				
Output Voltage		N.			5	-	0.01	-	0	0.01	-	0.05	v	1
Low-Level	VOL			10	-	0.01	-	0	0.01	-	0.05	Ň	•	
				15	-		-	-	0.5	-	0.55 <sup>●</sup>			
High-Level				3	2.25 <sup>●</sup>	-	2.3 <sup>●</sup>		-	4.95	-			
	v <sub>он</sub>			5	4.99	_	4.99	5	-	4.95	-	v	1	
	OR			10	9.99	-	9.99	10	-	9.95	-			
				15	-		14.45 <sup>•</sup>	-	-	14.45	-			
Threshold Voltage: N-Channel	∨ <sub>TH</sub> N	- = q <sup>1</sup>	-20 µ	Ą	-0.7 <sup>•</sup>	-3 <b>°</b>	-0.7 <sup>•</sup>	- 1.5	-3 <b>•</b>	-0.3 <sup>•</sup>	-3 <b>•</b>	v	2	
P-Channel	V <sub>TH</sub> P	<sup>1</sup> D = 2	0 μA		0.7	3•	0.7	1.5	3•	0.3 <sup>•</sup>	3•	ľ	2	
Noise Immunity	V		0.95	5	1.5	-	1.5	2.25	-	1.4	-	v		
(Any Inputs)	VNL		2.9	10	3•	-	3 <b>°</b>	4.5	-	2.9°		1	1	
For Definition,	v		3.6	5	1.4	-	1.5	2.25		1.5	-	v		
See Appendix SSD-207	∨ <sub>NH</sub>		7.2	10	2.9•	-	3•	4.5	-	3 <b>•</b>	-		1	
Output Drive Current	IDN		0.5	5	0.6	-	0.7	0.9		0.3		mA	2	
N-Channel	.0.4		0.5	10	0.9	-	1.2	1.5	-	0.55	-		2	
P-Channel	IDP		4.5	5	-0.31	-	-0.25 <sup>•</sup>	-0.5	-	- 0.175	-	mA	2	
	.0.		9.5	10	-0.95	-	-0.7 <sup>•</sup>	-1.5	-	-0.5	-			
Diode Test, 100 μA Test Pin	VDF				-	1.5 <sup>●</sup>	-	-	1.5•	-	1.5•	v	3	
Input Current	կ				-	-	-	10	-	-	-	pА	-	

Limits with black dot (•) designate 100% testing. Refer to RIC-1028 "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits,

and for Operating Considerations, see Appendix

#### MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	–55 to +125 °C
DC Supply-Voltage Range:	
(V <sub>DD</sub> – V <sub>SS</sub> )	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_1 \leq V_{DD}$
Recommended	
DC Supply-Voltage (V <sub>DD</sub> – V <sub>SS</sub> )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 <sup>o</sup> C





#### CD4019A Slash (/) Series

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^{\circ}C$ ,  $C_L = 15 \text{ pF}$ , and input rise and fall times = 20 ns Typical Temperature Coefficient for all values of  $V_{DD} = 0.3 \text{ %}/^{\circ}C$  (See Appendix for Waveforms)

		IOLS CONDITIONS			LIMIT	S		
CHARACTERISTICS	SYMBOLS			CD4019	AD, CD4	019AK	UNITS	NOTES
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.		
Presenting Dates Time	<sup>t</sup> PHL <sup>,</sup>		5	-	100	225		1
Propagation Delay Time:	<sup>t</sup> PLH		10	-	50	100 <sup>●</sup>	ns	
Transition Time	<sup>t</sup> THL <sup>,</sup>		5	-	100	200		1
	<sup>t</sup> TLH		10	-	40	65 <sup>●</sup>	ns	
		All A and B	Inputs	-	5		- 5	
Input Capacitance	с <sub>і</sub>	K <sub>A</sub> and K <sub>B</sub> Inputs			12	-	pF	_

Limits with black dot (=) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD 4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. NOTE 1: Test is a one input one output only.





Fig. 5- Typ. dissipation characteristics (per output).







Fig. 6-Quiescent device current test circuit.





# **Digital Integrated Circuits**

**Monolithic Silicon** 

# High-Reliability Slash(/) Series CD4020A/...



### High-Reliability COS/MOS 14-Stage Ripple-Carry Binary Counter/Divider

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features

- Medium speed operation.....7 MHz (typ.) at V<sub>DD</sub> V<sub>SS</sub> = 10 V
- Low "high" and "low" -level output impedance.....  $1000\Omega$  (typ.) at  $V_{DD} = V_{SS} = 10 \text{ V}$
- MSI complexity on a single chip. . . . . 14 fully static, master-slave stages

RCA CD4020A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. CD4020A types consist of a pulse input shaping circuit, reset line driver circuitry, and 14 ripple-carry binary counter stages. Buffered outputs are externally available from stages 1, and 4 through 14. The counter is reset to its "all zeroes" state by a high level on the reset inverter input line. Each counter stage is a static master-slave flip-flop.

The counter is advanced one count on the negative-going transition of each input pulse. These devices are electrically and mechanically identical with standard COS/MOS types CD4020A described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to

 COS/MOS gate-input loading at both Reset and Input-pulse lines

#### Applications

Frequency-dividing circuits	
Time-delay circuits	

- Counter control
- Counting functions

RCA Designation	MIL-M-38510 Designation
CD4020A	MIL-M-38510/05603

meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA highreliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510.



Fig. 1-Logic diagram for 1 to 4 binary stages.

#### CD4020A Slash (/) Series

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4020A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	
DC Supply-Voltage Range:	0.5
$(V_{DD} - V_{SS}) \dots \dots$	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_1 < V_{DD}$
Recommended	·····
DC Supply-Voltage (V <sub>DD</sub> – V <sub>SS</sub> )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 <sup>o</sup> C



92CM-16014RI

Fig. 2-Schematic diagram of pulse shapers and 1 of 14 binary stages.

мво <b>l</b> - - - - - - - - - - - - - - - - - - -		EST ITION: V <sub>0</sub> Volta	S Volts 5 10 5 10 3 5 10 15 3 5 10	55° Min.        2.25• 4.99	C Max. 15 25° 75 250 0.55° 0.01 0.01  -	CD402 Min. - - - - - - - - - - 2.3•	20AD, CE 25°C Typ. 0.5 1 2.5 10 - 0 0 0	Max. 15 25 <sup>®</sup> 75 250 0.5 <sup>®</sup> 0.01 0.01 0.5 <sup>®</sup>		5°C Max. 900 500° 4500 5000 - 0.05 0.05 0.55°	υΝΙΤS μΑ μW V	0 T E S 1 -
D OL		V <sub>O</sub> Volts	Volts 5 10 5 10 3 5 10 15 3 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	Min.       2.25 <sup>®</sup>	Max. 15 25 <sup>•</sup> 75 250 0.55 <sup>•</sup> 0.01 0.01 - -		Typ. 0.5 1 2.5 10 - 0 0	15 25• 75 250 0.5• 0.01 0.01	Min. 	Max. 900 500 <sup>•</sup> 4500 5000 - 0.05 0.05	μW	S 1 _
D OL		Volts	Volts 5 10 5 10 3 5 10 15 3 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	     2.25 <sup>•</sup>	15 25• 75 250 0.55• 0.01 0.01 - -		0.5 1 2.5 10 - 0 0	15 25• 75 250 0.5• 0.01 0.01		900 500 <sup>•</sup> 4500 5000 - 0.05 0.05	μW	_
D OL			10 5 10 3 5 10 15 3 5		25 <sup>•</sup> 75 250 0.55 <sup>•</sup> 0.01 - -		1 2.5 10 - 0 0	25• 75 250 0.5• 0.01 0.01		500 <sup>•</sup> 4500 5000 - 0.05 0.05	μW	_
D OL			5 10 3 5 10 15 3 5	- - - - 2.25•	75 250 0.55• 0.01 0.01 - -		2.5 10 - 0 0	75 250 0.5 <sup>•</sup> 0.01 0.01	-	4500 5000 - 0.05 0.05	μW	_
OL			10 3 5 10 15 3 5	- - - 2.25 <sup>•</sup>	250 0.55• 0.01 0.01 - -	-	10 - 0 0	250 0.5 <sup>•</sup> 0.01 0.01	-	5000 - 0.05 0.05		-
OL			3 5 10 15 3 5	-  - 2.25•	0.55• 0.01 0.01 - -	-	- 0 0	0.5• 0.01 0.01	-	- 0.05 0.05		1
			5 10 15 3 5	  2.25 <sup>•</sup>	0.01 0.01 -	-	0	0.01 0.01	-	0.05	v	1
			10 15 3 5	  2.25•	0.01 - -	-	0	0.01	-	0.05	v	1
он			15 3 5	- 2.25•	-	-						1
он			3	2.25	-		-	0.5●		0.559		
он			5			2.3•	-			0.00-		
он				4.99	_			-	-	1		
	1		40			4.99	5	-	4.95	-	v	1
			10	9.99	-	9.99	10	-	9.95	-		
			15	-	-	14.5 <sup>9</sup>	-	-	14.45 <b>°</b>	-		
тн <sup>N</sup>	I <sub>D</sub> = -20	DμA	•	-0.7•	3•	0.7•	-1.5	-3•	0.3 <b>•</b>	-3 <b>•</b>	v	2
тнР	I <sub>D</sub> = 20 µ	μA		0.7	3•	0.7•	1.5	3•	0.3•	3•	v	
NL		0.8	5	1.5	-	1.5•	2.25	-	1.4	-		1
NL		1	10	3•	-	3 <b>•</b>	4.5	-	2.9•	-	v	
	1	4.2	5	1.4	_	1.5•	2.25	-	1.5	-		
NH		9	10	2.9 <sup>®</sup>	-	3.	4.5	-	3•	-	v	
		0.5	5	0.9	-	0.15	0.2	-	0.05	-		_
IDN 0.1	0.5	.5 10	0.185	-	0.3 <sup>●</sup>	0.4	-	0.105	-	mA	2	
		4.5	5	-0.11	-	-0.09 <sup>®</sup>	-0.25	-	-0.065	-		
DP	1	9.5	10	-0.25	-	-0.2	-0.5	-	0.14	-	mA	A 2
DF				-	1.5•	-	-	1.5 <sup>●</sup>	-	1.5 <b>°</b>	v	3
	<u> </u>				-		10	-	-	-	pA	-
	) <sup>P</sup> DF	p <sup>p</sup>	NH         4.2           9         9           0N         0.5           0.5         0.5           0.6         4.5           9.5         9.5           DF         100	$\begin{array}{c c}  & 1 & 1 \\  & 1 & 2 & 5 \\ \hline  & 9 & 10 \\ \hline  & 9 & 10 \\ \hline  & 0.5 & 5 \\ \hline  & 0.5 & 10 \\ \hline  & 0.6 & 5 \\ \hline  & 0.5 & 5 \\ \hline  & 0.5 & 10 \\ \hline  & 0.5 & 5 \\ \hline  & 0.5 & 10 \\ \hline  & 0.5 & 5 \\ \hline  & 0.5 & 10 \\ \hline  & 0.5 & 5 \\ \hline  & 0.5 & 10 \\ \hline  & 0.5 & 5 \\ \hline  & 0.5 & 10 \\ \hline  & 0.5 & 5 \\ \hline  & 0.5 & 10 \\ \hline  & 0.5 & 5 \\ \hline  & 0.5 & 10 \\ \hline  & 0.5 & 5 \\ \hline  & 0.5 & 10 \\ \hline  & 0.5 & 5 \\ \hline  & 0.5 & 10 \\ \hline  & 0.5 & 5 \\ \hline  & 0.5 & 10 \\ \hline  & 0.5 & 5 \\ \hline  & 0.5 & 10 \\ \hline  & 0.5 & 5 \\ \hline  & 0.5 & 10 \\ \hline  & 0.5 & 5 \\ \hline  & 0.5 & 10 \\ \hline  & 0.5 & 5 \\ \hline  & 0.5 & 10 \\ \hline  & 0.5 & 5 \\ \hline  & 0.5 & 10 \\ \hline  & 0.5 & 5 \\ \hline  & 0.5 & 10 \\ \hline  & 0.5 & 5 \\ \hline  & 0.5 & 10 \\ \hline  & 0.5 & 5 \\ \hline  & 0.5 & 10 \\ \hline  $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

# STATIC ELECTRICAL CHARACTERISTICS (All Inputs . . . $V_{SS} < V_1 < V_{DD}$ ) Recommended DC Supply Voltage 3 to 15 V

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or a one output only.

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = 25^{\circ}C$ ,  $C_L = 15 \, pF$ , and input rise and fall times = 20 ns except  $t_rCL$ ,  $t_fCL$ Typical Temperature Coefficient for all values of  $V_{DD} = 0.3\%/^{\circ}C$ . (See Appendix for Waveforms)

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS			LIMITS CD4020A CD4020A	UNITS	N O T	
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.		E S
CLOCKED OPERATION								
Brananstian Dalau Tima	tPHL/	*	5	-	450	600		
Propagation Delay Time	<sup>t</sup> ₽LH		10	-	150	225	ns	1
Transition Time	tTHL,		5	-	450	600	ns	1
	ΨLΗ		10	-	200	300 <sub>e</sub>		•
Minimum Clock Pulse Width	<sup>t</sup> WL <sup>,</sup>		5		200	335	ns	
	twH		10	-	70	125	113	
Clock Rise & Fall Time	t <sub>rCL</sub> ,		5	-	-	15		
	4CL		10	-	-	15 <sup>●</sup>	μs	1
Maximum Clock	4		5	1.5	2.5	-	MHz	
Frequency	fCL		10	4.	7	-	- WITZ	1
Input Capacitance	с <sub>I</sub>	Any Input		– .	5	-	pF	-
RESET OPERATION								
Propagation Delay Time:			5		2000	3000		<b>.</b>
	<sup>t</sup> PHL(R)		10	-	500	775	ns	
Minimum Reset	twH(R)		5	-	1800	2500		
Pulso Width		1	10		300	475	ns	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one input one output only.

\*Propagation Delay is from clock input to Q1 output.



Fig. 3-Min. n-channel drain characteristics.









Fig. 7-Typ. clock frequency vs. V DD









Fig. 10-Noise immunity test circuit.

Fig. 11-Reset noise immunity test circuit.



# Digital Integrated Circuits

High-Reliability Slash(/) Series CD4021A/...



# High-Reliability COS/MOS 8-Stage Static Shift Register

Asynchronous Parallel Input/Serial Output, Synchronous Serial Input/Serial Output For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment Special Features:

- Asynchronous parallel or synchronous serial operation under control of parallel/serial control-input
- Individual "jam" inputs to each register stage
- Master-slave flip-flop register stages
- Fully static operation.....DC to 5 MHz

RCA CD4021A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. CD4021A types are 8-stage parallel or serial-input/serial-output shift registers having common Clock and Parallel/Serial Control inputs, a single Serial Data input, and individual parallel "Jam" inputs to each register stage. Each register stage is a D-type, master-slave flip-flop. "Q" outputs are available from the sixth, seventh, and eighth stages.

When the parallel/Serial Control input is "low", data is -serially shifted into the 8-stage register synchronously with the positive-going transition of the Clock pulse. When the Parallel/Serial Control input is "high", data is Jammed into the 8-stage register via the parallel input lines asychronously with the clock line. Register expansion is possible using additional CD4021A packages.

These devices are electrically and mechanically identical with standard COS/MOS CD4021A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (*J*) Series, RCA will offer these circuits screened to MIL-M-38510 as shown in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series types."

RCA Designation	MIL-M-38510 Designation
CD4021A	MIL-M-38510/05704

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883

Applications:

- Asynchronous parallel input/serial output data queueing
- Parallel to serial data conversion
- General purpose register

Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with nigh-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4021A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	–65 to +150 <sup>o</sup> C
Operating-Temperature Range	–55 to +125 <sup>o</sup> C
DC Supply-Voltage Range:	
(V <sub>DD</sub> – V <sub>SS</sub> )	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_{I} \leq V_{DD}$
Recommended	
DC Supply-Voltage (V <sub>DD</sub> – V <sub>SS</sub> )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 <sup>o</sup> C


Fig. 1-Logic diagram and truth table.



92CM -17139RI

Fig. 2-One typical stage and its equivalent detailed circuit.



Fig. 3-Schematic diagram-CD4021A.



Fig. 4-Typ. clock frequency vs. VDD.



Fig. 5-Typ. propagation delay time vs. CL.

#### 

		LIMITS													
CHARACTERISTIC	SYMBOL		EST DITION	IS				CD4021	IAD, C	D4021	АК			UNITS	NOTES
			Vo	VDD		-55°	С		25°C			125°	C		
			Volts	Volts	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Тур.	Max.		
Quiescent Device	١L			5	-		5	-	0.5	5	-	-	300	μА	1
Current	-			10	-	-	10.	-	1	10.	-	-	200.		
Quiescent Deivce	PD			5	-		25	-	2.5	25	-		1500	μw	_
Dissipation/Package	. D			10	-	-	100	-	10	100	-	-	2000	μ.,	
				3	_	-	0.55.	-	-	0.5.	-		-		
Output Voltage:	VOL			5	-	-	0.01	=	0	0.01			0.05	l v	1
Low-Level	102			10	-	-	0.01	-	0	0.01	-		0.05		
				15	-	-	_			0.5.	-	-	0.55.		
				3	2.25	-	-	2.3.	-	-	4.95			{	
High-Level	VOH			5 10	4.99	-		4.99 9.99	5 10	-	9.95	=		· · ·	1
				15	9.99	-	-	14.5.	-	-	14.45				
Threshold Voltage:												<u> </u>			
N-Channel	VTHN	· = _	20 µA		-0.7.	-1.7	-3.	-0.7.	-1.5	-3.	-0.3.	-1.3	-3.	v	2
P-Channel	VTHP	ID = 3	20 µA		0.7.	1.7	3.	0.7.	1.5	3.	0.3.	1.3	3.	v	2 <sup>2</sup>
Noise Immunity	N.		0.8	5	1.5	-	-	1.5.	2.25	-	1.4	-	-	v	
(All Inputs)	VNL		1.0	10	3.	-	-	3.	4.5		2.9	-	-	v	1
For Definition,	N.		4.2	5	1.4	-		1.5.	2.25		1.5	-	-	v	
See Appendix in SSD-207	V <sub>NH</sub>		9.0	10	2.9.		-	3.	4.5	-	3.	-	-	v	
Output Drive Current:			0.5	5	0.15	-	_	0.15.	0.3	-	0.085	_	-		
N-Channel	IDN		0.5	10	0.31	-	-	0.25.	0.5	-	0.175	-	-	mA	2
P-Channel	IDP		4.5	5	-0.1	-	-	-0.08.		-	-0.055	-	-	mA	-
	יטי		9.5	10	-0.25	-	-	-0.20.	-0.44	-	-0.14	-	-		
Diode Test 100 µA Test Pin	V <sub>DF</sub>			-	-	-	1.5.	-	-	1.5•	•	-	1.5.	v	3
Input Current	4				-	-	-	-	10	-	-	-	-	pА	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix,

and for Operating Considerations, see Appendix.







					LIMITS	3		
CHARACTERISTICS	SYMBOL	TEST CONI		CD40	021AD, CI	UNITS	NOTES	
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.	]	
Propagation Delay Time**	tPHL,		5	_	300	750	ns	1
Propagation Delay Time	<sup>t</sup> PLH		10	-	100	225.	115	
<b>- -</b> .	tTHL,		5	-	150	300		
Transition Time	<sup>t</sup> TLH		10	-	75	125.	ns	-
Minimum Clock Pulse	twL =		5	_	200	500		
Width	tWH		10	-	100	175	ns	-
Minimum High-Level			5	-	200	500		
Parallel/Serial Control Pulse Width	<sup>t</sup> WH (P/S)		10	-	100	175		_
Clock Rise &	*t <sub>r</sub> CL =		5	_	-	15		
Fall Time	tfCL		10	-	-	15.	μs	1
			5	-	100	350		
Set-Up Time			10	-	50	80	ns	_
Maximum Clock	6		5	1	2.5	-	MHz	1
Frequency	<sup>f</sup> CL		10	3.	5	-	- MHZ	
Input Capacitance	CI	Any Input		-	5	-	pF	-

# DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C, $C_L = 15 \text{ pF}$ and input rise and fall times = 20 ns except trCL, trCL Typical Temperature Coefficient for all values of $V_{DD} = 0.3\%^{\circ}$ C. (See Appendix for Waveforms

Limits with black dot (•) designate 100% testing. Refer to RIC-1028 "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

\*\*From Clock or Parallel/Serial Control Input

NOTE 1: Test is a one input one output only

 If more than one unit is cascaded in a parallel clocked operation t<sub>f</sub>CL should be made less than or equal to the sum of the fixed propagation delay time at 15pF and the transition time of the output driving stage for the estimated capacitive load.



## Solid State Division

**Digital Integrated Circuits** Monolithic Silicon High-Reliability Slash(/) Series CD4022A/...



### **High Reliability COS/MOS Divide-By-8 Counter/Divider** with 8 Decoded Outputs

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

Medium speed operation......5 MHz (typ.) at VDD-VSS = 10 V

**RCA Designation** 

CD4022A

- MSI complexity on a single chip
- Divide by N counting; N = 2 to 8 with one CD4022A plus one CD4001A, package

Applications:

- Binary counting/decoding
- Binary frequency division
- Binary counter control/timers

MIL-M-38510 Designation

MIL-M-38510/05604

RCA CD4022A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. CD4022A types consist of a 4-stage divide-by-8 Johnson counter, associated decode output gating, and a carry-out bit. The counter is cleared to its zero count by a "high" reset signal. The counter is advanced on the positive clock-signal transition provided the clock enable signal is "low".

Use of the Johnson divide-by-8 counter configuration permits high-speed operation, 2-input decode gating, and spike-free decoder outputs. Anti-lock gating is provided, thus assuring proper counting sequence. The 8 decode gating outputs are normally "low" and go "high" only at their respective decoded time slot. Each decode gate output remains "high" for one full clock cycle. The carry-out signal completes one cycle every 8 clock-input cycles and is used as a ripple-carry signal to directly clock a succeeding counter package in a multi-package counting system. These devices are electrically and mechanically identical to standard COS/MOS CD4022A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510.





The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4022A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	–55 to +125 °C
DC Supply-Voltage Range:	
(V <sub>DD</sub> – V <sub>SS</sub> )	–0.5 to +15 V
Device Dissipation (Per Package)	
All Inputs	$v_{SS} \leq v_I \leq v_{DD}$
Recommended	
DC Supply-Voltage ( $V_{DD} - V_{SS}$ )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 <sup>o</sup> C



Fig. 3-Typ, propagation delay time vs. CL for decoded outputs.



Fig. 4-Typ. propagation delay time vs. CL for carry output.



Fig. 5-Typ. transition time vs. CL for decoded outputs.

.

#### 

CHARACTERISTIC	SYMBOL		ST				CD40	LIMI 22AD,		22AK		UNITS	NOTE
CHANAGIZMONO					55°C		25°C				5°C		
			-			Max.	Min.		Max.	Min.	Max.		
								0.5	5		300		
Quiescent Device Current	, <sup>1</sup> L			5 10	-	5 10.	-	0.5 1	10.	-	200.	μΑ	2
Quiescent Device Dissipation/Package	PD			5 10		25 100	-	2.5 10	25 100		1500 2000	μw	
Dissipation/Package						_		· · · ·			2000	<u> </u>	
				3		0.55.		-	0.5.	-	0.05		
Output Voltage:	VOL			5 10		0.01	-	0	0.01	-	0.05	l v	1
Low-Level				15	-			-	0.5		0.55.		
				3	2.25.		2.3.						
				5	4.99		4.99	5		4.95			
High-Level	∨он			10	9.99	_	9.99	10		9.95	-	V	1
				15	-		14.5.		-	14.45.	-	t	
Threshold Voltage: N-Channel	VTHN	In = -	20 µA	<b>}</b>	-0.7.	-3.	-0.7.	-1.5	-3.	-0.3.	-3.	v	
P-Channel	VTHP	<u> </u>   <u> </u>   <u> </u>   <u> </u>   <u> </u>			0.7.	3.	0.7.	1.5	3.	0.3.	3.		2
Noise Immunity			0.8	5	1.5	_	1.5.	2.25	-	1.4	_		
(All Inputs)	VNL		1.0	10	3.		3	4.5	-	2.9	-	V	
			4.2	5	1.4		1.5.	2.25	-	1.5		1	1
	V <sub>NH</sub>		9.0	10	2.9.	_	3.	4.5	-	3.	-		
Output Drive		Decoded	0.5	5	0.062		0.05.	0.15	-	0.035			
Current		Outputs	0.5	10	0.12	-	0.1.	0.3	-	0.07		mA	
N-Channel	I <sup>DN</sup>	Carry	0.5	5	0.185		0.15.	0.5	-	0.105		-	
N-Channel		Outputs	0.5	10	0.375	-	0.3.	1	-	0.21	-	1	2
		Decoded	4.5	5	-0.038	-	-0.03	-0.075	-	-0.021	-	1	1 1
P-Channel	IDP	Outputs	9.5	10.	-0.12		-0.1.	-0.15	-	-0.035	-	]	
	יסי	Carry	4.5	5	-0.185	-	-0.15		-	-0.105			
		Outputs	9.5	10	-0.375		-0.3.	-0.8	-	-0.21	-	1	
Diode Test 100 μA Test Pin	-			-	-	1.5.	-	-	1.5.	-	1.5.	v	3
Input Current	4					-	-	10	-	-		pА	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD400CA Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs. Note 2: Test is either a one input or a one output only.

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^{\circ}$ C,  $C_L = 15 \text{ pF}$ , and input rise and fall times 20 ns except trCL, trCL

Typical Temperature Coefficient for all values of VDD = 0.3%/°C.

					LIMITS			1
CHARACTERISTICS	SYMBOL	TEST CON	DITIONS	CD402	2AD, CD4	022AK	UNITS	NOTES
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.		
CLOCKED OPERATION								
Propagation Delay Time:	<b>ta</b>		5	-	325	1000	ns	
Carry-Out Line	tPHL =		10	-	125	250.	115	1
Decode Out Lines	tPLH		5	-	400	1200	ns	1 '
	4 L N		10	-	200	400		
Transition Time:			5	_	85	300	ns	
Carry-Out Line	tthL =		10	-	50	100	115	
	<sup>t</sup> TLH		5	-	300	900	ns	
Decode-Out Lines			10	-	125	250		L
Minimum Clock	twL ≂		5	-	250	500	ns	
Pulse Width	twh		10	-	85	170		
Clock	<sup>t</sup> rCL <sup>=</sup>		5	-	-	15	μs	1
Rise & Fall Time	tfCL		10	-	-	15.	μις	
			5	350	175	-		
Clock Enable Set-Up Time			10	150	75	-	ns	[
Maximum Clock			5	1	2.5	-		
Frequency	fCL		10	3.	5	-	MHz	1
Input Capacitance	CI	Any Input		-	5	-	pF	
RESET OPERATION								
Propagation Delay Time:	tPHL =		5	- 1	300	900		
Carry-Out Line	<sup>t</sup> PLH		10	-	125	250	ns	
	1		5	-	500	1250		
Decade-Out Line			10	-	200	400	ns	
Minimum Reset Pulse	twL =		5	-	150	300		
Width	twh		10	-	75	150	ns	

Limits with black dot (•) designate 100% testing. Refer to RIC-1028 "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. NOTE 1: Test is a one-input, one-output only.



Fig. 6-Typ. transition time vs. CL for carry output.



Fig. 7-Typical clock frequency vs. VDD.



Fig. 8-Typical dissipation characteristics.



Fig. 9-Quiescent device current test circuit.



Fig. 10-Noise immunity test circuit.



Fig. 11-Clock line test set-up.



Fig. 12-Clock enable and set-up time test circuit.



Fig. 13-Reset propagation delay time and minimum reset pulse duration.



Digital Integrated Circuits Monolithic Silicon

### High-Reliability Slash(/) Series CD4024A/...



### High-Reliability COS/MOS 7-Stage Binary Counter

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Medium speed operation.....7MHz (typ.) input pulse rate at VDD-VSS = 10 V
- Low "high" and "low" level output impedance.....700 $\Omega$  and 500 $\Omega$  (typ.), respectively at VDD–VSS = 10 V
- Logic block complexity on a single chip.....each output accessible and resettable
- Static counter operation—counter retains state indefinitely with input pulse level "low" or "high"
- COS/MOS gate input loading on both reset and input-pulse lines

RCA CD4024A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4024A types consist of an input-pulse-shaping circuit, reset-line driver circuitry, and seven binary counter stages. The counter is reset to "zero" by a high level on the reset input. Each counter stage is a static master-slave flip-flop. The counter state is advanced one count on the negative-going transition of each input pulse. These devices are electrically and mechanically identical to standard COS/MOS CD4024A types described in data bulletin 503 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical. mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510.

Applications:

- Frequency-dividing circuits.
- Time-delay circuits
- Counter control
- D/A counter and switch on one chip

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4024A "Slash (/) Series types are supplied in 14-lead

dual-in-line ceramic packages ("D" suffix), 14-lead ceramic



MIL-M-38510 Designation

Fig. 1-Functional diagram for CD4024AD, AK.

**RCA** Designation

CD4024A

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	
DC Supply-Voltage Range:	
$(V_{DD} - V_{SS})$	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$v_{SS}{\leq}v_I{\leq}v_{DC}$

Recommended		
DC Supply-Voltage (V <sub>DD</sub> – V <sub>SS</sub> )	3 to 15	v
Recommended		
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>	
Lead Temperature (During Soldering)		
At distance 1/16" ± 1/32"		
(1.59 ± 0.79 mm) from case		
for 10 s max	+265	°C







Fig. 3-Min. N-channel drain characteristics.







Fig.5- Logic block diagram (pulse shaper and 1 binary stage).



Fig. 6- propagation delay time vs. CL.



Fig. 7- Typ. transition time vs. CL.



Fig. 8- Typ. dissipation characteristics.



Fig. 9-Typ. input pulse frequency vs. VDD.

### 

CHARACTERISTIC	SYMBOL		EST	IS				CD40	LIN 24AD,	IITS CD40	24AK			UNITS	NOTES
		00.0	Vo	VDD		–55°			25°C			125°	-		
			Volts	Volts	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
Quiescent Device Current	L			5 10	-		5 10.		0.5 1	5 10.	-	-	300 200,	μΑ	2
Quiescent Device	PD			5		-	25	-	2.5	25	-	-	1500	μw	
Dissipation/Package				10	-		100	-	10	100	-	-	2000	·	ļ
Output Voltage:	N		0	3			0.55.	-	-	0.5.			- 0.05		
Low-Level	VOL			10	-	-	0.01	-	0	0.01	-		0.05		1
			0	15	-	-	-	-	-	-	-	-	0.55.		
High-Level			3	3	2.25.	-	-	2.3.	-	-	-	-	-		
	v <sub>oн</sub>			5	4.99	-	-	4.99	5	-	4.95		-	-	1
	∙он			10	9.99	-	-	9.99	10	-	9.95	-	-		
			15	15	-	-	-	14.5.	-	-	14.45.	-	-		
Threshold Voltage: N-Channel	V <sub>TH</sub> N	In =	-20 µA		-0.7 •	-1.7	-3 •	-0.7•	-1.5	-3 •	-0.3 •	-1.3	.3 •	v	
P-Channel	VTHP		20 µA		0.7 •	1.7	3•	0.7 •	1.5	3.	0.3 •	1.3	3 •	v	2
Noise Immunity		_	0.8	5	1.5	_	_	1.5.	2.25	-	1.4.	-			
(All Inputs)	VNL		1.0		3.		-	3.	4.5	-	2.9.	-		V	
	N	1	4.2	5	1.4	-	-	1.5.	2.25	-	1.5.	-	-		1
	V <sub>NH</sub>		9.0	10	2.9.	-	-	3.	4.5	-	3.	-	-	v	
Output Drive Current:	IDN		0.5	5	0.31	-	-	0.25.	0.5	_	0.175	-	-	mA	
N-Channel			0.5	10	0.62	-	-	0.5.	1	-	0.35	-	-		2
P-Channel	IDP		4.5	5	-0.19		-	-0.15.			-0.105		-	mA	<b>1</b>
			9.5	10	-0.45	-		-0.35.	-0.7	-	-0.25	-	-		
Diode Test 100 µA Test Pin	-					-	1.5.	-	-	1.5.	-	-	1.5.	v	3
Input Current	lj –				-	-	-	-	10	-	-	-	-	pА	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs. Note 2: Test is either a one input or a one output only.



Fig. 10- Quiescent device current test circuit.

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^{\circ}$ C,  $V_{SS} = 0V$ ,  $C_L = 15pF$ , and input rise and fall times = 20ns, except t<sub>7</sub> $\phi$  and t<sub>7</sub> $\phi$ . Typical Temperature Coefficient for all values of  $V_{DD} = 0.3\%^{\circ}$ C. (See Appendix for Waveforms)

					LIMITS		l	
CHARACTERISTICS	SYMBOL	TEST CON	TEST CONDITIONS VDD (Volts)		4AD, CD4	UNITS	NOTES	
					Тур.	Max.		
$\phi$ INPUT OPERATION								
Propagation Delay Time*	tPHL,		5	-	175	350		
Propagation Delay Time	<sup>t</sup> PLH		10	-	80	150 <sup>●</sup>	ns	1
Transition Time	t <sub>THL</sub> ,		5	-	175	225		
Transition Time	<sup>t</sup> TLH		10	-	80	150 <sup>●</sup>	ns	1
Minimum Input-	twL,		5	-	200	330	ns	
Pulse Width	twн		10	-	140	125	115	
Input Pulse	t <sub>r</sub> φ		5	_		15		1
Rise & Fall Time	t <sub>f</sub> φ		10	-		10 .	μs	
Maximum Input Pulse	fΦ		5	1.5	2.5	-	MHz	1
Frequency	tΨ		10	4 •	7	-		'
Input Capacitance	CI	Any Input		_	5	-	pF	
RESET OPERATION								
			5	-	500	700		
Propagation Delay Time	<sup>t</sup> PHL(R)		10	-	250	350	ns	
Minimum Reset			5.	_	375	500		
Pulse Width	<sup>t</sup> WH(R)		10	-	200	300	ns	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. NOTE 1: Test is a one-input, one-output only. \* Propagation delay time is from clock input to Q1 output.



Fig. 11-Noise Immunity test circuit.



Fig. 12- Reset noise immunity test circuit.



Digitial Integrated Circuits Monolithic Silicon High-Reliability 'Slash' (/) Series CD4026A/... CD4033A/...



### High-Reliability COS/MOS Decade Counters/Dividers

With Decoded 7-Segment Display Outputs and:

Display Enable – CD4026A Ripple Blanking – CD4033A

#### Special Features:

- Counter and 7-segment decoding in one package
- Ideal for low-power displays
- Easily interfaced with 7-segment display types
  - Fully static counter operation: DC to 2.5 MHz (typ.)
- Display Enable Output (CD4026A)
- "Ripple Blanking" and Lamp Test (CD4033A)

RCA CD4026A and CD4033A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4026A and CD4033A each consists of a 5-stage Johnson decade counter and an output decoder which converts the Johnson code to a 7-segment decoded output for driving each stage in a numerical display.

These devices are particularly advantageous in display applications where low power dissipation and/or low package counter are important.

Inputs common to both types are Clock, Reset, and Clock Enable; common outputs are carry out and seven decoded outputs (a, b, c, d, e, f, g). Additional inputs and outputs for the CD4026A include Display Enable input and Display Enable and Ungated "C-segment" outputs. Signals peculiar to the CD4033A are Ripple-Blanking and Lamp Test inputs and a Ripple-Blanking output.

A "high" Reset signal clears the decade counter to its zero count. The counter is advanced one count at the positive clock signal transition if the Clock Enable signal is "low". Counter advancement via the clock line is inhibited when the Clock Enable signal is "high". Antilock gating is provided on the Johnson counter, thus assuring proper counting sequence. The Carry-Out ( $C_{out}$ ) Signal completes one cycle every ten clock input cycles and is used to directly clock the succeeding decade in a multidecade counting chain.

The seven decoded outputs (a, b, c, d, e, f, g) illuminate the proper segments in a seven segment display device used for

### Applications:

- Decade counting/7-segment decimal display
- Frequency division/7-segment decimal displays
- Clock/watches/timers (e.g. ÷ 60, ÷ 60, ÷ 12 counter/display)
- Counter/display driver for meter applications

representing the decimal number 0 to 9. The 7-segment outputs go "high" on selection in the CD4033A; in the CD4026A these outputs go "high" only when the Display Enable IN is "high".

#### CD4026A

When the Display Enable IN is "low" the seven decoded outputs are forced "low" regardless of the state of the counter. Activation of the display only when required results in significant power savings. This system also facilitates implementation of display-character multiplexing.

The Carry Out and ungated "C-segment" signals are not gated by the Display Enable and therefore are available continuously. This feature is a requirement in implementation of cettain divider functions such as divide-by-60 and divide-by-12.

#### CD4033A

The CD4033A has provisions for automatic blanking of the non-significant zeros in a multi-digit decimal number which results in an easily readable display, consistent with normal writing practice. For example, the number 0050.07000 in an eight digit display would be displayed as 50.07. Zero

001PUTS

vss CD4033A

CLOC

suppression on the integer side is obtained by connecting the RB1 terminal of the CD4033A associated with the most significant digit in the display to a "low-level" voltage and connecting the RB0 terminal of that stage to the RB1 of the CD4033A in the next-lower significant position in the display. This procedure is continued for each succeeding CD4033A on the integer side of the display.

On the fraction side of the display the RB1 of the CD4033A associated with the least significant bit is connected to a "low level" voltage and the RB0 of the CD4033A is connected to the RB1 terminal of the CD4033A in the next more-significant-bit position. Again, this procedure is continued for all CD4033A's on the fraction side of the display.

In a purely fractional number the zero immediately preceding the decimal point can be displayed by connecting the RB1 of that stage to a "high level" voltage (instead of the RB0 of the next more-significant-stage). For Example: optional zero  $\rightarrow$  0.7346.

Likewise, the zero in a number such as 763.0 can be displayed by connecting the RB1 of the CD4033A associated with it to a "high level" voltage.

Ripple blanking of non-significant zeroes provides an appreciable savings in display power.

The CD4033A has a "Lamp Test" input which, when connected to a "high level" voltage, overrides normal decoder operation and enables a check to be made on possible display malfunctions by putting the seven outputs in the "high" state.

These devices are electrically and mechanically identical with standard COS/MOS CD4026A and CD4033A types described in data bulletin 503 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4026A and CD4033A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).





#### 



Fig. 3 – CD4026A timing diagram.





### MAXIMUM RATINGS, Absolute-Maximum Values:

Storage Temperature Range	
DC Supply-Voltage Range:	
(V <sub>DD</sub> – V <sub>SS</sub> )	–0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$v_{SS} \leq v_I \leq v_{DD}$
Recommended	
DC Supply-Voltage ( $V_{DD} - V_{SS}$ )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 <sup>o</sup> C



Fig. 5— Min. & typ. P-channel segment drain characteristics @ VDD = 3.5 & 5 V.



Fig. 6—Min. & typ. P-channel segment drain characteristics @ VDD = 10 & 15 V.



Fig. 7-Typ. P-channel drain characteristics at a function of temp.





#### STATIC ELECTRICAL CHARACTERISTICS (All inputs ..... $V_{SS} \leq V_I \leq V_{DD}$ (Recommended DC Supply Voltage (VDD - VSS) ...... 3 to 15 V)

		1							LIMI	rs				l	
CHARACTERISTIC	SYMBOL		EST NITION	IS				CD4020 CD403	3AD, C	D4033				UNITS	NOTES
		1	٧o	VDD		–55°C			25°C	;		125°	C	]	
				Volts	Min.	Тур.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
Quiescent Device Current	IL.			5		1	5 10.	1 1	0.5 1	5 10.		1 1	300 200	μΑ	1
Quiescent Device Dissipation/Package	PD			5	-		25 100		2.5 10	25 100	-		1500 2000	μw	
Output Voltage:				3	-	-	0.55.		- 0	0.5.	-				
Low-Level	VOL			10	-	-	0.01	-	0	0.01	-		0.05	v	1
				15	-	-	-	-	-	0.5.	-	-	0.55.		
				3	2.25.	-	-	2.3.	- 5	-	4.95	-	-		1
High-Level	VOH			10 15	9.99	-	-	9.99	10	-	9.95	-	-	1 *	
		ļ		15	-			14.5.	-		14.45.	-	-		
Threshold Voltage: N-Channel	V <sub>TH</sub> N	I <sub>D</sub> = -	10 µA		-0.7.	-1.7	-3.	-0.7.	-1.5	-3.	-0.3.	-1.3	-3.	v	2
P-Channel	VTHP	I <sub>D</sub> = 1	0 μΑ		0.7.	1.7	3.	0.7.	1.5	3.	0.3.	1.3	3.	v	-
Noise Immunity (All Inputs)	V <sub>NL</sub>		0.8 1.0	5 10	1.5	-		1.5.	2.25 4.5	-	1.4	-		v	
For Definition, See Appendix in SSD-207	v <sub>NH</sub>		4.2 9.0	5 10	1.4 2.9 <b>.</b>	-		1.5 <b>.</b> 3.	2.25 4.5	-	1.5 3.	-		v	1
Output Drive		Decoded Outputs	0.5	5 10	0.15	-		0.12.	0.24 0.5	-	0.09		-	1	2
N-Channel	IDN	Carry	0.5	5	0.12	-	1	0.15	0.4	1	0.1	-	-	mA	
		Output	0.5	10	0.45	-	-	0.35	1	-	0.25	-	-		
		Decoded Outputs		5 10	-0.21 -0.45	-		-0.14.	0.28 -0.6		-0.1 -0.22	-	-	{	2
P-Channel	1DP	Carry	4.5 9.5	5	-0.12 -0.45	-		-0.15 -0.35	-0.4 -1	-	-0.1	=	-	mA	
Diode Test 100 µA	-	Sarbar	3.5			-	- 1.5.		-	- 1.5.	-	_	1.5.	v	3
Input Current	- <u>1</u>				-	_		-	10	_				pА	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs. Note 2: Test is either a one input or one output only.



Fig. 9-Typ. propagation delay time vs. CL for carry outputs.



Fig. 10-Typ. transition time vs. CL for decoded outputs.

DYNAMIC ELECTRICAL CHARACTERISTICS AT T<sub>A</sub> = 25°C, V<sub>SS</sub> = OV, C<sub>L</sub> = 15pF, and input rise and fall times - 20 ns, except trCL and trCL. Typical Temperatuer Coefficient for all values of VDD = 0.3%/°C. (See Appendix for Waveforms)

					LIMITS			
CHARACTERISTICS	SYMBOL	TEST COND			6AD, CD4 3AD, CE4		UNITS	NOTES
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.		
CLOCKED OPERATION								
Propagation Delay Time:			5	-	350	1000		
Carry Out Line	TPHL		10	-	125	250.	ns	1
Decode Out Lines	tPLH		5	-	600	1700	ns	1 '
	****		10	-	250	500		
Transition Time:			5	- 1	100	300	ns	
Carry Out Line	_ <sup>t</sup> THL		10	-	50	150	115	ļ
Decode Out Lines	ן <sub>לדג</sub> ו		5	-	300	900	ns	
	1111		10	-	125	350		
Minimum Clock	tWL		5	-	200	300	ns	
Pulse Width	twH		10	-	100	170	lis	
Clock Rise & Fall Time	trCL		5	-	-	15		1
	tfCL		10	-		15.	μs	
Clock Enable Set-Up			5	-	175	500		
Time	1		10	-	75	200	ns	
Maximum Clock	f.a.	Measured with	5	1.5	2.5	-	MHz	1.
Frequency	fCL	Respect to Carry Out Line	10	3.	5	-	MITZ	1
Input Capacitance	CI	Any Input		-	5	-	pF	
RESET OPERATION								
Propagation Delay Time:			5	-	350	1000		
To Carry Out Line	1	1	10		125	125	ns	1
To Decode Out Lines	<sup>t</sup> PHL(R)		5	-	550	1400		
To Decode Out Lines			10	-	240	500	ns	
Reset Pulse Width	••••••		5	-	200	330		]
ווכפכו ד עופס אאומנח	<sup>t</sup> WH(R)		10	-	100	165	ns	
Reset Removal Time			5	-	300	750		
	1	1 .	10	-	100	225	ns	1

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one input, one output only.





Fig. 12-Max. input clock frequency vs. VDD.



Fig. 13-Typ. dissipation characteristics.



Fig. 14-Quiescent device current test circuit.



Fig. 15-Noise immunity test circuit.



Digital Integrated Circuits

### High-Reliability Slash(/) Series CD4027A/...



### High-Reliability COS/MOS Dual J-K Master-Slave Flip Flop

With Set/Reset Capability For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Static flip-flop operation.....retains state indefinitely with clock level either "high" or low"
- Medium speed operation.....8 MHz (typ.) clock toggle rate at VDD-VSS = 10 V
- Low "high"-and "low" output impedance.....700Ω and 300Ω, respectively, at VDD-VSS = 10 V

### Applications:

### Registers, counters, control circuits

RCA CD4027A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4027A is a single monolithic chip integrated circuit containing two identical complementary-symmetry "J-K" master-slave flip-flops. Each flipflop has provisions for individual "J" "K", "Set", "Reset", and "Clock" input signals. Buffered "Q" and "Q" signals are provided as outputs. This input-output arrangement provides for compatible operation with the RCA CD4013A dual "D" type flip-flop.



The CD4027A is useful in performing control, register, and toggle functions. Logic levels present at the "J" and "K" inputs along with internal self-steering control the state of each flip-flop; changes in the flip-flop state are synchronous with the positive-going transition of the "clock" pulse. Set and reset functions are independent of the clock and are initiated when a "high"-level signal is present at either the "Set" or "Reset" input.

These devices are electrically and mechanically identical to standard COS/MOS CD4027A types described in data bulletin 503 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA High-Reliability "Slash" (/) series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series types."

RCA	Designation
C	D4027A

#### MIL-M-38510 Designation MIL-M-38510/05102

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4027A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

-	
Storage-Temperature Range	–65 to +150 <sup>o</sup> C
Operating-Temperature Range	–55 to +125 <sup>o</sup> C
DC Supply-Voltage Range:	
$(V_{DD} - V_{SS}) \dots \dots \dots \dots \dots$	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$v_{SS} \leq v_I \leq v_{DD}$
Recommended	
DC Supply-Voltage (V <sub>DD</sub> – V <sub>SS</sub> )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max.	+265 °C



Fig. 2-Schematic diagram for one of two identical J-K flip flops.

### 

					LIMITS									
CHARACTERISTIC	SYMBOL			IS		С	D4027	AD, CD	4027 <i>A</i>	к		UNITS	NOTES	
					–55°C 25°C 125°C									
			V <sub>O</sub> Volts		Min.	Max.	Min.	Typ.	Max.	Min.	Max.			
Quiescent Device	۱L			5	-	1	-	0.005	1	-	60	μА	1	
Current	۲ <b>L</b>			10	-	2.	-	0.005	2.	-	40•			
Quiescent Device	P			5		5	-	0.025	5		300	μw	l _	
Dissipation/Package	PD			10	-	20	-	0.05	20	-	400	μνν	-	
				3		0.55	-	-	0.5.					
Output Voltage	Vol			5	-	0.01	-	0	0.01		0.05	v	1	
Low-Level	VOL			10	-	0.01	-	0	0.01	-	0.05	_ ·	'	
1				15			-	-	0.5	-	0.55			
High-Level					3	2.25	-	2.3.	-		-	-		
				5	4.99	-	4.99	5	-	4.95	-	V	1	
	VOH		1	10	9.99		9.99	10		9.95	-	ľ		
					15	-	-	14.5	-	-	1445.	-	]	
Threshold Voltage:														
N-Channel	VTHN	ID = -	10 µA		-0.7•	-3•	·0.7•	-1.5	-3.	-0.3	-3•	V	2	
P-Channel	VTHP	ID = .	10 µA		0.7.	3.	0.7•	1.5	3.	0.3	3.	V	-	
Noise Immunity	V		0.8	5	1.5	-	1.5	2.25	-	1.4	-	v		
(All Inputs)	VNL		1.0	10	3.	-	3.	4.5	-	2.9	-	v	1	
For Definition,	VNH		4.2	5	1.4		1.5.	2.25	-	1.5		V		
See Appendix	₹NH		9.0	10	2.9•	-	3.	-	-	3.	-			
Output Drive Current:			0.5	5	0.63	-	0.5•	1	_	0.33	_			
N-Channel	IDN		0.5	10	1.25		1.0•	2.5	-	0.7	-	mA	2	
P-Channel			4.5	5	-0.31	-	-0.25	-0.5	-	-0.175		mA		
	۱DP		9.5	10	-0.8		-0.65	-1.3	-	-0.45	-	mA		
Diode Test 100 µA Test Pin	-					1.5•	-	-	1.5•	-	1.5•	v	Ĵ	
Input Current	ų				-	-	-	10	-	-	-	pА	-	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs. Note 2: Test is either a one input or one output only.





Fig. 4—Min. P-channel drain characteristics.

					LIMITS			
CHARACTERISTICS	SYMBOL	TEST CONDITIONS		CD402	7AD, CD4	027AK	UNITS	NOTES
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.		
Propagation Delay Time	<sup>t</sup> PHL, <sup>t</sup> PLH		5 10		150 75	300 110	ns	1
Transition Time	tTHL, tTLH		5 10		75 50	125 70	ns	1
Minimum Clock Pulse Width	t <sub>WL</sub> ,		5 10	-	165 65	330 110	ns	
Clock Rise & Fall Time	tWH trCL, tfCL		5 10	-		15 5•	μs	1
Set-Up Time			5		70 25	150 50	ns	_
Maximum Clock Frequency (toggle mode)	fCL		5 10	1.5 4.5•	3		MHz	1
Input Capacitance	CI		-	_	5.	-	pF	
SET & RESET OPERATION			•			·		
Propagation Delay Time	<sup>t</sup> PHL(R), <sup>t</sup> PLH(S)		<u>5</u> 10	-	175 75	225 110	ns	
Minimum Set and Reset Pulse Widths	<sup>t</sup> WH(S), <sup>t</sup> WL(R)		5 10	-	125 50	200 80	ns	1 -

Dynamic Electrical Characteristics at  $T_A = 25^{\circ}$ C,  $V_{SS} = 0$ V,  $C_L = 15$ pF, and input rise and fall times = 20 ns, except trCL and trCL. Typical Temperature Coefficient for all values of  $V_{DD} = 0.3\%$ °C. (See Appendix for Waveforms)

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. NOTE 1: Test is a one input one output only.

 If more than one unit is cascaded in a parallel clocked operation, t<sub>p</sub>CL should be made less than or equal to the sum of the fixed propagation delay time at 15 pF and the transition time of the output driving stage for the estimated capacitive load.





Fig. 5- Typ. propagation delay time vs. CL.

Fig. 6- Typ. transition time vs. CL.















Fig. 11-Noise-immunity test circuit.



CL	J	к	S	R
0	1	ł	0	1
0	0	0	1	- I
0	0	0	ł	0
1	0	0	I	0
			9	205-19096

Fig. 10-Quiescent device current test circuit.



### **Digital Integrated Circuits**

**Monolithic Silicon** 

## High-Reliability Slash(/) Series CD4028A/...



D C B A O 1 2 3 4 5 6 7 8 9

0 0 0 0 1 0 0 0 0 0 0 0

### **High-Reliability**

### **COS/MOS BCD-to-Decimal Decoder**

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- BCD to decimal decoding or binary to octal decoding
- High decoded output drive capability.....8 mA (typ.) sink or source
- "Positive Logic" inputs and outputs.....decoded outputs go "high" on selection
- Medium speed operation.....tTHL, tTLH = 30 ns (typ.) @ VDD = 10 V
- Applications:

Code conversion

- Indicator-tube decoder
- Address decoding—memory selection control

RCA CD4028A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4028A types are BCD-todecimal or binary-to-octal decoders consisting of pulse shaping circuits on all 4 inputs, decoding-logic gates, and 10 output buffers. A BCD code applied to the four inputs, A to D, results in a "high" level at the selected one of 10 decimal TABLE I – TRUTH TABLE

0 0

decoded outputs. Similarly, a 3-bit binary code applied to inputs A through C is decoded in octal code at output 0 to 7. A "high"-level signal at the D input inhibits octal decoding and causes inputs 0 through 7 to go "low". If unused, the D input must be connected to VSS. High drive capability is provided at all outputs to enhance dc and dynamic performance in high fan-out applications. All inputs and outputs are protected against electrostatic effects.

These devices are electrically and mechanically identical with standard COS/MOS CD4028A types described in data bulletin 503 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical,



The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (// Series Types".

The CD4028A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix). MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	–55 to +125 <sup>o</sup> C
DC Supply-Voltage Range:	
(V <sub>DD</sub> – V <sub>SS</sub> )	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_{I} \leq V_{DD}$
Recommended	
DC Supply-Voltage (V <sub>DD</sub> - V <sub>SS</sub> )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 <sup>o</sup> C

			EST						LIMI	TS				UNITS	NOTES
CHARACTERISTIC	SYMBOL		DITION	JS				CD402	BAD, C	CD402	вак				
			Vo	VDD	–55°C 25°C						125°	С			
			Volts	Volts	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Min. Typ. Max.	Max.	1	
Quiescent Device Current	ار			5 10	-		5 10.	_	0.5 1	5 10.			300 200	μΑ	1
Quiescent Device Dissipation/Package	PD			5 10	-	-	25 100	-	2.5 10	25 100			1500 2000	μw	
Output Voltage:			3	-		0.55.	-	-	0.5.	-		0.05			
Low-Level	VOL			10 15	-		0.01		0	0.01			0.05	<u> </u>	1
High-Level V <sub>OH</sub>	V <sub>OH</sub>			3	2.25. 4.99	-		2.3 <b>.</b> 4.99	- 5	-	 4.95			v	1
,	011			10 15	9.99 -	-	-	9.99 14.5.	10	-	9.95 14.45	-	-		
Threshold Voltage: N-Channel	V <sub>TH</sub> N	1D =	-20 µA		-0.7	-1.7	-3.	-0.7•	-1.5	-3 •	-0.3	-1.3	-3.	v	2
P-Channel	V <sub>TH</sub> P	ID =	20 µA		0.7 .	1.7	3.	0.7.	1.5	3.	0.3	-1.3	з.	V	2
Noise Immunity (All Inputs)	V <sub>NL</sub>		0.8	5 10	1.5 3.	_		1.5.	2.25 4.5		1.4	-	-	v	
	V <sub>NH</sub>		<u>4.2</u> 9.0	5 10	1.4 2.9 <b>.</b>	-	-	1.5 <b>.</b> 3.	2.25 4.5	-	1.5 3.	-	-	v	1
Output Drive Current N-Channel	IDN		0.5 0.5	5 10	0.75 1.5	-		0.6.	1.2	-	0.45 0.9	-		mA	
P-Channel	۱ <sub>D</sub> p		4.5 9.5	5 10	-0.7 -1.4		-	-0.37. -0.9.	-0.9 -1.9	-	-0.32 -0.65	-	-	mA	2
Diode Test 100 μA Test Pin	-			_	-	-	1.5.	-	-	1.5.	-	-	1.5 <b>.</b>	v	3
Input Current	Ц			_	-	-	-	-	10	_	-	-	-	pА	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or a one output only.

### DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$ , $V_{SS} = OV$ , $C_I = 15pF$ , and all input rise and fall times = 20 ns Typical Temperature Coefficient for all values of $V_{DD} = 0.3\%^{\circ}C$ (See Appendix for Waveforms)

					LIMITS	UNITS	NOTES	
CHARACTERISTICS	SYMBOL	TEST CON	DITIONS	CD40	28AD, CD			
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.		
Propagation Delay Time	<sup>t</sup> PHL, <sup>t</sup> PLH		5 10		250 100	480	ns	1
Transition Time	tTHL,		5	-	60	150		1
	tTLH		10	-	30	75.	ns	1
Input Capacitance	CI	Any Input		-	5	-	pF	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. NOTE 1: Test is a one-input, one output only.











Fig.4-Typ. propagation delay time vs. CL.

Fig. 5-Typ. transition time vs. CL.



Fig. 6-Max. propagation delay time vs. VDD.







Fig. 8-Quiescent device current test circuit.







**Digital Integrated Circuits** Monolithic Silicon High-Reliability Slash(/) Series CD4029A/...



### **High-Reliability COS/MOS** Presettable Up/Down Counter

Binary or BCD-Decade

For Logic Systems Applications in Aerospace. Military, and Critical Industrial Equipment

Special Features:

- . Medium speed operation. . . . 5 MHz (typ.) @ CL = 15 pF and VDD-VSS = 10 V
- Multi-package parallel clocking for synchronous high speed output response of ripple clocking for slow clock input rise and fall times .
  - "Preset Enable" and individual "Jam" inputs provided
- Binary or decade up/down counting
- Applications:

BCD outputs in decade mode

- -
- Programmable binary and decade counting/frequency synthesizers-BCD output .
  - Analog to digital and digital to analog conversion
    - Up/Down binary counting Magnitude and sign generation
- Up/Down decade counting Difference counting

RCA CD4029A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4029A types consist of a four-stage binary or BCD decade up/down counter with provisions for "look-ahead" carry in both counting modes. The inputs consist of a single Clock, Carry-in (Clock Enable), Binary/Decade, Up/Down, Preset Enable, and four individual Jam signals. Four separate buffered Q signals and a Carry-Out signal are provided as outputs.

A "high" Preset Enable signal allows information on the Jam inputs to preset the counter to any state asynchronously with the clock. A "low" on each Jam line, when the Preset-Enable signal is "high", resets the counter to its zero count. The counter is advanced one count at the positive transition of the clock when the Carry-In and Preset-Enable signals are "low". Advancement is inhibited when the Carry-In or Preset-Enable signals are "high". The Carry-Out signal is normally "high" and goes "low" when the counter reaches its maximum count in the "Up" mode or the minimum count in the "Down" mode provided the Carry-In signal is "low". The Carry-In signal in the "low" state can thus be considered a Clock Enable. The Carry-In terminal must be connected to VSS when not in use.

Binary counting is accomplished when the Binary/Decade input is "high"; the counter counts in the Decade mode when the Binary/Decade input is "low". The counter counts "Up" when the Up/Down input is "high", and "Down" when the Up/Down input is "low". Multiple packages can be connected in either a parallel-clocking or a ripple-clocking arrangement as shown in Fig. 10. Parallel clocking provides synchronous control and hence faster response from all counting outputs. Ripple-clocking allows for longer clock input rise and fall times.

These devices are electrically and mechanically identical with standard COS/MOS CD4029A types described in data bulletin 503 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical,

The packaged types can be supplied to six screening levels -

/1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4029A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS. Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C
Operating Temperature Range	–55 to +125 <sup>o</sup> C
DC Supply-Voltage Range:	•
(V <sub>DD</sub> – V <sub>SS</sub> )	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_I \leq V_{DD}$
Recommended	
DC Supply-Voltage (V <sub>DD</sub> – V <sub>SS</sub> )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Lead Temperature (During Soldering)	
At distance 1/16'' ± 1/32''	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 <sup>o</sup> C

AT POS. CLOCK

92CM - 17192



92CL-1719181

Fig. 1-Logic diagram.

DECADE
$\begin{array}{c c c c c c c c c c c c c c c c c c c $
$J_{2} \begin{bmatrix} 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1$
44 <u>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </u>
COUNT 5 6 7 7 8 9 10 11 12 13 14 15 9 8 7 6 5 4 3 2 1 0 0 0 15

Fig. 2-Timing diagram-binary mode.



Fig. 6-Typ. transition time vs. CL for Q outputs.

Fig. 7-Typ. transition time vs. CL for carry output.

### 

CHARACTERISTIC	SYMBOL		TEST CONDITIONS				CD4029					UNITS	NOTES
					DD -55°C 25°C 125°C								
			Volts	Volts	Min.	Max.	Min.	Typ.	Max.	Min.	Max.	l i	
Quiescent Device Current	ار			5 10	-	5 10.	-	0.5 1	5 10.		300 200.	μΑ	1
Quiescent Device Dissipation/Package	PD			5 10	1	25 100		2.5 10	25 100	-	1500 2000	μw	
Output Voltage: Low-Level	VOL			3 5 10 15	1 1 1	0.55 <b>.</b> 0.01 0.01 -		- 0 0 -	0.5. 0.01 0.01 0.5.	1 1 1 1	- 0.05 0.05 0.55.	v	1
High-Level	V <sub>OH</sub>			3 5 10. 15	2.25 <b>.</b> 4.99 9.99 -		2.3. 4.99 9.99 14.5.	- 5 10 -	1 1 1 1	- 4.95 9.95 14.45,	-	v	1
Threshold Voltage: N-Channel	VTHN	I <sub>D</sub> = .	20 µA		-0.7.	-3.	-0.7.	-1.5	.3.	-0.3.	·3 <b>.</b>	v	2
P-Channel	VTHP	ID = ;	20 µA		0.7.	3.	0.7.	1.5	3.	0.3.	3.	V	2
Noise Immunity (All Inputs)	VNL		0.8	5 10	1.5 3.	-	1.5 <b>.</b> 3.	2.25 4.5	-	1.4 2.9 <b>.</b>	-	v	
For Definition, See Appendix	VNH		4.2 9.0	5 10	1.4 •2.9 <b>.</b>		1.5 <b>.</b> 3.	2.25 4.5		1.5 3.	-	v	1
Output Drive Current	IDN	Q Out- puts	0.5 0.5	5 10	0.5 0.74		0.4 <b>.</b> 0.6,	0.15 0.3	-	0.28 0.42	-	mA	
N-Channei		Carry Out- puts	0.5 0.5	5 10	U.1 0.4	-	0.08. 0.32.	0.5 1	-	0.06 0.22	-		1
		Q Out- put	4.5 9.5	5 10	-0.18 -0.3	- -	-0.12. -0.2.	-0.075 -0.15	-	-0.08 -0.14	-		
P-Channel	۱Db	Carry Out- put	4.5 9.5	5 10	-0.09 -0.15		-0.06. -0.1.	-0.4 -0.8	-	-0.04 -0.01	-	mA	
Diode Test 100 μA Test Pin	-				-	1.5.	-	-	1.5.	-	1.5.	v	3
Input Current	Ц				-	-	-	10	-	-	-	pА	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 2: Test is either a one input or a one output only.

Note 1: Complete functional test, all inputs and outputs to truth table: Note 3: Test on all inputs and outputs.

File No. 736

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C, VSS = OV, CL = 15 pF, and input rise and fall times = 20 ns, except trCL and trCL Typical Temperature Coefficient for all values of VDD = 0.3%/°C

				L	IMITS				
CHARACTERISTICS	SYMBOL	TEST CON		CD402	9AD, CD4	029AK	UNITS	NOTES	
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.			
CLOCKED OPERATION		·							
Propagation Delay Time:			5	-	325	650		1	
Q Outputs	tPHL,		10	-	115	230.	ns		
Carry Output	<sup>t</sup> PLH		5	-	425	850	ns	1	
			10	-	150	300.		<u> </u>	
Transition Time:			5	-	100	200		-	
Q Outputs			10	-	50	100	ns		
Carry Output	<sup>t</sup> THL,		5		200	400	]	_	
	<sup>t</sup> TLH		10	-	100	200	ns		
Minimum Clock	twL,		5	-	200	340	ns		
Pulse Width	twн		10	-	100	170		_	
	t <sub>r</sub> CL, ▲		5	-	- 1	15			
Clock Rise & Fall Time	t <sub>f</sub> CL		10	-	-	15¢	μs	-	
Set-Up Times *	tSHL,		5	-	325	650	ns	_	
	<sup>t</sup> SLH		10	-	115	230			
Maximum Clock	fCL		5	1.5	2.5	-	MHz	_	
Frequency	·CL		10	38	5	-	WITTE		
Input Capacitance	CI	Any Input		. –	5	-	pF	-	
PRESET ENABLE						•			
Propagation Delay Time:			5	_	325	650			
Q Outputs	tPHL,		10	-	115	230	ns	_	
<u> </u>			5	_	425	850		_	
Carry Output			10	_	150	300	ns		
Reset Enable	trans		5		115	330	ns	_	
Pulse Width	twн		10	-	80	160			
Preset Enable			5	_	325	650	ns		
Removal Time	trem		10	-	115	230	115	_	
CARRY INPUT					•			Τ	
Propagation Delay Time:	tPHL,		5	-	175	350		1	
Carry Output	TPLH		10		50	100	ns	1 -	

From Up/Down, Binary/Decade or Carry Input Control Inputs to Clock Input.
If more than one unit is cascaded in the parallel clocked application, t<sub>r</sub>CL should be made less than or equal to the sum of the fixed propagation delay at 15 pF and the transition time of the carry output driving stage for the estimate capacitive load.

NOTE 1: Test is a one-input, one-output only.

Limits with black dot (•) designate 100% testing. Refer to RIC 102B "High Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.





Fig. 10- Quiescent device current test circuit.



Fig. 11- Noise-immunity test circuit.


### **Digital Integrated Circuits**

Monolithic Silicon

### High-Reliability Slash(/) Series CD4030A/...



### High-Reliability COS/MOS Quad Exclusive-OR Gate

(Positive Logic)

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Medium speed operation ...... tPHL = tPLH = 40 ns (typ.) @ CL = 15 pF and VDD-VSS = 10 V
- Low output impedance ......500Ω (typ.) @ V<sub>DD</sub>-V<sub>SS</sub> = 10 V Applications:
- Even and odd-parity generators and checkers
- Logical comparators
- Adders/subtractors
- General logic functions

RCA CD4030A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4030A types each contain four independent Exclusive-OR gates integrated on a single monolithic silicon chip. Each Exclusive-OR gate consists of four N-channel and four P-channel enhancement-type transistors. All inputs and outputs are protected against electrostatic effects.

These devices are electrically and mechanically identical with standard COS/MOS CD4030A types described in data bulletin 503 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4030A "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14 lead

ceramic flat packages ("K" suffix), or in chip form ("H" suffix).





#### TRUTH TABLE FOR ONE OF FOUR IDENTICAL GATES

A	В	J						
0	0	0						
1	0	1						
0	1	1						
1	1	0						
WHERE "1" = HIGH LEVEL								
"0"	= LOW	LEVEL						

#### STATIC ELECTRICAL CHARACTERISTICS (All inputs $\dots$ $V_{SS} \leq V_I \geq V_{DD}$ . .... (Recommended DC Supply Voltage (VDD - VSS) . ..... 3 to 15 V)

									LIMIT	s					
CHARACTERISTIC	SYMBOL		TEST CONDITIONS			CD4030AD, CD4030AK								UNITS	NOTES
			Vo	VDD		-55°	C	25°C			125°C		С		
			Volts	Volts	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
Quiescent Device				5	-	-	0.5	_	0.005	0.5	-	-	30		
Current	1L			10	-	-	0.5 •	-	0.01	0.5 •	-	-	10.	μΑ	1
Quiescent Device				5	_	-	2.5	-	0.025	1.5	-	-	150		
Dissipation/Package	PD			10	-	-	10	-	0.1	10	-	-	100	μw	
				3	-		0.55.	-	_	0.5.	-	-			
Output Voltage:				5	-	-	0.01	-	0	0.01	-	-	0.05		1
Low-Level	VOL			10			0.01		0	0.01	-	-	0.05	ľ	1 '
				15	-	-	-	-	-	0.5•	-	-	0.55		
				3	2.25.	-	-	2.3.		_	_	_	_		
		1		5	4.99			4.99	5	-	4.95	-	-	1	
High-Level	Voн			10	9.99	-	-	9.99	10	-	9.95	-	-	{v	1
				15	-	-	-	14.5.	-	-	14.45	-	-	1	
Threshold Voltage:				<b></b>										(	
N-Channel	VTHN	l In =	-10µA		-0.7•	-1.7	-3•	-0.7•	-1.5	-3 •	-0.3	-1.3	-3•	l v	
P-Channel	VTHP		10µA		0.7	1.7	3•	-0.7•	1.5	3.	0.3•	1.3	3.	V	2
Noise Immunity		<u> </u>	0.95	5	1.5	-	-	1.5.	2.25	-	1.4.	-	-	v	
(All inputs)	VNL		2.9	10	3.	-	-	3.	4.5	-	2.9	-	-	1 Y	1
For Definition,		1	3.6	5	1.4	-	-	1.5.	2.25	-	1.5.	-	-	v	1 1
See Appendix in	VNH	Í	7.2	10	2.9.	-	-	3.	4.5	-	3	-	-	1°	1 '
SSD-207 ·															
Output Drive Current:	IDN		0.5	5	0.75			0.6•	1.2		0.45	-	-	mA	
N-Channel	1014		0.5	10	1.5		-	1.2•	2.4	-	0.9	-			2
P-Channel	IDP		4.5	5	-0.45	-	-	-0.25		-	-0.21	-	-	mA	-
	101		9.5	10	-0.95	-	-	-0.6•	-1.3		-0.45		-		
Diode Test 100µA Test Pin	-				-	-	1.5.	-	-	1.5•	-	-	1.5•	v	3
Input Current	կ	VI	= 0 or \	VDD	-	-	-	-	10	-	-	-	-	pА	
		<u> </u>						L		L					

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs. Note 2: Test is either a one input or one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix

MAXIMUM RA	FINGS, A	bsolute-N	laximum	Values:
------------	----------	-----------	---------	---------

Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	–55 to +125 °C
DC Supply-Voltage Range:	
(V <sub>DD</sub> – V <sub>SS</sub> )	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_{I} \leq V_{DD}$
Recommended	
DC Supply-Voltage (V <sub>DD</sub> – V <sub>SS</sub> )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 <sup>o</sup> C



Fig. 2- Typ. N-channel drain characteristics.

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^{\circ}C$ ,  $V_{SS} = OV$ ,  $C_L = 15pF$ , and all input rise and fall times = 20ns Typical Temperature Coefficient for all values of  $V_{DD} = 0.3\%^{\circ}C$ . (See Appendix for Waveforms)

		TEST CON	TEST CONDITIONS		LIMITS			
CHARACTERISTICS	SYMBOL			CD403	OAD, CD4	030AK	UNITS	NOTES
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.	1	
Propagation Delay Time	TPHL,		5	-	100	200		
	<sup>t</sup> PLH		10	-	40	100.	ns	1
Transition Time:			5	-	70	150		
High-to-Low Level	<sup>t</sup> THL		10	-	25	75.	ns	1.
			5	-	80	150		
Low-to-High Level	ttlh	1	10	-	30	75.	- ns	1
Input Capacitance	CI	Any Input		-	5	-	pF	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. NOTE 1: Test is a one input one output only.



Fig. 3- Typ. P-channel drain chacteristics.





Fig. 5- Typ. transition time vs. CL.



Fig. 6-Max. propagation delay time vs. VDD.



Fig. 7- Dissipation vs. input frequency.

Fig. 8-Quiescent device current test circuit.



Fig. 9- Noise-immunity test circuit.



### **Digital Integrated Circuits**

Monolithic Silicon

### High-Reliability Slash(/) Series CD4031A/...



### High-Reliability COS/MOS 64-stage Static Shift Register

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

#### Applications:

For use in digital equipment where low-power dissipation, low package count, and/or high noise immunity are primary design requirements.

- Serial shift registers
- Time delay circuits

RCA CD4031A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4031A is a 64-stage static shift register in which each stage is a D-type, master-slave flip-flop.

The logic level present at the data input is transferred into the first stage and shifted one stage at each positive-going clock transition. Maximum clock frequencies up to 2 Megahertz can be obtained. Because fully static operation is allowed, information can be permanently stored with the clock line in either the "low" or "high" state, the CD4031A has a mode control input that, when in the "high" state, allows operation in the recirculating mode. Register packages can be cascaded and the clock lines driven directly for high-speed operation. Alternatively, a delayed clock output (CLD) is provided that enables cascading register packages while allowing reduced clock drive fan-out and transitiontime requirements.

Data (Q) and Data (Q) outputs are provided from the 64th register stage. The Data (Q) output is capable of driving one TTL or DTL load. These devices are electrically and mechanically identical with standard COS/MOS CD4031A types described in data bulletin 569 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA High-Reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510.

#### Features:

- Fully static operation: DC to 4 MHz @ VDD-VSS = 10V
- Operation from a single 3 to 15 V positive or negative power supply
- High noise immunity
- Microwatt quiescent power dissipation: 10 µW (typ.)
- Full military operating temperature range: -55°C to +125°C
- Single-phase clocking requirements
- Protection against electrostatic effects on all inputs
- Data compatible with TTL-DTL
- Recirculation capability
- Two cascading modes:

Direct clocking for high-speed operation Delayed clocking for reduced clock drive requirements



92CS-19745R1

Fig. 1-Functional diagram.

#### RCA Designation CD4031A

#### MIL-M-38510 Designation MIL-M-38510/05705

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4031A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	
DC Supply-Voltage Range:	
(V <sub>DD</sub> – V <sub>SS</sub> )	–0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_{I} \leq V_{DD}$
Recommended	
DC Supply-Voltage (V <sub>DD</sub> – V <sub>SS</sub> )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Lead Temperature (During Soldering)	22 00
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 <sup>o</sup> C



NE LEAKAGE DD-1.5 OR 3V 0VW-7

Fig. 3-Quiescent device current.

9205-19754

н

10

9

Fig. 4-Noise immunity.

#### 

									LIMI	rs					
CHARACTERISTIC	SYMBOL		EST	s				CD40	31AD,	CD40	31 A K			UNITS	NOTES
			Vo	VDD		-55°	,c		25°C	;		125°	с		
			Volts	Volts	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	1	
Quiescent Device Current	۱L			5 10	-	1 1	10 25•		0.5 1	10 25•	1	1 1	600 500	μΑ	1
Quiescent Device Dissipation/Package	PD			5 10	-	1	50 250	-	2.5 10	50 250	1		3000 5000	μw	-
Output Voltage:	VOL			3 5 10		1 1	0.55	-	- 0 0	0.5.				v	1
Low-Level		ļ		10	-	-	0.01	_	-	0.01 0.5•	-	-	0.05		
High-Level VOH				3	2.25 <b>.</b> 4.99	-		2.3 <b>.</b> 4.99		-	- 4.95	-			
			10	9.99		-	9.99	10	-	9.95		_	V 1		
				15	-	-	-	14.5•	-	-	14.45	-	-		
Threshold Voltage: N-Channel	V <sub>TH</sub> N	I <sub>D</sub> = .	20 µA		·0.7•	-1.7	-3•	-0.7•	-1.5	-3•	-0.3•	-1.3	-3•	v	2
P-Channel	VтнР	ID = :	20µA		0.7•	1.7	3.	0.7•	1.5	3•	0.3•	1.3	3•	V	
Noise Immunity	VNL		0.8		1.5		-	1.5.	2.25	-	1.4	-	-	v	
(All Inputs)			1.0	10	3.	-	-	3.	4.5	-	2.9	-		_	
For Definition, See Appendix in SSD-207	V <sub>NH</sub>		4.2 9.0	5 10	1.4 2.9•	-	-	1.5. 3.	2.25 4.5	-	1.5 3•	-	-	v	1
Output Drive Current:		a	0.4	4.5	1.6		-	1.3.	2.6	-	0.91		-		
N-Channel	IDN	u u	0.5	10	-	9.6	-	-	8	-	-	5.6		mA	
	.0.4	ā	0.5	5	0.11		-	0.09.		-	0.06	-			2
	ļ		0.5		0.24	-	-	0.2	0.4	-	0.14		-	-	
		CLD	0.5	5 10	0.48	=		0.4	0.8	-	0.28		-	-	
				5	-0.4	-				_		-			
		a	4.5 9.5	10	-0.4			-0.32		-	-0.22	-	-	1	
		$\vdash$	4.5	10	-0.11	-	_		-0.18	-			-	•	
		ā	9.5	10	-0.24	-	-	-0.20			-0.06 -0.14		-	1	2
P-Channel	IDP	<u>⊢</u>	4.5	5	-0.24	_		-0.40		_	-0.14	-	-	mA	
		CLD	9.5	10	-1.0	-		-0.80		-	-0.56	-	-	1	
Diode Test 100 µA Test Pin	-			L	-	-	1.5	-	-	1.5.	-	-	1.5.	V	3
Input Current	1					-	-	-	10	-	-	-	-	pА	_

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete-functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^{\circ}$ C,  $V_{SS} = 0V$ ,  $C_L = 15pF$  (unless otherwise specified), and input rise and fall times = 20 ns, except t<sub>r</sub>CL and t<sub>f</sub>CL.

Typical Temperature Coefficient for all values of VDD = 0.3%/°C. (See Appendix for Waveforms)

				L	IMITS			
CHARACTERISTICS	SYMBÓL	TEST COM	DITIONS	CD403	1AD, CD4	031AK	UNITS	NOTES
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.		
Propagation Delay Clock			5	_	400	800		
to Data Output Q & Q*	<sup>t</sup> PHL	100 B	10	-	200	400	ns	
Clock to CLD	<sup>t</sup> PLH	CL = 60pF	5	-	400	800	]	1
	PLH		10	-	200	400		
Transition Time:			5	-	75	150		
Q Output	•		10	-	30	60		
Q Output	tthL,		5	-	300	600	]	
	<sup>t</sup> TLH		10	-	150	300	ns	_
		0 - 00-5	5	-	200	400		
CL <sub>D</sub> Output		CL = 60pF	10	-	100	200		
Clock Rise & Fall Time**	t <sub>r</sub> CL,		5	_ `	_	2		
	t <sub>f</sub> CL		10	-	-	1	μs	1
Set-Up Time	tSHL,		5	_	200	400		1
	<sup>t</sup> SLH		10	-	50	100	ns	-
Data Overhang Time	•		5	-	0			
	<sup>t</sup> DO		10	-	20	50	ns	-
Maximum Clock***			5	0.8	2	-		
Frequency	<sup>f</sup> CL		10	2.	4	-	MHz	1
Input Capacitance Clock	<u> </u>			-	60		_	
All Others	сI			-	5	-	pF	

\*Capacitive loading on  $\overline{\Omega}$  output affects propagation delay of  $\Omega$  output. These limits apply for  $\overline{\Omega}$  load CL < 15pF.

\*\*If more than one unit is cascaded in the parallel clocked application, trCL should be made less than or equal to the sum of the propagation delay at 15pF and the transition time of the output driving stage.

\*\*\*Maximum Clock Frequency for Cascaded Units;

a) Using Delayed Clock Feature - fmax =

(n-1) CL<sub>D</sub> prop. delay + Q prop. delay + set-up time

b) Not Using Delayed Clock -

fmax propagation delay + set-up time

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.



Fig. 5-Typical & minimum N-channel drain characteristics for Q output.



where n = number of packages

Fig. 6-Typical P-channel drain characteristics for Q output.



Fig. 7-Typical propagation delay time vs. CL for data outputs.



Fig. 9-Typical transition time vs. CL for data outputs.



Fig. 11-Maximum clock frequency vs. VDD.



Fig. 8-Typical propagation delay vs. CL for delayed clock output,



Fig. 10-Typical transition time vs. CL for delayed clock output.



Fig. 12-Typical power dissipation vs. frequency.



## **Digital Integrated Circuits**

Monolithic Silicon

### High-Reliability Slash(/) Series CD4032A/... CD4038A/...



### High-Reliability COS/MOS Triple Serial Adder

Positive Logic Adder – CD4032A Negative Logic Adder – CD4038A For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Invert inputs on all adders for sum complementing applications
- Buffered outputs
- Single-phase clocking
- Microwatt quiescent power dissipation. . . . . 5 μW (typ.)

RCA CD4032A and CD4038A "Slash" (/) Series are highreliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4032A and CD4038A types consist of three serial-adder circuits with common clock and carry-reset inputs. Each adder has provisions for two serialdata input signals and an invert command signal which (when a logical "1") complements the sum. Data words enter the adder with the least significant bit first; the sign bit trails. The output is the MOD 2 sum of the input bits plus the carry from the previous bit position. The carry is only added at the positive-going clock transition for the CD4032A or at the negative-going clock for the CD4038A. For spike-free operation the input data transitions should occur as soon as possible after the triggering edge.

The carry is reset to a logical "0" at the end of each word by applying a logical "1" signal to a carry-reset input one bit-



Fig.1 - CD4032A logic diagram of one of three serial adders.

#### Applications:

- Serial arithmetic units
- Digital correlators
- Digital datalink computers
- Flight control computers
- Digital servo control systems

position before the application of the first bit of the next word. Figs.2 and 4 show definitive waveforms for all input and output signals.

These devices are electrically and mechanically identical with standard COS/MOS CD4032A and CD4038A types described in data bulletin 503 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.



Fig.2 - CD4032A timing diagram.

9-74

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (// Series Types".

The CD4032A and CD4038A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).



Fig.3 – CD4038A logic diagram of one of three serial adders.



Fig.5 – Typ. propagation delay time vs. C<sub>L</sub> for A, B, or invert inputs to sum outputs.

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range Operating-Temperature Range DC Supply-Voltage Range:	
(V <sub>DD</sub> – V <sub>SS</sub> )	
All Inputs Recommended	
DC Supply-Voltage (V <sub>DD</sub> – V <sub>SS</sub> ) Recommended	3 to 15 V
Input-Voltage Swing Lead Temperature (During Soldering) At distance 1/16" ± 1/32"	V <sub>DD</sub> to V <sub>SS</sub>
(1.59 ± 0.79 mm) from case for 10 s max.	+265 <sup>o</sup> C



Fig.4 – CD4038A timing diagram.



Fig.6 - Typ. transition time vs. CL for sum outputs.

#### STATIC ELECTRICAL CHARACTERISTICS (All Inputs $\dots$ V<sub>SS</sub> $\leq$ V<sub>I</sub> $\leq$ V<sub>DD</sub>) Recommended DC Supply Voltage 3 to 15 V

·				L		y vonage	IMITS					N
CHARACTERISTIC	SYMBOL	TEST CONDITI		CD4032AD, CD4032AK CD4038AD, CD4038AK								O T E
		V <sub>0</sub>	VDD	-55°C		25°C			125	°c		s
			Volts	Min'.	Max.	Min.	Typ.	Max.	Min.	Max.		
Quiescent Device			5		5	_	0.5	. 5	_	300		
Current	۱L		10		10•	_	1	10•	-	200 <b>°</b>	μA	1
Quiescent Device			5	-	25		2.5	25	-	1500		
Dissipation/Package	PD		10	-	100	-	10	100	-	2000	μW	
			3	-	0.55•	-	_	0.5•	-	-		
Output Voltage:	-VOL		5		0.01	-	0	0.01	-	0.05	v	1
Low Level 'VOL		10	-	0.01		0	0.01	-	0.05			
			15	-		-		0.5 <sup>•</sup>	-	0.55●		
			3	2.25•	-	2.3 <b>•</b>	-		-	-		
High-Level	Vон		5	4.99	-	4.99	5	-	4.95	_	v	1
ingri Lever	· Un		10	9.99	-	9.99	10	-	9.95	-		•
			15	-	-	14.5 <b>°</b>	-	· –	14.45	-		
Threshold Voltage: N-Channel	VTHP	ID =	20 µA	-0.7	-3	-0.7	-1.5	-3	-0.3	-3 <sub>e</sub>	v v	2
P-Channel	VTHP	I <sub>D</sub> = 20	) μA	0.7	3	0.7	1.5	з.	0.3	з.		
Noise Immunity		0.8	5	1.5	-	1.5•	2.25	-	1.4	-	v	
(All Inputs)	VNL	1.0	10	3•		3•	4.5	-	2.9	-	v	1
For Definition, See Appendix in		4.2	5	1.4	-	1.5•	2.25	-	1.5	-	v	•
SSD-207	VNH	9.0	. 10	2.9•		3•	4.5	-	3•	-		
Output Drive Current:	IDN	0.5	5	0.6	-	0.5°	0.9.	-	0.3	-	mA	
N-Channel	, UI	0.5	10	0.75	-	0.7•	2.4	- ·	0.6	-	11.0 \	2
P-Channel	IDP	4.5	5	-0.21		-0.23 <b>•</b>	~0.4	-	-0.075	-	mA	-
	.0.	9.5	10	-0.7	-	-0.55•	-1.2		-0.35	-	mA	
Diode Test 100 μA test pin	V <sub>DF</sub>				1.5•			1.5•		1.5•	v	3
Input Current	Ч			-	-	-	10	-	-	-	рА	

Limits with black dot (•) designate 100% testing. Refer to RIC-1028 "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs. Note 2: Test is either a one input or neo output only.



Fig.7 - Typ. dissipation characteristics.



Fig.8 - Quiescent device current test circuit CD4032A.

DYNAMIC ELECTRICAL CHARACTERISTICS at T <sub>A</sub> = 25°C, V <sub>SS</sub> = OV, C <sub>L</sub> = 15pF, and input rise and fall time	
Typical Temperature Coefficient for all values of VDD = 0.3%/PC. (See Appendix for Waveforms)	t <sub>F</sub> CL and t <sub>F</sub> CL.

					LIMITS			-	
CHARACTERISTICS	SYMBOLS	TEST COND				4032AK 4038AK	UNITS	NOTES	
			VDD (Volts)	Min.	Тур.	Max.			
Propagation Delay Time:			5	-	400	1100	ns		
A, B, or Invert Inputs to Sum Outputs	t <sub>PHL</sub> ,		10	-	125	250 •	115	1	
Clock Input	<sup>t</sup> PLH		5	-	800	2200	ns	1	
to Sum Outputs			10	-	250	500	113		
Transition Time	<sup>t</sup> THL,		5	-	125	375	ns		
(Sum Outputs)	<sup>t</sup> TLH		10	-	50	150 <sub>0</sub>		1	
Clock	** t <sub>r</sub> CL,		5	-	-	15		_	
Rise & Fall Time	t <sub>f</sub> CL		10	-	-	15 <b>.</b>	μs	1	
Input Set-Up Times*			5						
			10	t <sub>r</sub> CL	_		_		
Maximum Clock	fciL		5	1.5	2.5		MHz	1	
Frequency			10	3.	5	-			
Input Capacitance	C <sub>I</sub>	Any Input		-	5	-	pF		

\* 'This characteristic refers to the minimum time required for the A, B, or Reset Inputs to change state following a positive clock transition (CD4032A) or negative transition (CD4038A).

\*\* If more than one unit is cascaded t<sub>r</sub>CL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.

Limits with black dot (•) designate 100% testing. Refer to RIC-1028 "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one-input, one-output only.











Digital Integrated Circuits Monolithic Silicon

High-Reliability Slash(/) Series CD4034A/...



### High-Reliability COS/MOS MSI 8-Stage Static Bidirectional Parallel/Serial Input/Output Bus Register

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Bidirectional parallel data input
- Parallel or serial inputs/parallel outputs
- Asynchronous or synchronous parallel data loading
- Parallel data-input enable on "A" data lines

RCA CD4034A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4034A is a static eight-stage parallel- or serial-input parallel-output register. It can be used to: 1) bidirectionally transfer parallel information between two buses, 2) convert serial data to parallel form and direct the parallel data to either of two buses, 3) store (recirculate) parallel data, or 4) accept parallel data from either of two buses and convert that data to serial form. Inputs that control the operations include a single phase clock (CL), "A" bus to "B" bus," B" bus to "A" bus (A/B), and parallel/serial (P/S).

Data inputs include 16 bidirectional parallel data lines of which the eight "A" data lines are inputs (outputs) and the "B" data lines are outputs (inputs) depending on the signal level on the A/B input. In addition an input for serial data is also provided.

All register stages are D-type master-slave flip-flops with separate master and slave clock inputs generated internally to allow synchronous or asynchronous data transfer from master to slave. Isolation from external noise and the effects of loading is provided by output buffering.

#### PARALLEL OPERATION

A "high" P/S input signal allows data transfer into the register via the parallel data lines synchronously with the positive transition of the clock provided the A/S input is "low". If the A/S input is "high" this transfer is independent of the clock. The direction of data flow is controlled by the A/B input. When this signal is "high" the A data lines are inputs (and B data lines are outputs); a "low" A/B signal reverses the direction of data flow.

- Data recirculation for register storage
- Multipackage register expansion
- Fully static operation DC-to-5 MHz (typ.) at V<sub>DD</sub>-V<sub>SS</sub> = 10 V Applications:
- Parallel Input/Parallel Output,
  Parallel Input/Serial Output,
  Serial Input/Parallel Output,
  Serial Input/Serial Output Register
- Shift right/shift left register
- Shift right/shift left with parallel loading
- Address register
- Buffer register
- Bus system register with enable parallel lines at bus side
- Double bus register system
- Up-Down Johnson or ring counter
- Pseudo-random code generators
- Sample and hold register (storage, counting, display)
- Frequency and phase comparator



Fig. 1-Functional diagram.



CD4034A Slash (/) Series

These devices are electrically and mechanically identical with standard COS/MOS CD4034A types described in data bulletin 575 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4034A "Slash" (/) Series types are supplied in 24-lead dual-in-line ceramic packages ("D" suffix), in 24-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	
DC Supply-Voltage Range:	
(V <sub>DD</sub> – V <sub>SS</sub> )	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_{I} \leq V_{DD}$
Recommended	
DC Supply-Voltage (V <sub>DD</sub> – V <sub>SS</sub> )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 <sup>o</sup> C

STATIC ELECTRICAL CHARACTERISTICS	(All Inputs $V_{SS} \leq V_I \leq V_{DD}$ )
	Recommended DC Supply Voltage 3 to 15 V

							L	IMITS					N	
CHARACTERISTIC	SYMBOL	TEST CONDITIONS		ONS			CD4034A	D, CD40	34AK			UNITS	O T E	
			vo	VDD	55	°C	25°C			125°C			S	
			Volts	Volts	Min.	Max.	Min.	Typ.	Max.	Min.	Max.			
Quiescent Device Current	۱ <u>ر</u>			5 10		5 10 <sup>9</sup>	_	0.3 0.5	5 10 <sup>●</sup>		300 200 <sup>●</sup>	μA	1	
Quiescent Device Dissipation/Package	٩ <sub>D</sub>			5	-	25	-	2.5	25	-	1500	μW	_	
Dissipation/Fackage				10	-	100		10	100		2000			
Output Voltage	VOL			3	-	0.55•		-	0.5°	-	-			
Low-Level		51			5	-	0.01	-	0	0.01		0.05	v	1
				10	-	0.01	-	0	0.01	1	0.05			
				15	-	-	-	-	0.5 <sup>●</sup>	-	0.55 <sup>•</sup>			
High-Level	v <sub>он</sub>			3	2.25 <sup>•</sup>		2.3 <sup>•</sup>	-	-		-			
	OH			5	4.99	-	4.99	5	-	4.95			1	
				10	9.99	-	9 99	10	-	9.95				
				15	-		14.5 <sup>•</sup>		-	14.45 <b>°</b>				
Threshold Voltage: N-Channel	v <sub>th</sub> n	I <sub>D</sub> =-1	0 <sub>µ</sub> A		0.70	-30	0.7 o	1.5	-30	0.3 <b>0</b>	3 0	v	2	
P-Channel	V <sub>TH</sub> P	I <sub>D</sub> = 10	μA		0.7 •	30	0.7 🔹	1.5	3 0	0.3 🖕				
Noise Immunity	M		0.8	5	1.5	-	1.5 <sup>●</sup>	2.25		1.4	-	v		
(Any Input)	VNL		1.0	10	3•		3 <b>•</b>	4.5		2.9 <b>°</b>	-	Ň		
For Definition,	N	1	4.2	5	1,4		1.5 <sup>●</sup>	2.25		1.5	-	v	1	
See Appendix SSD-207	V <sub>NH</sub>		9.0	10	2.9 <b>°</b>		3•	4.5		3 •		Ň		
Output Drive Current:	I <sub>D</sub> N		0.5	5	0.124	-	0.1•	0.2		0.07	-	mA	2	
N-Channel			0.5	10	0.31		0.25*	0.5		0.175		1		
P-Channel	۱ <sub>D</sub> P		4.5	5	-0.075	-	-0.05 <sup>•</sup>	0 1	-	-0.035	-	mA	2	
			9.5	10	-0.188		-0.125	0.25		-0.088				
Diode Test,100 μA Test Pin	V <sub>DF</sub>				-	1.5•			1.5•		1.5•	v	3	
Input Current	11							10			-	рА	-	

Limits with black dot (•) designate 100% testing. Refer to RIC-1028 "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

CHARACTERISTICS	SYMBOLS		TEST CONDITIONS		34AD,C	D4034AK	UNITS	N O T
			V <sub>DD</sub> Volts	Min.	Typ.	Max.		E S
Propagation	<sup>t</sup> PHL,		5	-	600	1200		
Delay Time	<sup>t</sup> PLH		10	-	240	480 <sup>●</sup>	ns	1
Transition	<sup>t</sup> THL <sup>,</sup>		5	-	250	750		
Time	<sup>t</sup> TLH		10	-	100	300	ns	-
Minimum Clock	twL,		5	-	200	400		
Pulse Width	twh		10	-	100	175	ns	_
Minimum High-Level			5	_	240	480		
AE, P/S, A/S Pulse Width	tWH		10	-	85	195	ns	-
Clock Rise	*t <sub>r</sub> CL,		5	_	-	15		
and Fall Time	t <sub>f</sub> CL		10	-	-	15 <sup>●</sup>	μs	1
0			5	-	250	500		
Set-Up Time	-		10	-	100	200	ns	-
Maximum Clock			5	1.5	2.5	-		
Frequency	fCL		10	3.0 <sup>●</sup>	5	-	MHz	1
Input Capacitance	CI	Any Input		-	5	-	pF	-

If more than one unit is cascaded, t<sub>y</sub>CL should be made less than or equal to the sum of the fixed propagation delay at 15 pF (see chart above) and the transition time of the output driving stage for the estimated capacitive load.





Fig. 3–Timing diagram.











Fig. 6- Typical input frequency vs. VDD.





Fig. 8- Quiescent device current test circuit.



9205-20078





Fig. 9- Noise immunity test circuit.



Fig. 11-Asynchronous operation propagation delay time,





# High-Reliability COS/MOS 4-Stage Parallel In/Parallel Out

with J-K Serial Inputs and True/ Complement Outputs



92CS-22905

For Logic Systems Applications on Aerospace, Military, and Critical Industrial Equipment

RCA CD4035A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4035A is a four-stage clocked serial register having provisions for synchronous parallel inputs to each stage and serial inputs to the first stage via JK logic. Register stages 2, 3, and 4 are coupled in a serial "D" flip-flop configuration when the register is in the serial mode (Parallel/Serial control low).

Parallel entry via the "D" line of each register stage is permitted only when the Parallel/Serial control is "high". In the parallel or serial mode information is transferred on positive clock transitions.

When the True/Complement control is "high", the True contents of the register are available at the output terminals. When the True/Complement control is "low", the outputs are the complements of the data in the register. The True/ Complement control functions asynchronously with respect to the clock signal.

 $J\overline{K}$  input logic is provided on the first stage serial input to minimize logic requirements particularly in counting and sequence-generation applications. With JK inputs connected together, the first stage becomes a "D" flip-flop. An asynchronous common reset is also provided.

These devices are electrically and mechanically identical with standard COS/MOS CD4035A types described in data bulletin 568 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

#### Applications:

- Sequence generation, control circuits, code conversion
- Counters, Registers, Arithmetic-Unit Registers, Shift Left – Shift Right Registers, Serial-to-Parallel/Parallel-to-Serial conversions.

#### Features:

- 4-Stage clocked shift operation
- Synchronous parallel entry on all 4 stages
- JK inputs on first stage
- Asynchronous True/Complement control on all outputs
- Reset control
- Static flip-flop operation; Master-slave configuration
- Buffered outputs
- Low-Power Dissipation 5 µ W typ. (ceramic)
- High speed to 5 MHz

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MİL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4035A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

#### CD4035A Slash (/) Series \_

#### MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	–55 to +125 <sup>o</sup> C
DC Supply-Voltage Range:	
(V <sub>DD</sub> – V <sub>SS</sub> )	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$v_{SS}{\leq}v_{I}{\leq}v_{DD}$

Recommended		
DC Supply-Voltage (V <sub>DD</sub> - V <sub>SS</sub> )	3 to 15	v
Recommended		
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>	
Lead Temperature (During Soldering)		
At distance 1/16" ± 1/32"		
(1.59 ± 0.79 mm) from case		
for 10 s max	+265	οС

STATIC ELECTRICAL CHARACTERISTICS (All Inputs ...  $V_{SS} \leq V_1 \leq V_{DD}$ ) Recommended DC Supply Voltage 3 to 15 V

								LIMITS				Ι	N
CHARACTERISTIC	SYMBOL	SYMBOL CON		NS			CD4035/	AD, CD40	35AK			UNITS	O T
			V <sub>o</sub>	v <sub>DD</sub>	5	5°C		25°C		12	5°C	1	E
			Volts		Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device				5	_	5	_	0.3	5	_	300		
Current	14			10	-	10•	-	0.5	10•	-	200 <sup>●</sup>	μA	1
Quiescent Device Dissipation/Package	Pa			5	-	25	-	1.5	25	-	1500		
	.0			10	-	100	-	5	100	-	2000	μW	-
Output Voltage	VOL			3	-	0.55 <sup>●</sup>	-	-	0.5 <sup>●</sup>	-	-		
Low-Level				5	-	0.01		0	0.01	-	0.05	v	1
				10	-	0.01	-	0	0.01	-	0.05		
				15	-	-	-	-	0.5 <sup>®</sup>	_	0.55 <sup>®</sup>		
High-Level	v <sub>он</sub>			3	2.25	-	2.3 <sup>●</sup>	-	-	-	1		
				5	4.99	-	4.99	5	-	4.95	-	v	1
				10	9.99	-	9.99	10	-	9.95	-		
				15	-	-	14.5 <sup>●</sup>	-	-	14.45 <sup>®</sup>			
Threshold Voltage: N-Channel	v <sub>TH</sub> N	I <sub>D</sub> =	20 µ A		-0.7 <sup>●</sup>	3 <b>•</b>	<b>−0.7</b> ●	-1.5	_3 <sup>●</sup>	0.3 <sup>®</sup>	_3 <sup>●</sup>		
P-Channel	V <sub>TH</sub> P	I <sub>D</sub> = 20			0.7	3 <b>°</b>	0.7•	1.5	3•	0.3	3•	v	2
Noise Immunity	V <sub>NL</sub>		0.8	5	1.5	-	1.5 <sup>●</sup>	2.25	-	1.4	-	v	
(Any Input)	INL		1	10	3•	-	3 <b>•</b>	4.5	-	2.9 <sup>®</sup>	-	v	
For Definition,	V <sub>NH</sub>	1	4.2	5	1.4	-	1.5 <sup>●</sup>	2.25		1.5		v	1
See Appendix	- NH		9	10	2.9 <sup>●</sup>	-	3 <b>e</b> .	4.5	-	3 <b>•</b>	-	v	
Output Drive Current:	IDN		0.5	5	0.62	-	0.5 <sup>●</sup>	1	-	0.35	-	mA	2
N-Channel			0.5	10	1.55	-	1.25 <sup>●</sup>	2.5	-	0.87	-		2
P-Channel	I DP		4.5	5	-0.31	-	-0.25 <sup>●</sup>	-0.5	-	-0.17	1	mA	2
·	_		9.5	10	0.81	-	-0.65 <sup>●</sup>	-1.3	-	0.45	-		2
Diode Test, 100 μA Test Pin	V <sub>DF</sub>				-	1.5 <sup>●</sup>	-	-	1.5 <sup>●</sup>	-	1.5 <sup>●</sup>	v	3
Input Current	4				-	-	-	10	-		-	pА	-

Limits with black dot (•) designate 100% testing. Refer to RIC-1028 "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or a one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix, 5 V OR 10 V





Fig. 2-Quiescent device current test circuit.





Fig. 4- Typical Propagation Delay Time vs. Load Capacitance.



Fig. 5-Typical Transition Time vs. Load Capacitance.

#### **DYNAMIC ELECTRICAL CHARACTERISTICS** at $T_A = 25^{\circ}C$ and $C_L = 15 \, pF$

Typical Temperature Coefficient for all values of  $V_{DD} = 0.3\%/^{\circ}C$ 

					LIMITS		N O T E	
CHARACTERISTICS	SYMBOLS		TEST CONDITIONS		CD4035AI			UNITS
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.		S
CLOCKED OPERATION								
Propagation Delay Time:	<sup>t</sup> PLH <sup>,</sup>		5	-	250	500		
	<sup>t</sup> PHL		10	-	100	200	ns	1
Transition Time:	tTHL,		5	-	100	200		
	<sup>t</sup> TLH		10	-	50	100	ns	1
Minimum Clock	<sup>t</sup> WL <sup>,</sup>		5	-	200	335		
Pulse Duration	tWH		10	-	100	165	ns	_
Clock	<sup>t</sup> fCL <sup>*,</sup> <sup>t</sup> fCL		5			15		
Rise & Fall Time			10		-	5	μs	1
Setup Time:			5	-	250	500		
J/K Lines			10	-	100	200	ns	
Parallel-In Lines			5	-	100	350		-
Taraner III Ellica			10	-	50	80		
Maximum Clock	6		5	1.5	2.5	-	MHz	
Frequency	fCL		10	3•	5	-	MHZ	1
Input Capacitance	C <sub>I</sub>	Any I	nput	-	5	-	ρF	_
RESET OPERATION								
Propagation Delay Time:	<sup>t</sup> PHL <sup>,</sup>		5	-	250	500		
	<sup>t</sup> PLH		10	-	100	200	ns	-
Minimum Reset Pulse	twL,		5	-	200	400		
Duration	twh		10	_	100	175	ns	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. Note 1: Test is either a one input or a one output only.

\*If more than one unit is cascaded trCL should be made less than or equal to the sum of the fixed propagation delay time at 15 pF and the transition time of the output driving stage for the estimated capacitive load.











### **Digital Integrated Circuits**

Ionolithic Silicon

### High-Reliability Slash(/) Series CD4036A/..., CD4039A/...



### High-Reliability COS/MOS 4-Word by 8-Bit Random-Access NDRO Memory

For Logic Systems Applications on Aerospace, Military, and Critical Industrial Equipment

Binary Addressing Direct Word-Line Addressing CD4036AD, CD4036AK CD4039AD, CD4039AK

Special Features:

- COS/MOS logic compatibility at all input and output terminals
- Memory bit expansion
- Memory word expansion via Wire-OR capability at the 8 INPUT-BIT and 8 OUTPUT-BIT lines

RCA CD4036A and CD4039A "Slash" (/) Series are highreliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4036A is a single monolithic integrated circuit containing a 4-word x 8-bit Random Access NDRO Memory. Inputs include 8 INPUT-BIT lines, CHIP INHIBIT, WRITE, READ INHIBIT, MEMORY BYPASS, and 2 ADDRESS inputs. 8 OUTPUT-BIT lines are provided.

All input and output lines utilize standard COS/MOS inverter configurations and hence can be directly interfaced with COS/MOS logic devices.

CHIP INHIBIT allows memory word expansion by WIRE-ORing of multiple CD4036A packages at either the 8-bit input and/or output lines (See Fig. 1). With CHIP INHIBIT "high", both READ and WRITE operations are inhibited on the CD4036A. With CHIP INHIBIT "low", information can be written into and/or read continuously from one of the



Fig. 1 – CD4036A – Logic block diagram.

- Memory bypass capability for all bits
- Buffering on all outputs
- CD4036A- on-chip binary address decoding, separate READ INHIBIT and WRITE controls
- CD4039A-Direct word-line addressing
- Access Time-200 ns(Typ) at VDD=10 V

#### Applications

Digital equipment where low power dissipation and/or high noise immunity are primary design requirements.

- Channel Preset Memory in digital frequency-synthesizer circuits
- General-purpose and scratch-pad memory in COS/MOS and other low-power systems.



Fig. 2–CD4039A -- Logic block diagram.

four words selected by the binary code on the two address lines. With CHIP INHIBIT "low", a "high" WRITE signal and a "low" READ INHIBIT signal activate WRITE and READ operations, respectively, at the addressed word location (See Fig. 9).

The MEMORY BYPASS signal, when "high", allows shunting of information from the 8 INPUT-BIT lines directly to the 8 OUTPUT-BIT lines without disturbing the state of the 4 words. During the bypass operation input information may also be written into a selected word location, provided the CHIP INHIBIT is "low" and the WRITE is "high". The READ operation is deactivated during the BYPASS operation because information is fed directly from the 8 INPUT-BIT lines to the 8 OUTPUT-BIT lines.

RCA type CD4039A is identical to the CD4036A with the exception that individual address-line inputs have been provided for each memory word in place of the binary ADDRESS, CHIP INHIBIT, and READ INHIBIT inputs. When Wire-Oring multiple CD4039A packages for memory word expansion, an individual CD4039A is selected by addressing one of its word locations. The READ operation is activated whenever a word location is addressed (via a "high" signal—see Fig. 10).

These devices are electrically and mechanically identical with standard COS/MOS CD4036A and CD4039A types described in data bulletin 613 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4036A and CD4039A "Slash" (/) Series types are supplied in 24-lead dual-in-line ceramic packages ("D" suffix), in 24-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	
DC Supply-Voltage Range:	
(V <sub>DD</sub> – V <sub>SS</sub> )	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$v_{SS} < v_I < v_{DD}$
Recommended	
DC Supply-Voltage ( $V_{DD} - V_{SS}$ )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 <sup>o</sup> C



#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL		TEST				CD4036 CD4039		4036AI			N O T
			Vo	VDD	-55	°C		25°C		12	Е	
			Volts	Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	S
Quiescent Device				5	-	5	_	0.5	5	_	300	
Current	۱ <sub>۲</sub>			10		10 <sup>●</sup>	-	1	10 <sup>●</sup>	-	200 <sup>●</sup>	1
Quiescent Device	Рр			5	-	25	-	2.5	25	-	1500	-
Dissipation/Package	סי			10	-	100	-	10	100	-	2000	-
0				3	-	0.55	-	-	0.5	-	-	
Output Voltage: Low-Level	VOL			5	-	0.01	-	0	0.01	-	0.05	1
				10	-	0.01	-	0	0.01	-	0.05	
				15	-	-	-	-	0.5 <sup>●</sup>	-	0.5	
				3	1.45 <sup>●</sup>	-	1.5 <sup>●</sup>	-	-	-	-	ĺ
High-Level	v <sub>он</sub>			5	4.99	-	4.99	5	-	4.95	-	,
	тон	1		10	9.99	-	9.99	10	-	9.95	-	
				15	-	-	14.5 <sup>●</sup>	-	-	14.45 <sup>●</sup>	-	
Threshold Voltage: N-Channel	V <sub>TH</sub> N	I ID	= -20 μ	A	-0.7●	-3 <b>°</b>	-0.7•	-1.5 <b>°</b>	-3 <b>°</b>	-0.3 <sup>●</sup>	3 <b>°</b>	2
P-Channel	VTHP	I D	= 20 µA		0.7•	3•	0.7	1.5	3•	0.3	3•	2
Noise Immunity	V <sub>NL</sub>		0.8	5	1.5	-	1.5 <sup>●</sup>	2.25	-	1.4	-	
(All inputs except			1	10	3•	-	3•	4.5	_	2.9 <sup>●</sup>	-	
bit inputs when in memory by-	N.		4.2	5	1.4	-	1.5 <sup>●</sup>	2.25	-	1.5	-	1
pass mode.)	VNH		9	10	2.9 <b>.</b>	-	3•	4.5	-	3•	-	
Output Drive Current:	1. 11	Nor	0.5	5	0.12	-	0.10	0.2	-	0.07	-	2
N-Channel	<sup>1</sup> DN	mal	0.5	10	0.3	-	0.25	0.5		0.17	-	2
P-Channel	IDP	Read	4.5	5	-0.12	-	-0.10 <sup>•</sup>	-0.2	-	-0.07	-	2
	יסי ו	Modes	9.5	10	-0.3	-	-0.25 <sup>•</sup>	-0.5	-	-0.17	-	2
Output Drive Current	IDN	Mem	0.5	5	0.04	-	0.03 <sup>●</sup>	0.06	_	0.02	-	
N-Channel	ייסי	ory	0.5	10	0.09	-	0.075	0.15	-	0.05	-	2
P-Channel	J_P	By-	4.5	5	-0.04	-	-0.03 <sup>•</sup>	-0.06	-	-0.02	-	2
	<sup>1</sup> D <sup>P</sup>	pass Mode +	9.5	10	-0.09	-	0.075	-0.15	-	-0.05	- 1	2
Diode Test	VDF	100 µA	Test Pin	<u></u>	-	1.5•	-	-	1.5 •	-	1.5 •	3
Input Current	4		-	-	-	-	-	10	-	-	-	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or a one output only.

<sup>+</sup>Bit inputs driven from low-impedance driver.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix.



Fig. 6a)-CD4036AD and CD4036AK terminal assignments.



b)-CD4039AD and CD4039AK terminal assignments.

#### DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$ and $C_L = 15 \, pF$ Typical Temperature Coefficient for all values of $V_{DD} = 0.3\%^{\circ}C$

CHARACTERISTICS	SYMBOLS	TEST				4036AK 4039AK	UNITS	N O T
		CONDITIONS	VDD Volts		Тур.	Max.		ES
Read Delay Time: (Access time) Read Inhibit (RI)		OUTPUT TIED	5 10	-	375 150	750 300 <sup>●</sup>	ns	4
Chip Inhibit (CI)	t <sub>rd</sub>	THROUGH 100 kΩ TO V <sub>SS</sub> FOR DATA OUTPUT "HIGH"	5 10	1	500 200	1000 400 <sup>●</sup>	ns'	4, 7
Memory Bypass (MB)		AND TO V <sub>DD</sub> FOR DATA OUTPUT "LOW"	5 10	-	375 150	750 300 <sup>●</sup>	ns	7
Address (ADD)		LOW	5 10	1	500 200	1000 400 <sup>●</sup>	ns	1, 7
Write Set-up Time	tWS	-	5 10	250 100 <sup>●</sup>	125 50		μs	2, 7
Write Removal Time	tWR		5 10	0 30•	0		ns	3, 7
Write Pulse Duration	tW		5 10	150 60 <sup>●</sup>	75 30		ns	7
Data Set-up Time	tDS		5 10	-	0	0* 0*	ns	5
Data Overlap Time	tDO		5 10	100▲ 40▲	50 20	-	ns	6
Output Transition Time	tTHL, tTLH		5 10	-	200 100	400 200	ns	-
Input Capacitance	CI	Any Input		-	5	-	pF	-

1. For CD4036A only, remove 100-kΩ test condition and write all 1's in word one, and all 0's in word two, or vice-versa.

2. Delay from change of ADDRESS or CHIP-INHIBIT signals to application of WRITE pulse.

• For footnote, see Page 563.

3. Delay from removal of WRITE pulse to change of ADDRESS or CHIP-INHIBIT signals.

4. Values for CD4036AD & 4036AK only.

5. The time that DATA signal must be present before the WRITE pulse removal.

6. The time that DATA signal must remain present after the WRITE pulse removal.

7. Test is a one input one output only.

Min. indicates satisfactory operation if t<sub>DO</sub> equals or exceeds this value.

Max. indicates satisfactory operation if t<sub>DS</sub> equals or exceeds this value.



Fig. 7-Typical n-channel drain characteristics.



92CS-20677







**Digital Integrated Circuits Monolithic Silicon** High-Reliability Slash(/) Series CD4040A/...



### **High-Reliability COS/MOS 12-Stage Ripple-Carry Binary Counter/Divider**

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- Medium-speed operation . . . . .5-MHz (typ.) input pulse rate at V<sub>DD</sub>-V<sub>SS</sub> = 10V
- (typ.) at V<sub>DD</sub>--V<sub>SS</sub> = 10 V and V<sub>DS</sub> = 0.5 V
- Common reset
- Fully static operation
- All 12 buffered outputs available
- Low-power TTL compatible

RCA CD4040A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4040A consists of an inputpulse-shaping circuit and 12 ripple-carry binary counter stages. Resetting the counter to the all-O's state is accomplished by a high-level on the reset line. A master-slave flipflop configuration is utilized for each counter stage. The state of the counter is advanced one step in binary order on the negative-going transition of the input pulse. All inputs and outputs are fully buffered.

These devices are electrically and mechanically identical with standard COS/MOS CD4040A types described in data bulletin 624 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels -/1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels -/M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

For a listing of the Screening Level Options available for both packaged devices and chips, and for a description of the CD4040A "Slash" (/) Series types are supplied in 16lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic packages ("K" suffix), or in chip form ("H" suffix).

#### Applications:

- Frequency-dividing circuits
- **Time-delay circuits**
- **Control counters**

10 R 9 0 TERMINAL ASSIGNMENT CD4040AD CD4040AK

VIEW

012 1

06 2 ٥5 3

07. 4

04 5

Q3 e

02

Vss

92CS- 2290

16 VDC 15 QII

14 010

13

12 09

11 R

08



92CM-20748RI

Fig. 1-Logic diagram of CD4040A input pulse shaper and 1 of 12 stages.



MAXIMUM	RATINGS	, Absolute-Maximum	Values
---------	---------	--------------------	--------

Storage-Temperature Range	
DC Supply-Voltage Range:	0.5 + + 15 - 14
(V <sub>DD</sub> – V <sub>SS</sub> )	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$v_{SS} < v_1 < v_{DD}$
Recommended	
DC Supply-Voltage (V <sub>DD</sub> – V <sub>SS</sub> )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+2,65 °C





#### STATIC ELECTRICAL CHARACTERISTICS (All Inputs ... $V_{SS} \le V_I \le V_{DD}$ ) Recommended DC Supply Voltage 3 to 15 V

CHARACTERISTIC								L	IMITS				N	
	SYMBOL	TEST CONDITIONS		CD4040AD, CD4040AK							UNITS	O T		
			vo	VDD	5	5°C		25°C		125	5°C		E S	
· · · · · · · · · · · · · · · · · · ·			Volts	Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.			
Quiescent Device Current	ا ار			5	-	15 25 <sup>●</sup>		0.5	15 25 <sup>●</sup>	-	900	μΑ	1	
Quiescent Device				10	-		-	1		-	500 <sup>®</sup>			
Dissipation/Package	PD			5	~	75		2.5	75		4500	μw	-	
0				10		250		10	250 0.5 <sup>●</sup>	-	5000			
Output Voltage Low-Level	V <sub>OL</sub>			3		0.55	-			-	-			
	UL			5		0.01	-	0	0.01	-	0.05	v	1	
		Fanou	t	10	-	0.01	-	0	0.01	-	0.05			
High-Level		of 50 COS/N	IOS	15		-	- 2.3 <sup>•</sup>	-	0.5 <sup>•</sup>		0.55			
High-Level	v <sub>он</sub>	мон	Inputs		3	2.25			-	-	-	-		•
				5	4.99		4.99	5	-	4.95 9.95		v	1	
				10 15	9.99		9.99 14.5 <sup>●</sup>	10		9.95 14.45 <sup>•</sup>				
Threshold Voltage:				-15			14.5			14.45				
N-Channel	V <sub>TH</sub> N	- = D	20 µA		0.7 <sup>●</sup>	-3 <b>°</b>	-0.7 <sup>●</sup>	~1.5	3 <b>®</b>	0.3 <b>•</b>	-3 <sup>●</sup>	v	2	
P-Channel	VTHP	I <sub>D</sub> = 2	0μΑ		0.7	3•	0.7	1.5	3.	0.3	3•	1 °	1 <sup>2</sup>	
Noise Immunity	V		0.8	5	1.5	-	1.5	2.25	-	1.4	- '	v		
(Any Input)	V <sub>NL</sub>		1	10	3 <b>°</b>	-	3•	4.5	-	2.9 <sup>●</sup>	-	ľ	1	
For Definition,			4.2	5	1.4	-	1.5 <sup>●</sup>	2.25	-	1.5	-	v		
See Appendix SSD-207	∨ <sub>NH</sub>		.9	10	2.9 <sup>®</sup>	-	3•	4.5	-	3 <b>°</b>	-			
Output Drive Current:			0.5	5	0.22	-	0.145•	0.36	-	0.125	-		2	
N-Channel	<sup>I</sup> D <sup>N</sup>		0.5	10	0.44	-	0.4•	0.75	-	0.25	-	mA		
P-Channel	I <sub>D</sub> P		4.5	5	-0.15	-	0.1•	0.25		-0.085	-			
	-		9.5	10	0.3	-	-0.25°	0.5	-	0.175	-	mA	2	
Diode Test, 100 µA Test Pin	V <sub>DF</sub>				-	1.5 <sup>●</sup>	_	-	1.5•	_	1.5 <sup>●</sup>	v	3	
Input Current	4					-	-	10	-	-	-	pА	-	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reli…oility COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix.

#### **DYNAMIC ELECTRICAL CHARACTERISTICS**, At $T_A = 25^{\circ}$ C, $V_{SS} = OV$ , $C_L = 15$ pF (unless otherwise specified), and input rise and fall times = 20 ns, except t<sub>r</sub>CL and t<sub>r</sub>CL. Typical Temperature Coefficient for all values of $V_{DD} = 0.3\%^{2}$ C.

CHARACTERISTIC	SYMBOL	TEST CONDITIONS			CD4040AK, A	UNITS	NOTE	
			V <sub>DD</sub> ·	Min.	Тур.	Max.	1	
Input-Pulse Operation								
Propagation Delay	TPHL/	1	5	-	300	400		
Time	<sup>t</sup> PLH		10	-	150	200 <sup>●</sup>	ns	1,4
Transition Time	THL'		5	_	150	300	ns	
	<sup>t</sup> TLH		10	-	75	150 <sub>e</sub>	115	4
Min. Januar Dulas Mildah	twL,	f = 100KHz	5		200	400		
Min. Input-Pulse Width	twh	T = TOUKHZ	10	-	75	110	ns	-
Input-Pulse	t <sub>rφ</sub> ,		5	-	-	15		
Rise & Fall Time	tfφ		10	-	- 1	7.5	μs	2,4
Max. Input-Pulse			5	1.5	1.75	-		
Frequency	fφ		10	5 🕈	6	-	MHz	4
Input Capacitance	CI	Any input		-	5	-	ρF	
Reset Operation								
Propagation Delay			5		500	1000		
Time	<sup>t</sup> PHL		10	-	250	500	ns	3
Minimum Reset			5	_	500	1000		
Pulse Width	twH		10	-	250	500	ns	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

NOTES:

- Messured from the 50% level of the negative clock adgo to the 50% level of either the positive or negative adge of the Q1 output (pin 9); or messured from the negative adge of Q1 through Q11 outputs to the positive or negative edge of the next higher output.
- 2. Maximum input rise or fall time for functional operation.
- 3. Measured from the positive edge of the reset pulse to the
- negative edge of any output (Q1 to Q12).
- 4. Test is a one input one output only.





Fig. 5- Typical propagation delay time vs. load capacitance (per stage).



Fig. 6-Typical transition time vs. load capacitance.



Fig. 8- Maximum input-pulse frequency vs. supply voltage.



Fig. 10-Input-pulse noise-immunity test circuit.



Fig. 7- Typical dissipation characteristics.



Fig. 9- Reset-noise-immunity test circuit.



Fig. 11-Quiescent-device-current test circuit.



**Digital Integrated Circuits** 

Monolithic Silicon

14

13 - D

12

11 — м

10

9 ---- L

8 — к

TOP

VIEW

TERMINAL ASSIGNMENT

CD4041AD

CD4041AK

Vpp

- N

- C

92CS - 20755

### High-Reliability Slash(/) Series CD4041A/...

F ---- 1

F - 2

A — 3

G - 4

н

Vss

5

6

7



### High-Reliability COS/MOS Quad True/Complement Buffer

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

#### Features:

#### True Output

- High current source and sink capability
  8 mA (typ.) @ V<sub>DS</sub> = 0.5 V, V<sub>DD</sub> = 10 V
  3.2 mA (typ.) @ V<sub>DS</sub> = 0.4 V, V<sub>DD</sub> = 5 V
  (two TTL loads)
- Complement Output
- Medium current source and sink capability 3.6 mA (typ) @ VDS = 0.5 V, VDD = 10 V 1.6 mA (typ.) @ VDS = 0.5 V, VDD = 5 V

RCA CD4041A "Slash" (/) Series types are high-reliability COS/MOS integrated circuit Quad True/Complement Buffers designed for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4041A consists of n-and p-channel units having low channel resistance and high current (source and sink) capability. It is intended for use as a buffer, line driver, or COS/MOS-to-TTL driver. It can also be used as an ultra-low power resistornetwork driver, and in other applications where high noise immunity and low power dissipation are primary design requirements.

These devices are electrically and mechanically identical with standard COS/MOS CD4041A types described in data bulletin 572 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4041A "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in the 14-lead ceramic flat package ("K" suffix), or in chip form ("H" suffix).

#### Applications:

- High current source/sink driver
- COS/MOS-to-DTL/TTL converter
- Display driver
- MOS clock driver
- Resistor network driver
  - (Ladder or weighted R)
- Buffer
- Transmission line driver





#### MAXIMUM RATINGS, Absolute-Maximum Values:

Storage Temperature Range	-65°C to +150 -55°C to +125	°C °C
DC Supply Voltage Range	00 0 10 1120	Ũ
(V <sub>DD</sub> – V <sub>SS</sub> )	–0.5 V to +15	v
Device Dissipation (Per Pkg.)	200	mW
Average Dissipation Per Output	100	mW
Allowable Input Rise and Fall Time		
vs Supply and Frequency	See Fig. 17	

All Inputs	v <sub>ss</sub> ≤v <sub>I</sub> ≤v <sub>DD</sub>	
DC Supply Voltage (V <sub>DD</sub> – V <sub>SS</sub> )	3 to 15	v
Recommended	1	
Input Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>	
Lead Temperature (During soldering):		
At distance 1/16 ± 1/32 inch (1.59 ± 0	.79 mm)	
from case for 10 seconds max	265	°C

### STATIC ELECTRICAL CHARACTERISTICS (All Inputs $\dots$ V<sub>SS</sub> $\leq$ V<sub>I</sub> $\leq$ V<sub>DD</sub>) Recommended DC Supply Voltage 3 to 15 V

		LIMITS											
					CD4041AD, CD4041AK								
CHARACTERISTIC	SYMBOL	TEST CO	NDITIO	ONS	-58	5°C		25°C		125 <sup>0</sup>		UNITS	Notes
			V <sub>O</sub> Volts	V <sub>DD</sub> Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device Current	ι	Inputs to		5 10	-	1 2•	-	0.005	1 2•		60 40•	μΑ	1
		Ground			-					_			
Quiescent Device Dissipation/Package	PD	or V <sub>DD</sub>		5 10		5 20	-	0.025 0.05	5 20	· - -	300 400	μW	
Output Voltage:				3		0.55•			0.50 <b>°</b>				1
Low-Level	Vol	VOL		5		0.01		0	0.01		0.05	v	
LOW-Level		Fan-out		10 15	<u> </u>	0.01		0	0.01 0.50 <sup>●</sup>		0.05 0.55•		1
		of 50 COS/MOS		3	2,25 <b>•</b>		2.3•		0.50		0.55		<u>-</u>
		Inputs		5	4.99	_	4.99	5	_	4.95	-		<u>'</u>
High-Level	∨он			10	9.99	_	9.99	10	_	9.95	_	v	2
				15			14.40 <b>°</b>			14.45 <b>•</b>			· 1
Threshold Voltage: N-Channel	V <sub>TH</sub> N	I <sub>D</sub> = -10 μA		-0.7•	-3.0 <b>°</b>	-0.7	-1.5	-3.0•	-0.3	• -3.0	v		
P-Channel	VTHP	ID =	10 µA		0.7●	3.0°	0.7 •	1.5	3.0 <b>°</b>	0.3	3.0 <sup>●</sup>	v	2
Noise Immunity <sup>▲</sup>	V		0.95	5	1.5	·I	1.5●	2.25	-	1.4	-	v	
(All Inputs)	VNL .	True	2.9	10	3•	-	3•	4.5	1	2.9 <b>•</b>	-	v	
	V <sub>NH</sub>	Output	3.6	5	1.4		1.5•	2.25	-	1.5		v	
	*NH		7.2	10	2.9•	-	3•	4.5	·	3•	· _		
Output Drive Current:		True	0.4	5	2.1		1.6•	3.2	-	1.2	-		2
N-Channel	IDN	Output	0.5	10	6.25 <sup>.,</sup>	-	· 5•	10	-	3.5		mA	
		Comple- ment	0.5	5	1	· -	0.8•	1.6		0.55	-		
		Output	0.5	10	2.5''	-	2●	4	-	1.4	-		
		True	4.5	5	-1.75		-1.4 <sup>●</sup>	-2.8	-	-1	-		
P-Channel	InP	Output	9.5	10	-5' '	-	<u>-4</u> •	-8	-	-2.8	-	mA	
		Comple- ment Output	4.5 9.5	5 10	-0.75 -2.25	-	-0.6 <sup>•</sup>	-1.2 -3.6	 ·	0.4 1.25	-	· .	
Diode Test		10 μA at ar input or ou		•		1.5•			1.5•		1.5	V	3
Input Current	- <u>1</u>	Any Input	-		-	-	-	10	_ ·	-	··	pA	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs. Note 2: Test is either a one input or a one output only.

Values shown are for True Output.



Fig. 2- Minimum n-channel drain characteristics-true output.



Fig. 4-Minimum n-channel drain characteristics-complement output.



Fig. 6- Minimum and maximum transfer characteristics-true output.



Fig. 3- Minimum p-channel drain characteristics-true output.



Fig. 5- Minimum p-channel drain characteristics-complement output.



Fig. 7- Minimum and maximum transfer characteristicscomplement output.

si.

					LIMIT	rs	
CHARACTERISTIC	SYMBOL	TEST CONDITI	CI CI	UNITS			
			V <sub>DD</sub> (Volts)	MIN.	түр.	MAX.	
Propagation Delay Time:		True	5		65	115	
High-to-Low Level	<sup>t</sup> PHL	Output	10	-	40	75 •	ns
		Complement	5		55	100	
		Output	10		30	45 •	• ns
Low to High Loval	<sup>t</sup> PLH	True	5	-	75	125	
Low-to-High Level		Output	10	-	45	75 •	- ns
		Complement	5	-	45	100	ns
		Output	10	-	25	40 •	. 115
Transition Time:	t	True	5	-	20	40	ns
High-to-Low Level	<sup>t</sup> THL	Output	10	-	13	25 •	115
		Complement	5	-	40	60	ns
		Output	10		25	40 •	115
	t	True	5		20	40	- ns
Low-to-High Level	<sup>t</sup> tlh	Output	10	-	13	25 <b>•</b>	.15
		Complement	5		35	55	ns
		Output	10	-	25	40 •	
Input Capacitance	C1	Any Input			5	-	pF

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C and C<sub>L</sub> = 15pF Typical Temperature Coefficient for all values of V<sub>DD</sub> = 0.3%/°C

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. Note 1: Test is a one input one output only.

		TEST CON	DITIONS	I				
CHARACTERISTIC	SYMBOL		Driving	С1 С1	UNITS			
			TTL,DTL	MIN.	TYP.	MAX.		
Propagation Delay Time:		$R_L = 2k\Omega$	Med. Power	-	75	150	ns	
High-To-Low Level	<sup>t</sup> PHL	$R_L = 20k\Omega$	Low Power	-	75	150	115	
Low To With Lovel	<sup>t</sup> PLH	$R_L = 2k\Omega$	Med. Power	-	85	175		
Low-To-High Level		$R_L = 20k\Omega$	Low Power	-	85	175	ns	
<b>T T</b>	tTHL=	$R_L = 2k\Omega$	Med. Power	-	20	50		
Transition Time	<sup>t</sup> TLH	$R_L = 20k\Omega$	Low Power	-	20	50	ns	



Fig. 8- Typical transition time vs. C<sub>L</sub>-true output.



Fig. 9– Typical high-to-low level transition time vs.  $C_L$ -complement output.


Fig. 10– Typical low-to-high level propagation delay time vs.  $C_l$  -true output.



Fig. 12- Typical power dissipation vs. frequency per output pair



Fig. 14- Quiescent device current test circuit.







Fig. 13– Typical power dissipation vs. input rise & fall time per output pair.



Fig. 15- Noise immunity test circuit.



### Digital Integrated Circuits Monolithic Silicon High-Reliability Slash(/) Series

CD4042A/...



### High-Reliability COS/MOS Quad Clocked "D" Latch

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- Medium Speed Operation ... tPHL = tPLH = 50 ns (typ) at VDD = 10 V and CI = 15 pF
- Clock Polarity Control
- Q and Q Outputs
- Common Clock
- Low Power TTL Compatible Applications:
- Buffer Storage
- Holding Register
- General Digital Logic

RCA CD4042A "Slash" (/) Series are high-reliability COS/MOS integrated circuit Quad Clocked "D" Latches intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4042A types contain four latch circuits, each strobed by a common clock. Complementary buffered outputs are available from each circuit. The impedance of the n- and p-channel output devices is balanced and all outputs are electrically identical.

Information present at the data input is transferred to outputs Q and  $\overline{Q}$  during the CLOCK level which is programmed by the POLARITY input. For POLARITY = 0 the transfer occurs during the 0 CLOCK level and for POLARITY = 1 the transfer occurs during the 1 CLOCK level. The outputs follow the data input providing the CLOCK and POLARITY levels defined above are present. When a CLOCK transition occurs (positive for POLARITY = 0 and negative for POLARITY = 1) in information present at the input during the CLOCK transition is retained at the outputs until an opposite CLOCK transition occurs.

These devices are electrically and mechanically identical with standard COS/MOS CD4042A types described in data bulletin 589 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types

04 16 VDD 15 - 04 OI 2 - n4 ō١ з 14 13 03 DI 4 TOP VIEW CLOCK 5 12 03 POLARITY 6 11 03 D2 10 02 02 8 9 ٧<sub>SS</sub> TERMINAL ASSIGNMENT







CLOCK	POLARITY	۵
0	0	D
	0	LATCH
1	-1	D
2	1	LATCH

Fig.1 - Logic block diagram and truth table.

can be supplied to three screening levels - /M, /N, and /R.

File No. 756

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types". The CD4042A "Slash" (/) Series types are supplied in 16-lead welded-seal dual-in-line ceramic packages ("D" suffix), in the 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

		LIMITS											
							CD4042			ΔК			
CHARACTERISTIC	SYMBOL	TEST CO	NDITI	ONS	-5	5°C	004042	25°C	04042		5°C	UNITS	Notes
			V <sub>O</sub> Volts	VDD	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device		Inputs		5		1		0.005	1	_	60		
Current	۱L	to		10	-	2°		0.005	2 <b>°</b>	-	40 <b>°</b>	μA	1
Quiescent Device		Ground or		5		5	-	0.025	5	_	300		
Dissipation/Package	PD	VDD		10	-	20	_	0.05	20	-	400	μW	-
Output Voltage:				3		0.55°			0.50•				1
				5	-	0.01		0	0.01		0.05		-
Low-Level	VOL			10		Ò.01		0	0.01		0.05	V	-
		Fan-out of 50		15					0.50 <b>°</b>		0.55 <b>°</b>		1
		COS/MOS		3	2.25 <b>°</b>		2.3 <b>°</b>						1
High-Level V <sub>OH</sub>		Inputs		5	4.99	_	4,99	5	-	4.95			-
	⊻он			10	9.99	-	9.99	10	-	9.95	-		-
				15			14.5°			14.45 <b>°</b>			1
Threshold Voltage: N-Channel	VTHN	I <sub>D</sub> = -10 μA			-0.7 <b>°</b>	-3.0°	-0.7 <b>°</b>	-1.5	-3.0 <b>°</b>	-0.3 <b>°</b>	-3.0 <sup>0</sup>	v	
P-Channel	VTHP	I <sub>D</sub> =	10 µA		0.7•	3.0°	0.7 <b>°</b>	1.5	3.0°	0.30	3.0 <b>°</b>	V	2
			0.95	5	1.5	_	1.5°	2.25	_	1.4	-		
Noise Immunity (All Inputs)	VNL		2.9	10	3 <b>°</b>		3•	4.5	-	2.9 <b>°</b>		v	1
(All inputs)			3.6	5	1.4	-	1.5 <sup>0</sup>	2.25	_	1.5	_		
	VNH		7.2	10	2.9 <b>°</b>		3•	4.5	-	30	_	V	
Output Drive Current:			0.5	5	0.5	'	0.4 <sup>°</sup>	1	-	0.27	-	mA	
N-Channel	inel I <sub>D</sub> N -		0.5	10	1.25	-	10	2	-	0.7	-	mA	2
P-Channel	I <sub>D</sub> P		4.5	5	-0.45		-0.35	-1	-	-0.25	-		2
r-Channes	IDe		9.5	10	-1.15	-	-0.9°	-2	-	-0.6	-		2
Diode Test	V <sub>DF</sub>	10 μA at an input or out			-	1.5 <b>°</b>	-	-	1.5 <b>°</b>	-	1.5 <b>°</b>	-	3
Input Current	4	Any Input			-		-	10	-	-	-	pА	-

#### STATIC ELECTRICAL CHARACTERISTICS (All Inputs $\dots$ V<sub>SS</sub> $\leq$ V<sub>I</sub> $\leq$ V<sub>DD</sub>) Recommended DC Supply Voltage 3 to 15 V

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or a one output only.

For/Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C, V<sub>SS</sub> = OV, C<sub>L</sub> = 15pF, and input rise and fall times = 20 ns, except t<sub>r</sub>CL and t<sub>f</sub>CL.

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS		CD4042	LIMIT: AD, CD		UNITS	NOTES
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.		NOTES
Propagation Delay Time	tPHL,		5	-	150	300		
	<sup>t</sup> PLH		10	-	75	125 •	ns	1
Transition Time	tTHL,		5	-	100	200		
Transition Time	<sup>t</sup> TLH		10	-	50	100•	ns	1
Minimum Clock Pulse	twL,		5	-	175	250		
Width	twн		10	-	50	75	ns	-
Clock	trCL,		5		-	15		
Rise & Fall Time	tfCL		10		-	5•	μs	1
Set-Up Time			5		50	100		
oct-op mile			10	1	25	50	ns	-
Input Capacitance	C1		-	-	5	-	pF	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one input, one output only.

#### MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C
Operating Temperature Range	-55 to +125 °C
DC Supply-Voltage Range:	
(V <sub>DD</sub> – V <sub>SS</sub> )	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_1 \leq V_{DD}$
Recommended	00-1-00
DC Supply-Voltage (V <sub>DD</sub> – V <sub>SS</sub> )	3 to 15 V
Recommended	
Input-Voltage Swing	VDD to Vss
Lead Temperature (During Soldering)	55 00
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 °C



Fig. 2— Min. n-channel drain characteristics.











Fig. 6- Quiescent device current.





**Digital Integrated Circuits** Monolithic Silicon

High-Reliability Slash(/) Series CD4043A/..., CD4044A/...



### **High-Reliability COS/MOS** Quad 3-State R/S Latches

For Logic Systems Applications in Aerospace. Military, and Critical Industrial Equipment

Quad NOR R/S Latch – CD4043A Quad NAND R/S Latch - CD4044A Special Features:

- Medium Speed Operation
- 3-Level Outputs with Common Output Enable
- Separate Set and Reset Inputs for Each Latch
- Low Power TTL Compatible
- NOR and NAND Configurations

Applications:

- Holding Register in Multi-**Register System**
- Four Bits of Independent
- Storage with Output Enable Strobed Register
- General Digital Logic

RCA-CD4043A and CD4044A "Slash" (/) Series are highreliability COS/MOS integrated circuit Quad 3-State R/S Latches intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4043A types are guad cross-coupled 3-State NOR latches; the CD4044A types, quad cross-coupled 3-State NAND latches. Each latch has a separate Q output and individual SET and RESET inputs. The Qoutputs are gated through transmission gates controlled by a common ENABLE input. A logic "1" or "high" on the ENABLE input connects the latch states to the Q outputs. A logic "O" or "low" on the ENABLE input disconnects the latch states from the Q outputs, resulting MAXIMUM RATINGS, Absolute-Maximum Values: in an open circuit condition on the Q outputs. The open circuit feature allows common busing of the outputs. The logic operation of the latches is summarized in the truth table on the following page.

These devices are electrically and mechanically identical with standard COS/MOS CD4043A and CD4044A types described in data bulletin 590 and DATABOOK SSD-203B Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels -/1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4043A and CD4044A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

Storage-Temperature Range	
DC Supply-Voltage Range: (V <sub>DD</sub> – V <sub>SS</sub> )	_0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$v_{SS}\!\le\!v_{I}\!\le\!v_{DD}$
Recommended	
DC Supply-Voltage ( $V_{DD} - V_{SS}$ )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 <sup>o</sup> C

### STATIC ELECTRICAL CHARACTERISTICS (All Inputs ... $V_{SS} \le V_I \le V_{DD}$ ) Recommended DC Supply

#### Voltage 3 to 15 V

			gi in	0.04		004040	LIMI					
CHARACTERISTIC	SYMBOL	TEAT CONDUTIN		-55		CD4043	25°C	4044AC	0, CD4044		UNITS	Noter
CHARACTERISTIC	STINBUL	TEST CONDITIO		 Min.	Max.	Min.	25°C	Max.	Min.	Max.	01113	NUCES
Quiescent Device		Inputs	5	-	1	-	0.005	1	-	60		1
Current	۱L	to Ground	10	-	2•	-	0.005	2•	-	40 <b>•</b>	μA	
Quiescent Device	PD	or	5		5	-	0.025	5	-	300	μW	_
Dissipation/Package		V <sub>DD</sub>	10		20	-	0.05	20	-	400	<i>_</i>	
Output Voltage:			3	-	0.55 <b>°</b>	-	-	0.5 <sup>•</sup>	-	-		
Low-Level	VOL		5	-	0.01		0	0.01		0.05	v	1
		Fan-out	10		0.01	-	0	0.01		0.05		
		of 50	15		-	-	-	0.5•	-	0.55•		
		COS/MOS Inputs	3	2.25	_	2.3•			-	-		
High-Level	V <sub>OH</sub>		5	4.99 9.99		4.99	5		4.95	-	V	1
			10	9.99	-	9.99 14.5 <sup>●</sup>	10		9.95 14.45 <sup>•</sup>			
Threshold Voltage: N-Channel	V <sub>TH</sub> N	l <sub>D</sub> = -10 μA		-0.7•	-3.0•	-0.7 <sup>•</sup>	-1.5	-3.0•	-0.3 <sup>o</sup>	-3.0•	v	
P-Channel	VTHP	I <sub>D</sub> = 10 μA		0.7	3.0•	0.7	1.5	3.0 <b>°</b>	0.3	3.0 <sup>•</sup>	v	2
		V <sub>O</sub> = 0.95 V	5	1.5	-	1.5	2.25	-	1.4	-		
Noise Immunity (All Inputs)	V <sub>NL</sub>	V <sub>O</sub> = 2.9 V	10	3•		3•	4.5	-	2.9 <b>°</b>	-	v	
(All Inputs)		$V_0 = 3.6 V$	5	1.4	_	1.5.	2.25	-	1.5	-	v	1
	V <sub>NH</sub> ·	V <sub>O</sub> = 7.2 V	10	2.9•	-	3•	4.5	-	3•	-		
Output Drive Current:			5	0.25	-	0.2 <sup>0</sup>	0.5	-	0.14	-		2
N-Channel	IDN	V <sub>O</sub> = 0.5 V	10	0.61	-	0.5 <sup>●</sup>	1	-	0.35	-	mA	2
P-Channel	IDP	V <sub>O</sub> = 4.5 V	5	-0.22	-	-0.175 <sup>●</sup>	-0.5	-	-0.12	-	mA .	2
		V <sub>O</sub> = 9.5 V	10	-0.5		-0.4 <sup>●</sup>	-1	-	-0.28	_	1	
Diode Test	V <sub>DF</sub>	100 μA at any input or output			1.5 <b>°</b>	_	_	1.5•		1.5 <b>°</b>	v	3
Input Current	1	Any Input		-	-	-	10	-	-	-	pА	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.





Fig. 2- Noise immunity.

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C, V<sub>SS</sub> = OV, C<sub>L</sub> = 15pF, and input rise and fall times = 20 ns, except t<sub>r</sub>CL and t<sub>f</sub>CL.

CHARACTERISTICS	SYMBOLS	TEST CONDI		CD4043			UNITS	NOTES
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.		
Propagation Delay Time	tPHL,		5		175	350		
Fropagation Delay Time	<sup>T</sup> PLH		10	-	75	175 <sup>●</sup>	ns	1
Transition Time	tthL,		5	-	100	200		
Transition Time	<b>TLH</b>		10	-	50	100 <sup>●</sup>	ns	1
Minimum Set and Reset	tWH(S),		5	-	80	200		
Pulse Width	h <sup>t</sup> WH(R)		10		40	100 <sup>●</sup>	ns	1
Input Capacitance	C <sub>1</sub>		-	-	5		pF	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

CD4044A-NAND

Note 1: Test is one input or a one output only.



9205-20211





CD4044A Terminal Diagram



Fig. 3-Logic diagrams & truth tables.

Fig. 4-Schematic diagram-CD4043A.



Fig. 5-Schematic diagram-CD4044A.







Fig. 10-Typ. dissipation characteristics.



**Digital Integrated Circuits** 

Monolithic Silicon

### High-Reliability Slash(/) Series CD4045A/...



# High-Reliability COS/MOS 21-Stage Counter

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Applications:

- Digital equipment in which ultra-low dissipation and/or operation using a battery source are primary design requirements.
- Accurate timing from a crystal oscillator for timing applications such as wall clocks, table clocks, automobile clocks, and digital timing references in any circuit requiring accurately timed outputs at various intervals in the counting sequence.
- Driving miniature synchronous motors, stepping motors, or external bipolar transistors in push-pull fashion.

RCA CD4045A "Slash" (/) Series types are high-reliability COS/MOS integrated circuit 21-Stage Counters intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4045A is a timing circuit consisting of 21 counter stages, two outputshaping flip-flops, two inverter output drivers, three 5.5 V zener diodes (providing transient protection at 16.5 V), and input inverters for use in a crystal oscillator. This device may be operated over a 3·to-15 V supply voltage range. The CD4045A configuration provides 21 flip-flop counting stages, and two flip-flops for shaping the output waveform for a 3.125% duty cycle. Push-pull operation is provided by the inverter output drivers.

The first inverter is intended for use as a crystal oscillator/ amplifier. However, it may be used as a normal logic inverter if desired.

A crystal oscillator circuit can be made less sensitive to voltage supply variations by the use of source resistors. In this device, the sources of the p and n transistors have been brought out to package terminals. If external resistors are not required, the sources must be shorted to their respective substrates (Sp to V<sub>DD</sub>, S<sub>N</sub> to V<sub>SS</sub>). See Fig. 1.

These devices are electrically and mechanically identical with standard COS/MOS CD4045A types described in data bulletin 614 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

#### Features:

- Operation from 3 to 15 volts
- Microwatt quiescent dissipation . . . 2.5  $\mu$ W (typ.) @ V<sub>DD</sub> = 5 V; 10  $\mu$ W (typ.) @ V<sub>DD</sub> = 10 V
- Very-low operating dissipation . . .
   1 mW (typ.); @ V<sub>DD</sub> = 5 V, fφ = 1 MHz
- Output drivers with sink or source capability . . .
   7 mA (typ.) @ V<sub>O</sub> = 0.5 V, V<sub>DD</sub> = 5 V (sink)
   5 mA (typ.) @ V<sub>O</sub> = 4.5 V, V<sub>DD</sub> = 5 V (source)
- Medium speed (typ.)...  $f\phi = 5 \text{ MHz} @ V_{DD} = 5 \text{ V}$

 $f\phi = 10 \text{ MHz} @ V_{DD} = 10 \text{ V}$ 

#### 16.5 V zener diode transient protection on chip for automotive use

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4045A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).



Fig. 1- CD4045A and outboard components in a typical 21-stage counter application.

#### MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range:	
Ceramic packages	-55°C to +125°C
Plastic package	-40°C to +85°C
DC Supply-Voltage Range:	
(V <sub>DD</sub> – V <sub>SS</sub> )	-0.5 to +15 V
Device Dissipation:	
(Per package, including zener diodes)	. 200 mW
All Inputs	$V_{SS} \leq V_{I} \leq V_{DD}$
Recommended	
DC Supply-Voltage (V <sub>DD</sub> – V <sub>SS</sub> )	3 to 15 V
Recommended	
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>
Peak Zener Diode Current	
(Decay $\tau$ = 80 ms)	150 mA

Note 1: To minimize power dissipation in the zener diodes, and to ensure device dissipation less than 200 mW, a 150  $\Omega$  current-limiting resistor must be placed in series with the power supply for V\_DD > 13 V.

Note 2: Observe power supply terminal connections, V<sub>DD</sub> is terminal No. 3 and V<sub>SS</sub> is terminal No. 14 (not 16 and 8 respectively, as in all other CD4000A Series 16-lead devices).



Fig. 2— Typical dissipation vs. input frequency (21 counting stages).

### STATIC ELECTRICAL CHARACTERISTICS (All Inputs $\dots V_{SS} \le v_1 \le v_{DD}$ ) Recommended DC Supply Voltage 3 to 15 V

CHARACTERISTIC	SYMBOL	TEST CON		NC								UNITS	N
CHARACTERISTIC	STINIBUL	TEST CON			55		40454	25°C	AJAK	125	oC		о т
1			V <sub>O</sub> Volts	V <sub>DD</sub> Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		E S
Quiescent Device				5	_	15	-	0.5	15		900		
Current	۱L			10		25 <sup>•</sup>	_	1	25 <sup>•</sup>	-	500 <sup>•</sup>	μA	1
Quiescent Device▲				5		0.075	-	0.0025	0.075	-	4.5		
Dissipation/Package	PD			10	-	0.25	-	0.01	0.25	-	5	mW	-
				3	-	0.55 <sup>•</sup>	1	-	0.5 <sup>●</sup>		-		1
Output Voltage Low-Level VOL				5		0.01	-	0	0.01	-	0.05		-
	VOL			10	-	0.01		0	0.01	-	0.05		-
		Driving		15	-	1	-	-	0.50	-	0.55		1
High-Level		COS/MOS		3	2.25 <sup>•</sup>	-	2.3 <b>°</b>		-	-	-		1
				5	4.99	-	4.99	5		4.95	-		-
	v <sub>он</sub>			10	9.99		9.99	10		9.95		] ` I	_
				15		-	14.5 <sup>•</sup>	_	-	14.45	-		1
Threshold Voltage: N-Channel	V <sub>TH</sub> N	I <sub>D</sub> 10 μA			-0.3 <sup>●</sup>	-3 <b>•</b>	-0.3 <sup>•</sup>	-1.5	-2.8 <sup>•</sup>	-0.3•	-2.8	v	
P-Channel	V <sub>TH</sub> P	I <sub>D</sub> = 10 μA			0.3	3•	0.3 <sup>●</sup>	1.5	2.8 <sup>•</sup>	0.3	2.8 •		2
Sum	v <sub>TH</sub> s				-	3.7		-	3.6	-	3.7		2
				5	1.5		1.5 •	2.25	-	1.4	-		
Noise Immunity	V <sub>NL</sub>			10	3 •	-	3•	4.5	-	2.9 •	-		1
(Any Input)	v			5	1.4		1.5 •	2.25	-	1.5	-		
(Any Input)	V <sub>NH</sub>			10	2.9 •	~	3•	4.5	-	3 •			
Output Drive Current	1 <sub>D</sub> N		0.5	5	4.4		3.5 <b>•</b>	7	-	2.5		mA	
N-Channel	'D''		0.5	10	6.9	-	5.5°	11	-	3.9			2
P-Channel	۱ <sub>D</sub> P		4.5	5	- 3.1		·-2.5		-	-1.8		mA	-
	יטי			10	- 5.6		4.5	-9	-	-3.2			
Input Current	Ч					-		10	-	-	_	pА	3
Diode Test	VDF	100 µA at ea	100 $\mu$ A at each input or output			1.5*	-		1.5 <sup>●</sup>	-	1.5 <sup>•</sup>	<	-
Zener Breakdown Voltage	V <sub>(BR)Z</sub>	1 = 1	00 µA		13.3	17.8	13.5	16.5	18	13.7	18.2	v	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A/Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs. Note 2: Test is either a one input or a one output only.

<sup>A</sup>Maximum noise-free saturated Bipolar output voltage.

<sup>†</sup>Minimum noise-free saturated Bipolar output voltage.

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C, C<sub>L</sub> = 15 pF, and input rise and fall times = 20 ns, except t<sub>f</sub> $\phi$  and t<sub>f</sub> $\phi$ . Typical Temperature Coefficient for all values of V<sub>DD</sub> = 0.3%/<sup>o</sup>C

CHARACTERISTIC	SYMBOL	TEST CONDITIONS VDD (Volts)	LIMITS CD4045AD,CD4045AK			UNITS	N O T E S
Propagation Delay Time	<sup>t</sup> PHL <sup>,</sup>	5		2.2	4.4		
φ <sub>1</sub> to y or y+d out	<sup>t</sup> PLH	10	-	1.2	2.4	μs	-
Transition Time	<sup>t</sup> THL <sup>,</sup>	5	-	450	800	ns	_
	<sup>t</sup> TLH	10	-	375	650	115	_
Minimum Input-	<sup>t</sup> WL <sup>,</sup>	5	-	100	115		
Pulse Width	twh	10	-	50	60	ns	_
Input Pulse	t <sub>r</sub> φ,	5	-	-	15	μs	_
Rise & Fall Time	t <sub>f</sub> φ	10	-	-	10	μs	
	fφ	3	50 <sup>●</sup>	_		kHz	1
Maximum Input-Pulse	f <sub>m</sub> ø	5	4.4	5		MHz	
Frequency	f <sub>m</sub> ø	10	8.5	10	_	101112	
	fφ	15	2 <b>°</b>	-	-	MHz	1
Input Capacitance	CI	Any Input	-	5	_	pF	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional tests, all inputs/outputs to truth table.







Fig. 4-Minimum p-channel drain characteristics.





TEST CIRCUITS







### **Digital Integrated Circuits**

**Monolithic Silicon** 

### CD4046A/...

2. Edge-controlled memory network with phase-pulse output for lock indication



### High-Reliability COS/MOS Micropower Phase-Locked Loop

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

#### High VCO linearity

RCA-CD4046A "Slash" (/) Series are high-reliability COS/MOS integrated circuit Phase-Locked Loops intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment.

These devices are electrically and mechanically identical with standard COS/MOS CD4046A types described in data bulletin 637 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4046A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

The RCA-CD4046A COS/MOS Micropower Phase Locked Loop (PPL) consists of a low-power, linear voltage controlled oscillator (VCO) and two different phase comparators having a VCO inhibit control for ON-OFF keying and ultra-low standby power consumption

..... 1% (typ.)

- Zener diode to assist supply regulation
- Source-follower output of VCO control input (Demod. output)

#### Applications:

- FM demodulator and modulator
- Frequency synthesis and multiplication
- Frequency discriminator
   Data synchronization
- or Tone decoding FSK – Modems
- Voltage-to-frequency conversion
  Signal conditioning
- (See companion application note ICAN-6101 for application information and circuit details)



Fig. 1 - COS/MOS phase-locked loop block diagram.

common signal-input amplifier and a common comparator input. A 5.2-V zener diode is provided for supply regulation if necessary. The CD4046A is supplied in a 16-lead dual-in-line ceramic package (CD4046AD), It is also available in chip form (CD4046AH).

#### VCO Section

The VCO requires one external capacitor C1 and one or two external resistors (R1 or R1 and R2). Resistor R1 and capacitor C1 determine the frequency range of the VCO and resistor R2 enables the VCO to have a frequency offset if required. The high input impedance ( $1012\Omega$ ) of the VCO simplifies the design of low-pass filters by permitting the designer a wide choice of resistor-to-capacitor ratios. In order not to load the low-pass filter, a source-follower output of the VCO input voltage is provided at terminal 10 (DEMODULATED OUT-PUT). If this terminal is used, a load resistor (Rg) of 10 k $\Omega$  or more should be connected from this terminal to VSS. If unused this terminal should be left open. The VCO can be connected either directly or through frequency dividers to the comparator input of the phase comparators. A full COS/MOS logic swing is available at the output of the VCO and allows direct coupling to COS/MOS frequency dividers such as the RCA-CD4024A,CD4018A,CD4020A,CD4022A, or CD4029A. One or more CD4018A (Presettable Divide-by-N Counter) or CD4029A (Presettable Up/Down Counter), together with the CD4046A (Phase-Locked Loop) can be used to build a micropower low-frequency synthesizer. A logic 0 on the INHIBIT input "enables" the VCO and the source follower, while a logic 1 "turns off" both to minimize stand-by power consumption.

#### **Phase Comparators**

The phase-comparator signal input (terminal 14) can be directcoupled provided the signal swing is within COS/MOS logic levels [logic "0"  $\leq$  30% (V<sub>DD</sub>-V<sub>SS</sub>), logic "1"  $\geq$  70% (V<sub>DD</sub>-V<sub>SS</sub>)]. For smaller swings the signal must be capacitively coupled to the self-biasing amplifier at the signal input. Phase comparator I is an exclusive-OR network; it operates analagously to an over-driven balanced mixer. To maximize the lock range, the signal- and comparator-input frequencies signal input, this phase comparator has an average output voltage equal to V<sub>DD</sub>/2. The low-pass filter connected to the output of phase comparator I supplies the averaged voltage to the VCO input, and causes the VCO to oscillate at the center frequency (f<sub>D</sub>).

The frequency range of input signals on which the PLL will lock if it was initially out of lock is defined as the frequency capture range  $(2f_c)$ .

The frequency range of input signals on which the loop will stay locked if it was initially in lock is defined as the frequency lock range  $(2f_{L})$ . The capture range is  $\leq$  the lock range.

With phase comparator I the range of frequencies over which the PLL can acquire lock (capture range) is dependent on the low-pass-filter characteristics, and can be made as large as the lock range. Phase-comparator I enables a PLL system to remain in lock in spite of high amounts of noise in the input signal. One characteristic of this type of phase comparator is that it may lock onto input frequencies that are close to harmonics of the VCO center-frequency. A second characteristic is that the phase angle between the signal and the comparator input varies between  $0^{\circ}$  and  $180^{\circ}$ , and is  $90^{\circ}$  at the center frequency. Fig. 2 shows the typical, triangular, phase-to-output response charac-



Fig.2 – Phase-comparator I characteristics at low-pass filter output.

teristic of phase-comparator I. Typical waveforms for a COS/ MOS phase-locked-loop employing phase comparator I in locked condition of  $f_{0}$  is shown in Fig. 3.

Phase-comparator II is an edge-controlled digital memory network. It consists of four flip-flop stages, control gating, and a three-state output circuit comprising p- and n-type drivers having a common output node. When the p-MOS or n-MOS drivers are ON they pull the output up to V<sub>DD</sub> or down to V<sub>SS</sub>, respectively. This type of phase comparator acts only on the positive edges of the signal and comparator inputs. The



 $Fig.3 - Typical waveforms for COS/MOS phase-locked loop employing phase comparator I in locked condition of f_0.$ 

duty cycles of the signal and comparator inputs are not important since positive transitions control the PLL system utilizing this type of comparator. If the signal-input frequency is higher than the comparator-input frequency, the p-type output driver is maintained ON continuously. If the signal-input frequency is lower than the comparator-input frequency, the n-type output driver is maintained ON continuously. If the signal- and comparator-input frequencies are the same, but the signal input lags the comparator input in phase, the n-type output driver is maintained ON for a time corresponding to the phase difference. If the signal- and comparator-input frequencies are the same, but the comparator input lags the signal in phase, the p-type output driver is maintained ON for a time corresponding to the phase difference. Subsequently, the capacitor voltage of the low-pass filter connected to this phase comparator is adjusted until the signal and comparator inputs

are equal in both phase and frequency. At this stable point both p- and n-type output drivers remain OFF and thus the phase comparator output becomes an open circuit and holds the voltage on the capacitor of the low-pass filter constant. Moreover the signal at the "phase pulses" output is a high level which can be used for indicating a locked condition. Thus, for phase comparator II, no phase difference exists between signal and comparator input over the full VCO frequency range. Moreover, the power dissipation due to the low-pass filter is reduced when this type of phase comparator is used because both the p- and n-type output drivers are OFF for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range, independent of the low-pass filter. With no signal present at the signal input, the VCO is adjusted to its lowest frequency for phase comparator II. Fig. 4 shows typical wave-

#### MAXIMUM RATINGS, Absolute-Maximum Values:

Storage Temperature Range		•	•	•	-65°C to +150	°C
Operating Temperature Range	e:					
Ceramic Package Types .	•	•	•	•	–55 <sup>o</sup> C to +125	°C
DC Supply Voltage Range						
(V <sub>DD</sub> – V <sub>SS</sub> )	·	·	•	•	-0.5 V to +15	v
Device Dissipation (Per Pkg.)					200	mW
All Inputs	•		·		v <sub>ss</sub> ≼v <sub>i</sub> ≼v <sub>dd</sub>	
Lead Temperature (During sc At distance 1/16 ± 1/32 in					).79 mm)	
from case for 10 seconds n	na>	ζ.			265	°C

forms for a COS/MOS PLL employing phase comparator II in a locked condition.



Fig.4 - Typical waveforms for COS/MOS phase-locked loop employing phase comparator II in locked condition.



Fig.5 (a) - Typical VCO power dissipation at center frequency vs R1.



Fig.5 (b) - Typical VCO power dissipation at fmin vs R2.



NOTE: To obtain approximate total power dissipation of PLL system for no-signal input  $P_D$  (Total) =  $P_D$  ( $f_o$ ) +  $P_D$  ( $f_{MIN}$ ) +  $P_D$  ( $R_S$ ) – Phase Comparator I PD (Total) = PD (fMIN) - Phase Comparator II

This information is a guide for approximating the values of external components for the CD4046A in a Phase-Locked-Loop system. The selected external components must be within the following ranges:



In addition to the given design information refer to Fig. 5 for R1, R2, and C1 component selections.

	USING PHASE	COMPARATOR I	USING PHASE CO	MPARATOR II			
CHARACTERISTICS	VCO WITHOUT OFFSET <sup>R</sup> 2 <sup>=</sup> ∞	VCO WITH OFFSET	VCO WITHOUT OFFSET $R_2 = \infty$	VCO WITH OFFSET			
VCO Frequency	MAX TO TO TO TO TO TO TO TO TO TO	MAX MIN VDD/2 VDD VCO INPUT VOLTAGE	MAX to to to to to to to to to to	MAX MIN I VDP/2 VDD VCO INPUT VOLTAGE 92C5-20012RI			
For No Signal Input	VCO in PLL system will ac	djust to center frequency, f <sub>o</sub>	VCO in PLL system will adjust to lowest operating frequency, f <sub>min</sub>				
Frequency Lock Range,2fL		2 f <sub>L</sub> = full VCO 2 f <sub>L</sub> = f <sub>max</sub> -f <sub>m</sub>	frequency range				
Frequency Capture Range, 2fC		(1),(2) 2 f <sub>C</sub> $\approx \frac{1}{\pi} \sqrt{\frac{2\pi f_L}{\tau 1}}$					
Loop Filter Component Selection	IN R3 OUT R4 C2 92C5-215	For 2 f <sub>C</sub> , see Ref. (2)	fc = fL				
Phase Angle between Signal and Comparator	90 <sup>0</sup> at center frequency ( 180 <sup>0</sup> at ends of lock rang	f <sub>o</sub> ), approximating 0 <sup>0</sup> and le (2fL)	Always 0 <sup>0</sup> in lock				
Locks on Harmonics of Center Frequency		Yes		No			
Signal Input Noise Rejection	F	ligh	l	_ow			
VCO Component Selection	<ul> <li>– Given: f<sub>o</sub></li> <li>– Use f<sub>o</sub> with Fig.5a to determine R1 and C1</li> </ul>	- Given: $f_0$ and $f_L$ - Calculate $f_{min}$ from the equation $f_{min} = f_0 - f_L$ - Use $f_{min}$ with Fig. 5b to determine R2 and C1 - Calculate $\frac{f_{max}}{f_{min}}$ from the equation $\frac{f_{max}}{f_{max}} = \frac{f_0 + f_L}{f_0 - f_L}$ - Use $\frac{f_{max}}{f_{min}}$ with Fig.5c to determine ratio R2/R1 to obtain R1	- Given: $f_{max}$ - Calculate $f_0$ from the equation $f_0 = \frac{f_{max}}{2}$ - Use $f_0$ with Fig.5a to determine R1 and C1	<ul> <li>Given: f<sub>min</sub> &amp; f<sub>max</sub></li> <li>Use f<sub>min</sub> with Fig.5b to determine R2andC1</li> <li>Calculate fmax f<sub>min</sub></li> <li>Use fmax with Fig.5c to determine ratio R2/R1 to obtain R1</li> </ul>			

For further information, see

(1) F. Gardner,"Phase-Lock Techniques" John Wiley and Sons, New York, 1966

(2) G. S. Moschytz, "Miniaturized RC Filters Using Phase-Locked Loop", BSTJ, May, 1965.

#### ELECTRICAL CHARACTERISTICS AT $T_A = 25^{\circ}C$

			TEST				LIMITS			CHARAC- TERISTIC
CHARACTERISTIC	SYMBOL	cc	NDITION	vs Vo	VDD	CD40	46AD, CD404	6AK	UNITS	CURVES & TEST CIRCUITS
				VOLTS	VOLTS	MIN.	TYP.	MAX.		FIG. NO.
VCO Section										
Operating Supply Voltage	V <sub>DD</sub> -V <sub>SS</sub>		d oscillato			3	-	15	v	_
	•DD=•55	Phase-loo	ck-loop op	peration		5	-	15		
Operating Power		f <sub>o</sub> = 10 kHz	R1 = 1	мΩ	5		70	-		
Dissipation	Рр	R2 = ∞ vc	0 <sub>IN</sub> * <u>V</u>	DD	10 15		600 2400		μw	6a
			1.							
		R1 = 10 kΩ	C1 = 10	0 pF	5	0.25	0.5	-		
Maximum Operating Frequency	1MAX	R2 = ∞	C1 = 50	ρF	10 15	0.6	1.2		MHz	-
		VCOIN = VDD	1		15	_	1.5			
Center Frequency and	f <sub>o</sub>									See
Frequency Range	fMAX-	Programmable with e	external c	omponent	s R1, R2, ar		Design Info.			
	fmin									
		VCOIN = 2.5 V ± 0.3			5	-	1	-		-
Linearity	-	= 5 V ± 2.5 V			10		1		%	7a,b
		= 7.5 V ± 5		MSZ	15	-	1			
Temperature-Frequency Stability :		%/ <sup>0</sup> C ∝ _ R2 = ∞	1		5	- 1	0.12-0.24	-		
No Frequency Offset		R2 = ∞	I-V <sub>DD</sub>		10 15	-	0.04-0.08	-		-
f <sub>MIN</sub> = 0	-								%/ <sup>o</sup> C	
Frequency Offset		%/°Cα	1		5 10	-	0.06-0.12	-		
1MIN ≠0	-	<i>,,,,</i> ea	f-VDD		10	_	0.05-0.1	_		_
Input Resistance of VCOIN (Term 9)	RI				5,10,15	_	1012	_	Ω	_
VCO Output Voltage (Term 4)	VOL				5,10,15	-	-	0.01	v	-
Low Level	.01									
		Driving COS			5	4.99	-	-		_
High Level	voн	Load (e.g Phase Compa			10 15	9.99 14.99	-	-		-
		Phase Compa	nator mp	u()	5,10,15	(4,55	50		%	
VCO Output Duty Cycle					5		75	150	^o	
VCO Output Transition Times	tthL,			vo	10	-	50	100	ns	_
	<b>TLH</b>			VOLTS	15	-	40	-		
VCO Output Drive Current:										
n-Channel (Sink)	I <sub>D</sub> N			0.5	5	0,43	0.86	-		-
				0.5	10	1.3	2.6	<u> </u>	mA	
p-Channel (Source)	I <sub>D</sub> P			4.5 9.5	5 10	-0.3 -0.9	-0.6	_		-
Source-Follower Output (Demodulated Output):										
	_	Ro	• 10 kΩ		5,10	-	1.5	2.2	v	-
Offset Voltage (VCOIN-VDEM)				15		1.5	-	·	ļ	
			5 ±0.3 V	5	-	0.1	-		ł	
Linearity	-	R <sub>S</sub> >50 kΩ	2.5 V	10	- ·	0.6 0.8	-	%	-	
			= 7.8	5±5V	15		0.8	-		
Zener Diode Voltage CD4046AD, CD4046AK	٧ <sub>Z</sub>	I <sub>Z</sub> = !	50 µA			4.7	5.2	5.7	v	-
	R <sub>Z</sub>	l <sub>z</sub> =					100	_	Ω	

#### ELECTRICAL CHARACTERISTICS AT TA = 25°C

						LIMITS			CHARAC-
CHARACTERISTIC	SYMBOL	TEST CONDITIONS		CD4046AD, CD4046AK				TERISTIC CURVES & TEST	
			V <sub>DD</sub> VOLTS	MIN.	TYP.	MAX.		CIRCUITS FIG. NO	
PHASE COMPARATOR Secti	on								
Operating Supply Voltage		Amplifier Operation		-	5	1	15		-
Operating Supply Voltage	VDD-VSS	Comparators only		-	3	-	15	v	-
Total Quiescent Device Current:									
Term, 14 Open				5	-	25	55		
	1.1	Term. 15 open Term. 5 at VDD		10	-	200	410	μΑ	
Term. 14 at VSS or VDD	I IL	Terms. 3 & 9 at VSS		5	-	5	15		-
Term: 14 at VSS of VDD		Territy, 5 de 9 at VSS		10	-	25	60		
				5	1	2	-		
Term. 14 (SIGNAL IN)	Z <sub>14</sub>			10	0.2	0.4	_	мΩ	-
Input Impedance				15	-	0.2			
				5	-	200	400		
AC-Coupled Signal Input				10	-	400	800	mV	8
Voltage Sensitivity				15	- 1	700	-	i i	
DC-Coupled Signal Input				5	1.5	2.25	-		
and Comparator Input Voltage Sensitivity:				10	3	4.5	_		-
Low Level				15	4.5	6.75	-		
				5	-	2.75	3.5	l v	
High Level			Vo	10	-	5.5	7		_
	1 1		VOLTS	15	-	8.25	-	1	
Output Drive Current:		Phase Comparator	0.5	5	0.43	0.86			-
		I& II Term. 2 & 13	0.5	10	1.3	2.5	-		-
n-Channel (Sink)	I <sub>D</sub> N –		0.5	5	0.23	0.47		1	
		Phase Pulses	0.5	10	0.7	1.4			-
		Phase Comparator	4.5	5	-0.3	-0.6	-	mA	-
p-Channel (Source)		I & II Term. 2 & 13	9.5	10	-0.9	1.8	-	J	-
p-Channel (Source)	I <sub>D</sub> P	Phase Pulses		5	-0.08	-0.16	-		-
		, hase ruises	9.5	10	-0.25	-0.5	-	l	-







Fig. 6(b) – Typical frequency offset vs. C1 for  $R2 = 10 k\Omega$ , 100  $k\Omega$ , and 1  $M\Omega$ . Lower frequency values are obtainable if larger values of C1 are used.

					LIMITS AT INDICATED TEMPERATURES CD4046AD, CD4046AK							
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	Vo	V <sub>DD</sub> Volts	-5	55°C	5°C +2		+12	5°C	UNITS	NOTES
			Volts		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Static												
Total Quiescent Device Current (Term 16 at V <sub>DD</sub> )	۱ <sub>L</sub>			10	-	10 <b>°</b>	-	10 <b>•</b>	-	200 <b>•</b>	μA	1
Quiescent Device Dissipation Per Package (Term 16 at V <sub>DD</sub> )	PD			10	-	100	-	100	-	2000	μW	-
VCO Oscillator Current	'vco	Adjust R <sub>2</sub> on <u>-10 μA</u> Term 12 For: <u>-100 μA</u>	-	10 10	-21 -210	-31	-20°	- 30 <sup>•</sup> - 260 <sup>•</sup>	-19 -190	-29 -250	μA μA	2
Output Voltage: Low Level	VOL			4.5 15		0.55*		0.5 0.5		- 0.25*	v	1
High-Level	v <sub>он</sub>			4.5 15	3 96*		4.0 14.5		 14.7 <b>°</b>		v	1
Threshold Voltage: n-Channel	VTHN	I <sub>D</sub> = -10 μA		10	~7.5*	1 -	-7.8*	-	-7.8*	r		
p-Channel	VTHP	I <sub>D</sub> = 10 μA		10	7.5°	-	7.8*	-	7.8*		l v	2
Output Drive Current:           n-Channel:           VCO         Cut (Term 4)           Cit (Term 6)           Cit (Term 7)           R j to V sg Term 12           Phase Comp. I Out (Term 2)           Phase Comp. I Out (Term 13)           Phase Comp. I Out (Term 13)           Phase Comp. I Out (Term 11)			0.5	10 ▼			1.3° 1.9° 1.9° 5.0° 1.3° 1.3°				mA	2
p-Channel: VCO Out (Term 4) Phase Comp. I Out (Term 2) Phase Comp.II Out (Term 13) Phase (Term 1) Pulses	▲  ₀₽  ↓		9.5	10 10		-	0.9 0.9 0.9 0.65	-	- - 0.7•		mA	2
Zener Diode Voltage	vz	V <sub>SS</sub> = Ground, 50 µA into Term 15	-	-	-	-	4.7°	5.7°	-	-	v	2
Diode Test	VF	100 µA at each input or output	-	-	-	1.5 <sup>●</sup>	-	1.5	-	1.5 <sup>●</sup>	v	
Dynamic												
Phase Comp. No. 1 Output Voltage		Input Signal Voltage (Term 14) = 400 m f = 10 kHz, See Fig. 7	· -	5	-	-	2.4•	2.6•	-	-	v	2
Phase Comp. No. 1 Output Voltage		Input Signal Voltage (Term 14) = 800 m f = 10 kHz, See Fig. 7	·V -	10	-	-	4.8 <sup>•</sup>	5.2 <sup>•</sup>	-	-	v	2

ELECTRICAL CHARACTERISTICS

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table.

Note 2: Test is either a one input or a one output only.







Fig. 7 - Test circuit for Phase Comparator I Output voltage.



Digital Integrated Circuits Monolithic Silicon

### High-Reliability Slash(/) Series CD4047A/...



### High-Reliability COS/MOS Low-Power Monostable/Astable Multivibrator

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Low power consumption: special COS/MOS oscillator configuration
- Monostable (one-shot) or astable (free-running) operation
- True and complemented buffered outputs
- Only one external R and C required
- Monostable Multivibrator Features:
- Positive- or negative-edge trigger
- Output pulse width independent of trigger pulse duration

RCA CD4047A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment.

RCA CD4047A consists of a gatable astable multivibrator with logic techniques incorporated to permit positive or negative edge-triggered monostable multivibrator action having retriggering and external counting options.

Inputs include +Trigger, -Trigger, Astable,  $\overline{Astable}$ , Retrigger, and External Reset. Buffered outputs are Q,  $\overline{Q}$ , and Oscillator. In all modes of operation an external capacitor must be connected between C-Timing and RC-Common terminals, and an external resistor must be connected between the R-Timing and RC-Common terminals.

Astable operation is enabled by a high level on the Astable input. The period of the square wave at the Q and  $\overline{Q}$  outputs in this mode of operation is a function of the external components employed. "True" input pulses on the Astable input or "Complement" pulses on the Astable input allow the circuit to be used as a gatable multivibrator. An output whose period is half of that which appears at the Q terminal is available at the Oscillator Output terminal. However, a 50% duty cycle is not guaranteed at this output. A high level should be applied to the external reset whenever V<sub>DD</sub> power is applied or removed.

In the monostable mode positive-edge triggering is accomplished by application of a leading-edge pulse to the "+Trigger" input and a low level to the "-Trigger" input. For negative-edge triggering a trailing-edge pulse is applied to the "-Trigger" and a high level is applied to the "+Trigger". Input pulses may be of any duration relative to the output pulse. The multivibrator can be retriggered (on the leading edge only) by applying a common pulse to both the "Retrigger" and "+Trigger" inputs. In this mode the output

- Retriggerable option for pulse width expansion
- Long pulse widths possible using small RC components by means of external counter provision
- Fast recovery time essentially independent of pulse width
- Pulse-width accuracy maintained at duty cycles approaching 100%

#### Astable Multivibrator Features:

- Free-running or gatable operating modes
- 50% duty cycle
- Oscillator output available
- Good astable frequency stability: frequency deviation = ±2% + 0.03%/<sup>O</sup>C @ 100 kHz\* = ±0.5% + 0.015%/<sup>O</sup>C @ 10 kHz\*

#### COS/MOS Features:

- Microwatt quiescent power dissipation: 0.5 µW (typ.)
- High noise immunity: 45% of supply voltage (typ.)
- Wide operating-temperature range: -55°C to +125°C
   Applications:

Digital equipment where low-power dissipation and/or high noise immunity are primary design requirements:

- Frequency discriminators Envelope detection
- Timing circuits
- Frequency multiplication
- Time-delay applications
   Frequency division
- \* Circuits "trimmed" to frequency;  $V_{DD} = 10 V \pm 10\%$ .

pulse remains "high" as long as the input pulse period is shorter than the period determined by the RC components.

An external countdown option can be implemented by coupling "Q" to an external "N" counter (e.g. CD4017A) and resetting the counter with the trigger pulse. The counter output pulse is fed back to the Astable input and has a duration equal to N times the period of the multivibrator.

A high level on the External Reset input assures no output pulse during an "ON" power condition. This input can also be activated to terminate the output pulse at any time.

These devices are electrically and mechanically identical with standard COS/MOS CD4047A types described in data bulletin 623 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4047A "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

Storage Temperature Range Operating Temperature Range DC Supply-Voltage Range:	
$(V_{DD} - V_{SS})$ Device Dissipation (Per Package)	
All Inputs†	$v_{SS} \leq v_{I} \leq v_{DD}$
DC Supply-Voltage ( $V_{DD} - V_{SS}$ ) Recommended	3 to 15 V
Input-Voltage Swing	$V_{DD}$ to $V_{SS}$

 $^\dagger$  Special input protection circuit permits terminal 3 voltage to exceed  $V_{DD}$  or  $V_{SS}$  by as much as 15 volts.



Fig.1 - CD4047A logic block diagram.

#### CD4047A FUNCTIONAL TERMINAL CONNECTIONS NOTE: IN ALL CASES EXTERNAL RESISTOR BETWEEN TERMINALS 2 AND 3 EXTERNAL CAPACITOR BETWEEN TERMINALS 1 AND 3

	TERM	IINAL CONNEC	TIONS		OUTPUT PERIOD
FUNCTION	to v <sub>DD</sub>	to v <sub>ss</sub>	INPUT PULSE TO	OUTPUT PULSE FROM	OR PULSE WIDTH
Astable Multivibrator:					
Free Running	4, 5, 6, 14	7, 8, 9, 12		10, 11, 13	t <sub>A</sub> (10,11)=4.40 RC
True Gating	4, 6, 14	7, 8, 9, 12	5	10, 11, 13	A. (12)-2.20 DC
Complement Gating	6, 14	5, 7, 8, 9, 12	4	10, 11, 13	t <sub>A</sub> (13)=2.20 RC
Monostable Multivibrator:					
Positive-Edge Trigger	4, 14	5, 6, 7, 9, 12	8	10, 11	
Negative-Edge Trigger	4, 8, 14	5, 7, 9, 12	6	10, 11	
Retriggerable	4, 14	5, 6, 7, 9	8, 12	10, 11	t <sub>M</sub> (10,11)=2.48 RC
External Countdown*	14	5, 6, 7, 8, 9, 12	- 1	10, 11	

\* Input Pulse to Reset of External Counting Chip External Counting Chip Output To Terminal 4

▲ See Text.





## STATIC ELECTRICAL CHARACTERISTICS (All Inputs $\dots$ VSS $\leq$ VI $\leq$ VDD) Recommended DC Supply Voltage 3 to 15 V

							LIMI	TS						CHARAC-	
CHARACTERISTIC	SYMBOL	TES CONDI				CD4	047AD,0	D404	7AK				UNITS	TERISTIC CURVES	N O
		vo	V <sub>DD</sub>		-55°C			25°C			125 <sup>0</sup> C			& TEST	т
		Volts	Volts	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Typ.	Max.		CIRCUITS Fig. No.	E S
Quiescent Device			5	-	-	5	-	0,5	5	-	-	300	μA	20	1
Current	<sup>1</sup> L		10	-		10 <sup>●</sup>	-	1	10 <sup>•</sup>	_		200 <sup>•</sup>	μΑ		1
Quiescent Device	PD.		5	-	_	25	_	2.5	25	-	_	1500	μW	_	_
Dissipation/Package	'D		10	-	_	100	-	10	100	-	-	2000	μνν	-	-
			3	-	-	0.55 <sup>•</sup>	-	-	0.5 <sup>●</sup>	-	-	-			
Output Voltage:	N		5	-	-	0.01	-	0	0.01	-	_	0.05	v		1
Low-Level	VOL		10		-	0.01	-	0	0.01	-		0.05	v	_	
			15	-	-	_	_	_	0.5 <sup>•</sup>	-	-	0.55 <sup>•</sup>			
			3	2.25 <sup>•</sup>		-	2.3 <sup>•</sup>	-	_	-	_	-			
High+Level V <sub>O</sub>	V		5	4.99	_	-	4.99	5		4.95		-	v		1
	•он		10	9.99	_	-	9.99	10	-	9.95	-	-	ľ		
			15	-	-	-	14.5 <sup>●</sup>	-	-	14.45 <sup>●</sup>		-			
Threshold Voltage:	., .,					-									
N-Channel P-Channel	V <sub>TH</sub> N	$I_{D} = -1$		-0.7•	-1.7	-3• 3•	-0.7•		-3• 3•	-0.3*	-1.3	-3• 3•	v	-	2
	V <sub>TH</sub> P	I <sub>D</sub> = 10		0.7•	1.7	-	0.7• 1.5•	1.5		0.3•	1.3				
Noise Immunity (Any input)	V <sub>NL</sub>	0,8	5 10	1.5 3 <sup>•</sup>		-	1.5 <sup>-</sup>	2.25 4.5		1.4 2.9 <sup>•</sup>	-	-	v		
For Definition,		4,2	5	1.4	-		3 1.5 <sup>•</sup>	4.5 2.25		2.9	-			21	1
see Appendix in	V <sub>NH</sub>	9.0	10	1.4 2.9 <sup>•</sup>		-	1.5 3 <sup>0</sup>	2.25 4.5		1.5 3 °		-	v		
SSD-207 Output Drive Current:		3.0		2.5			3	4.5							
(Q and Q)		0,5	5	0,5	-	-	0.4 <sup>•</sup>	0.8	_	0,28	_	_			
N-Channel	и <sub>D</sub> N	0.5	10	1.25	-	_	1.	2	_	0,7	-	-	mA	3,4	
		4.5	5	-0.5	_	-	-0.4 <sup>•</sup>	-0.8	-	-0.28	-	_			2
P-Channel	۱ <sub>D</sub> P	9.5	10	-1.25		-	-1°	-2	·	-0.7	_	-	mA	5,6	
(OSCILLATOR)		0.5	5	_	-	-	0.8	-	-	-	-	-			
N-Channel	IDN	0.5	10	_	-	-	2	-	-	-	-			-	
		4.5	5	-		-	-0.8		_	-	-	-			-
P-Channel	۱ <sub>D</sub> P	9.5	10	-	-	-	-2	-	-	-	-	-	-	-	
Diode Test 100 μA Test Pin	V <sub>DF</sub>			-	-	1.5 <sup>●</sup>	-	-	1.5 <b>°</b>	-	-	1,5 <sup>●</sup>	v	-	3
Input Current	1			-	-	-	-	10	-		-	-	pА	-	-

Limits with black dot (•) designate 100% testing. Refer to IRIC-102C"High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs. Note 2: Test is either a one input or one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix

### DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25<sup>o</sup>C, C<sub>L</sub> = 15 pF Typical Temperature Coefficient for all values of V<sub>DD</sub> = $0.3\%/^{o}$ C

			LIMITS					CHARAC-	N	
CHARACTERISTIC	SYMBOL	TEST CONDITIONS			CD4047 CD4047		UNITS	TERISTIC CURVES & TEST	O T	
			V <sub>DD</sub> (Volts)	Min.	Тур.	Max.		CIRCUITS Fig. No.	E S	
Propagation <u>Delay</u> Time: Astable, Astable			5	_	200	400		_	_	
to Osc. Out			10	-	100	200				
Astable, Astable			5	-	550	900			1	
to Q, Q			10	-	250	500 <sup>●</sup>		_		
+Trigger, -Trigger			5	-	700	1200		7	1	
to Q, Q			10	-	300	600 <b>°</b>	ns			
+Trigger, Retrigger	<sup>t</sup> PHL		5	-	300	600				
to Q, 0	<sup>t</sup> PLH		10	_	175	300			-	
External Reset			5	-	300	600				
to Q, Q			10	-	125	250		-		
Transition Time:			5	-	75	125				
a, ā			10	_	45	75		8	·	
	<sup>t</sup> THL <sup>,</sup>		5	-	75	150	ns			
Osc. Out	<sup>t</sup> TLH		10	-	45	100		-	-	
Minimum Input Pulse	t <sub>WL</sub> ,		5	_	500	1000				
Duration (Any input)	twh		10	-	200	400	ns	-	-	
+Trigger, Retrigger	t <sub>r</sub> ,		5	-	-	15				
Rise & Fall Time	t <sub>f</sub>		10	-	-	5	μs	-	-	
Average Input Capacitance	Cl	Any input	-	-	5	-	pF	-	-	

Note 1: Test is a one input, one output only.

Limits with black dot (\*) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.



Fig.3 – Typical n-channel drain characteristics for Q and  $\overline{Q}$  buffers.



Fig.4 – Minimum n-channel drain characteristics for Q and  $\overline{Q}$  buffers.



Fig.8 – Typical transition time vs. load capacitance for  $\Omega$  and  $\vec{\Omega}$  buffers,



I. Astable Mode Design Information

A. Unit-to-Unit Transfer-Voltage Variations

The following analysis presents worst-case variations from unit-to-unit as a function of transfer-voltage (VTR) shift (33%-67% VDD) for free-running (astable) operation.



Fig.9 - Astable mode waveforms.

$$t_{1} = -RC \ln \frac{V_{TR}}{V_{DD} + V_{TR}}$$

$$t_{2} = -RC \ln \frac{V_{DD} - V_{TR}}{2V_{DD} - V_{TR}}$$

$$t_{A} = 2 (t_{1} + t_{2})$$

$$= -2 RC \ln \frac{(V_{TR}) (V_{DD} - V_{TR})}{(V_{DD} + V_{TR}) (2V_{DD} - V_{TR})}$$

Түр:	V <sub>TR</sub> = 0.5 V <sub>DD</sub>	t <sub>A</sub> = 4.40 RC
Min:	V <sub>TR</sub> = 0.33 V <sub>DD</sub>	t <sub>A</sub> = 4.62 RC
Max:	V <sub>TR</sub> = 0.67 V <sub>DD</sub>	t <sub>A</sub> = 4.62 RC

thus if  $[t_A = 4.40 \text{ RC}]$  is used, the maximum variation will be (+5.0%, -0.0%).

#### B. Variations Due to VDD and Temperature Changes

In addition to variations from unit-to-unit, the astable period may vary as a function of frequency with respect to  $V_{DD}$  and temperature. Typical variations are presented in graphical form in Figs. 10 to 20 with 10 V as reference for voltage variation curves and  $25^{\circ}C$  as reference for temperature variation curves.

#### II. Monostable Mode Design Information

The following analysis presents worst-case variations from unit-to-unit as a function of transfer-voltage (VTR) shift (33% – 67% VDD) for one-shot (monostable) operation.



Fig.21 - Monostable waveforms.

$$\begin{aligned} t_1' &= -RC \ln \frac{V_{TR}}{2V_{DD}} \\ t_M &= (t_1' + t_2) \\ t_M &= -RC \ln \frac{(V_{TR}) (V_{DD} - V_{TR})}{(2V_{DD} - V_{TR}) (2V_{DD})} \end{aligned}$$

where  $t_M$  = Monostable mode pulse width. Values for  $t_M$  are as follows:

Typ: V <sub>TR</sub> = 0.5 V <sub>DD</sub>	t <sub>M</sub> = 2.48 RC
Min: V <sub>TR</sub> = 0.33 V <sub>DD</sub>	t <sub>M</sub> = 2.71 RC
Max. V <sub>TR</sub> = 0.67 V <sub>DD</sub>	t <sub>M</sub> = 2.48 RC
Thus if t <sub>M</sub> = 2.48 RC is used, the	e maximum variation will be
(+9.3%, -0.0%).	

#### Note:

In the astable mode, the first positive half cycle has a duration of  $T_{M}$ ; succeeding durations are  $t_A/2$ .

In addition to variations from unit to unit, the monostable pulse width may vary as a function of frequency with respect to VDD and temperature. These variations are presented in graphical form in Figs.10 to 14 with 10 V as reference for voltage variation curves and  $25^{\circ}C$  as reference for temperature variation curves.





Fig.11 – Typical Q-and- $\overline{Q}$ -pulse-width accuracy vs. supply voltage ( $t_M = 15, 60, 120 \mu s$ ).





temperature (high frequency).



Fig.14 — Typical Q-and-Q-pulse-width accuracy range vs. temperature.

#### III. Retrigger Mode Operation

The CD4047A can be used in the retrigger mode to extend the output-pulse duration, or to compare the frequency of an input signal with that of the internal oscillator. In the retrigger mode the input pulse is applied to terminals 8 and 12, and the output is taken from terminal 10 or 11. As shown in Fig.15, normal monostable action is obtained when one retrigger pulse is applied. Extended pulse duration is obtained when more than one pulse is applied. For two input pulses,  $t_{RE} = t_1' + t_1 + 2t_2$ . For more than two pulses,  $t_{RE} (0 OUTPUT)$  terminates at some variable time tp



Fig. 15 - Retrigger-mode waveforms.

after the termination of the last retrigger pulse. tD is variable because the (Q OUTPUT) terminates after the second positive edge of the oscillator output appears at flip-flop 4 (see Fig.2).

#### IV. External Counter Option

Time  $t_M$  can be extended by any amount with the use of external counting circuitry. Advantages include digitally controlled pulse duration, small timing capacitors for long time periods, and extremely fast recovery time. A typical implementation is shown in Fig.29. The pulse duration at the output is

$$t_{ext} = (N - 1) (t_A) + (t_M + t_A/2)$$

where t<sub>ext</sub> = pulse duration of the circuitry, and N is the number of counts used.



Fig.16 – Implementation of external counter option.

#### V. Timing-Component Limitations

The capacitor used in the circuit should be non-polarized and have low leakage (i. e. the parallel resistance of the capacitor should be an order of magnitude greater than the external resistor used). There is no upper or lower limit for either R or C value to maintain oscillation.

However, in consideration of accuracy, C must be much larger than the inherent stray capacitance in the system (unless this capacitance can be measured and taken into account). R must be much larger than the COS/MOS "ON" resistance in series with it, which typically is hundreds of ohms. In addition, with very large values of R, some short-term instability with respect to time may be noted.

The recommended values for these components to maintain agreement with previously calculated formulas without trimming should be:

 $C \ge 100 \text{ pF}$ , up to any practical value, for astable modes;

 $C \ge 1000 \text{ pF}$ , up to any practical value for monostable modes.

 $10 \text{ K}\Omega \leq \text{R} \leq 1 \text{ M}\Omega$ .

#### VI. Power Consumption

In the standby mode (Monostable or Astable), power dissipation will be a function of leakage current in the circuit, as shown in the static electrical characteristics. For dynamic operation, the power needed to charge the external timing capacitor C is given by the following formulae:

Astable Mode:  $P = 2CV^2f$ . (Output at terminal No. 13)  $P = 4CV^2f$ . (Output at terminal Nos.

10 and 11)

Monostable Mode:  $P = \frac{(2.9CV^2) (Duty Cycle)}{T}$ 

(Output at terminal Nos. 10 and 11)

The circuit is designed so that most of the total power is consumed in the external components. In practice, the lower the values of frequency and voltage used, the closer the actual power dissipation will be to the calculated value.

Because the power dissipation does not depend on R, a design for minimum power dissipation would be a small value of C. The value of R would depend on the desired period (within the limitations discussed above). See Figs. 30-32 for typical power consumption in astable mode.







Fig.20 - Quiescent device current,







Fig. 19 — Power dissipation vs. output frequency  $(V_{DD} = 15 V).$ 



Fig.21 - Noise immunity.



**Digital Integrated Circuits** 

Monolithic Silicon

### High-Reliability Slash(/) Series CD4048A/...



### High-Reliability COS/MOS Multi-Function Expandable 8-Input Gate

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

#### Special Features

- Medium-power TTL drive capability
- Three-state output
- High-current source and sink capability
- 9 mA (typ.) @ V<sub>DS</sub> = 0.5 V, V<sub>DD</sub> = 10 V
- Many logic functions available in one package

Applications:

- Selection of up to 8 logic functions
- Digital control of logic
- General-purpose gating logic -Decoding -Encoding

RCA CD4048A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4048A is an 8-input gate having four control inputs. Three binary control inputs – Ka, Kb, and Kc – provide the implementation of eight different logic functions. These functions are OR, NOR, AND, NAND, OR/AND, OR/NAND, AND/OR, and AND/NOR.

A fourth control input – Kd – provides the user with 3-state outputs. When control input Kd is "high" the output is either a logic 1 or a logic 0 depending on the input states. When control input Kd is "low", the output is an open circuit. This feature enables the user to connect this device to a common bus line. In addition to the eight input lines, an EXPAND input is provided that permits the user to increase

the number of inputs to one CD4048A, (see Fig. 2). For example, two CD4048A's can be cascaded to provide a 16-input multifunction gate. When the EXPAND input is not used, it should be connected to  $V_{SS}$ .

These devices are electrically and mechanically identical with standard COS/MOS CD4048A types described in data bulletin 636 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.



605

#### CD4048A Slash (/) Series

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types". The CD4048A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	–55 to +125 <sup>o</sup> C
DC Supply-Voltage Range:	
(V <sub>DD</sub> – V <sub>SS</sub> )	–0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$v_{SS} < v_I < v_{DD}$
Recommended	

DC Supply-Voltage ( $V_{DD} - V_{SS}$ )	3 to 15	٧
Recommended		
Input-Voltage Swing	V <sub>DD</sub> to V <sub>SS</sub>	
Lead Temperature (During Soldering)		
At distance 1/16" ± 1/32"		
(1.59 ± 0.79 mm) from case		
for 10 s max.	+265	°C



Fig. 2-Logic diagram and truth table.

								LIMITS					N
CHARACTERISTIC	SYMBOL		EST	IS	CD4048AD, CD4048AK								O T
			vo	VDD	-55°C		25°C			125	5°C		E
			Volts	Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		3
Quiescent Device				5		1	-	0.005	1	· _	60		1
Current	1L			10	-	2•	-	0.01	2•	-	40 <b>°</b>	μA	'
Quiescent Device	PD			5	-	5	-	0.025	5	-	300	μW	
Dissipation/Package	r D			10	-	20	-	0.05	20	-	400	μ	
Output Voltage	VOL			3	_	0.55 <sup>•</sup>	-	_	0.5 <sup>●</sup>	-	-	v	1
Low-Level	VOL			5	-	0.01		0	0.01	-	0.05	Ľ	•
				10	_	0.01	_	0	0.01	<u> </u>	0.05		
			·	15	-	-	-	-	0.5 <sup>•</sup>	-	0.55		
High-Level	v <sub>он</sub>			3	2.25 <sup>●</sup>	-	2.3 <sup>●</sup>	-	-	-	-	v	1
High-Level	· OH			5	4.99	-	4.99	5	-	4.95	-		•
				10	9.99	-	9.99	10	-	9.95	-		
				15	-	-	14.5 <sup>●</sup>	-	-	14.45 <sup>●</sup>	-		
Threshold Voltage: N-Channel	VTHN	۱ <sub>D</sub> =	20 μ	A	-0.7 <sup>•</sup>	-3 <b>°</b>	-0.7•	-1.5	<b>−3</b> ●	-0.3 <b>°</b>	-3•		
P-Channel	VTHP	<sup>I</sup> D <sup>=</sup>	20 µA		0.7•	3•	0.7•	1.5	3•	0.3 <sup>•</sup>	3•	-	2
Noise Immunity			4.2	5	1.5	-	1.5 <sup>●</sup>	2.25	-	1.4	-	v	
(Any Input)	VNL		9	10	3 <b>°</b>		3•	4.5	-	2.9 <sup>●</sup>	-		
For Definition,	V		0.8	5	1.4	-	1.5 <sup>●</sup>	2.25		1.5	-	v	1
See Appendix SSD-207	V <sub>NH</sub>		1	10	2.9 <sup>●</sup>	-	3●	4.5	-	3 <b>•</b>	-		
Output Drive Current:	IDN		0.4	4.5	2	-	1.6●	3.2	-	1.1	-	mA	2
N-Channel	ייטי		0.5	10	5.6	-	<b>4.5</b> ●	9	-	3.1	-		2
P-Channel	IDP		4.6	5	-2	-	-1.6●	-3.2	-	-1.1	-	mA	2
	101		9.5	10	-5.6		-4.5 <sup>●</sup>	-9	-	-3.1	-		2
High and Low	IDN, IDP		0	3	-	-	0.28	-					2
Voltage Current Test	1014, 101		0	15	-	-	1.7●	-	-	-	-		2
Diode Test, 100 µA Test Pin	V <sub>DF</sub>				_	1.5•	_	-	1.5 <sup>●</sup>	-	1.5 <sup>●</sup>	v	3
Input Current	4				-	-	-	10	-	-	-	pА	-

### STATIC ELECTRICAL CHARACTERISTICS (All Inputs ... $V_{SS} \le V_I \le V_{DD}$ ) Recommended DC Supply Voltage 3 to 15 V

Limits with black dot (•) designate 100% testing. Refer to RIC-1028 "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

		Inpu	t Con	ditio	ons F	or l	.eak	age M	leasur	emen	ts:				
[]	᠆ᢛᢇ᠋		κ <sub>d</sub>	н	G	F	Е	к <sub>b</sub>	к <sub>с</sub>	ка	D	С	В	Α	EXP
Ка — 2 H — 3	15 - EXP 14 - A	(1)	0	0	0	0	0	0	0	0	0	0	0	0	0
G - 4 F - 5	13 - B 12 - C	(2)	1	0	0	0	0	1	1	1	0	0	0	0	0
E - 6		(3)	0	1	1	1	1	0	0	0	1	1	1	1	1
K <sub>b</sub> = 7 8	10 — κ <sub>α</sub> 9. — κ <sub>c</sub>	(4)	1	1	1	1	1	1	1	1	1	1	1	1	1
-															

Fig. 3-Quiescent device current.

92CS-22259

#### DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$ and $C_L = 15 \, pF$ and 50 pF

Typical Temperature Coefficient for all values of V<sub>DD</sub> = 0.3%/<sup>o</sup>C

#### C<sub>L</sub> = 15 pF

CHARACTERISTIC	SYMBOL		EST		LIMITS D4048AE D4048AF	UNITS	N O T E S	
			V <sub>DD</sub> (Volts)	Min.	Typ. Max.*			
	<sup>t</sup> PLH <sup>,</sup>		5	-	750	1300		1
Propagation Delay Time	<sup>t</sup> PHL		10		225	400 <sup>●</sup>	ns	
Transition Time:			5		90	140		1
High-to-Low Level	<sup>t</sup> thl		10	-	30	50 <sup>●</sup>	ns	
Low-to-High Level	<sup>t</sup> tlh		5	-	130	250	ns	1
			10	-	40	60 <sup>©</sup>		
Input Capacitance	с <sub>I</sub>	Any Input		-	5	-	pF	-
C <sub>L</sub> = 50 pF			•					
Propagation Delay Time	<sup>t</sup> PLH <sup>,</sup>		5	-	775	1350	ns	-
	<sup>t</sup> PHL		10	-	240	430		
Transition Time:			5	-	105	170	ns	-
High-to-Low Level	<sup>t</sup> THL		10	-	40	70	115	
Low-to-High Level	t		5		145	280	ns	-
	<sup>t</sup> TLH		10	-	50	80		

Max. Limits represent worst-case limits for worst-case modes of operation shown in test circuits in Appendix.

Any

Input

c

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

NOTE 1: Test is a one input one output only.

Input Capacitance



Fig. 4-Typical power dissipation as a function of input frequency.



5

pF

Fig. 5- Minimum n-channel drain characteristics.





Fig. 10-Noise immunity test circuit.



**Digital Integrated Circuits** 

Monolithic Silicon

High-Reliability Slash(/) Series CD4049A/... CD4050A/...



### **High-Reliability COS/MOS Hex Buffer/Converters**

CD4049A-INVERTING TYPE CD4050A-NON-INVERTING TYPE

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

#### Features:

- Direct Drive to 2 TTL Loads at 5 V,  $V_{CC} = 5 V, V_{OL} \le 0.4 V, I_D N \ge 3 mA = COS/MOS$
- High Source and Sink Current Capabilitv
- General COS/MOS Characteristics

RCA CD4049A and CD4050A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment.

The CD4049A and CD4050A are inverting and non-inverting hex buffers, respectively, and feature logic-level conversion using only one supply voltage (VCC). The input-signal high level (VIH) can exceed the VCC supply voltage when these devices are used for logic-level conversions. These devices are intended for use as COS/MOS to DTL/TTL converters and can drive directly two DTL/TTL loads. (VCC = 5 V, VOL ≤ 0.4 V, and  $I_{ON} \ge 3$  mA.)

Table 1 shows the range of voltage-supply levels that can be utilized for such logic level conversions. Conversion to logic-levels greater than +6 V is permitted provided that VCC ≤ VIH. At 15 V the maximum allowable load capacitance is 5000 pF.

The CD4049A and CD4050A are designated as replacements for CD4009A and CD4010A, respectively, Because the CD4049A and CD4050A require only one power supply, they are preferred over the CD4009A and CD4010A and should be used in place of the CD4009A and CD4010A in all inverter, current driver, or logic-level conversion applications. In these applications the CD4049A and CD4050A are pin compatible with the CD4009A and CD4010A respectively, and can be substituted for these devices in existing as well as in new designs. Terminal No. 16 is not connected internally on the CD4049A or CD4050A, therefore, connection to this terminal is of no consequence to circuit operation.

For simple logic-inversion applications it is more economical to use the CD4069B Hex Inverter scheduled for announcement in early 1974.

#### Applications:

- COS/MOS to DTL/TTL Hex Converter
- Current "Sink" or "Source" Driver
- COS/MOS High-to-Low Logic-Level Converter

These devices are electrically and mechanically identical with standard COS/MOS CD4049A and CD4050A types described in data bulletin 599 and DATABOOK SSD-203 Series, but

	TABLE			
FUNCTION	COS/MOS VOLTAGE RANGE (INPUT)	DTL/TTL VOLTAGE RANGE (OUTPUT)	POWER SUPPLY RANGE (V <sub>CC</sub> )	
HEX LEVEL SHIFTER	3–15 V	3–6 V	3–6 V	
HEX INVERTER HEX BUFFER	3–15 V	3–15 V	3–15 V	





. . . . .
CD4049A, CD4050A Slash (/) Series

are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510.

RCA Designation	MIL-M-38510 Designation
CD4049A	MIL-M-38510/05503
CD4050A	MIL-M-38510/05504

The packaged types can be supplied to six screening levels -/1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883

. . .

. . . -65 to +150

-55 to +125

-0.5 to +15

200

100

3

265

 $V_{SS} \leq V_{1} \leq 15$ 

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range

Operating-Temperature Range .

Dissination: Per Package

All Inputs

Per Buffer.

(Vcc-Vss) .

DC Supply Voltage Range (V<sub>CC</sub>-V<sub>SS</sub>) .

Recommended Minimum DC Supply Voltage

At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 seconds max.

Lead Temperature (During soldering):

Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4049A and CD4050A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).



Fig. 2-Min. & max. voltage transfer characteristics of CD4049A.



Fig. 3-Min. & max. voltage transfer characteristics of CD4050A.





### STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL		ST					LIMIT	CD40			UNITS	CHARAC- TERISTIC CURVES	NOTES
		COND		Vcc		-0	CD40	50AD,			0.0		& TEST	
			-	Volts	—5 Min.	5°C Max.	Min.	25°C		12! Min.	Max.		CIRCUITS Fig. No.	
Quiescent Device Current	ار	V <sub>IH</sub> = V <sub>CC</sub>		5		0.3 0.5•	-	0.01	0.3 0.5•	-	20 10*	μΑ	17	1
Quiescent Device Dissipation Package	PD	V <sub>IH</sub> = V <sub>CC</sub>		5 15	-	1.5 5	-	0.05 0.1	1.5 5	-	100 100	μw		
Output Voltage Low-Level	VOL			3 5 10		0.2• 0.01 0.01		- 0 0	0.6• 0.01 0.01		 0.05 0.05	v	2-7	
High-Level	v <sub>он</sub>			15 3 5 10 15	- 2.8• 4.99 9.99 -		- 2.2• 4.99 9.99 14.4•	 5 10 	0.6•   	- 4.95 9.95 14.3•	0.7•   	v		
Threshold Voltage N-Channel P-Channel	V <sub>TH</sub> N VTHP	ID = -			-0.7.	-3 <b>.</b> 3 <b>.</b>	-0.7.	-1.5	-3. 3.	-0.3.	-3 <b>.</b>	v		2
Noise Immunity (All Inputs) CD4049A	- 111	V <sub>OH</sub> = 3.6 V V <sub>OH</sub> =		5	1		1.	2.25	-	0.9	-			
	V <sub>NL</sub>	7.2 V VOL <sup>=</sup> 0.95 V		10 5	2.		2.	4.5 2.25	-	1.9 •				
CD4050A		V <sub>OL</sub> ⁼ 2.9 V		10	3.	_	3.	4.5	-	2.9 .	-	v.	18	1
CD4050A		V <sub>OH</sub> = 7.2 V V <sub>OH</sub> =		10	2.9•	-	3.	4.5	-	з.	_			
CD4049A	V <sub>NH</sub>	3.6 V V <sub>OH</sub> = 2.9 V	=	10	1.4 2.9•		1.5 <b>.</b> 3.	2.25	-	1.5 3.	-			
For Definition, See Appendix SSD-207		V <sub>OL</sub> = 0.95 V		5	1.4	-	1.5.	2.25	-	1.5				
Output Drive Current N-Channel	IDN		0.4 0.4 0.5	4.5 5 10	3.3 3.75 10		2.6. 3.0. 8.	5.2 6 16		1.8 2.1 5.6	1 1			
P-Channel	۱ <sub>D</sub> p		4.5 2.5 9.5	5 5 10	-0.62 -1.85 -1.85		-0.5 -1.25 -1.25		-	-0.35 -0.9 -0.9	1 1 1	mA	8,9	2
Diode Test 100 µA Test Pin	V <sub>DF</sub>				-	1.5.	-		1.5.	-	1.5.			
Input Current	1j	V <sub>IH</sub> = V <sub>CC</sub>			-	-	-	10	-	-	-	рА		

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs. Note 2: Test is either a one input or a one output only.

					LIM	ITS			CHARAC-				
CHARACTERISTICS	SYMBOL	TEST CONDITIONS		CD4049AD CD4049AK			CD4050AD CD4050AK			UNITS	TERISTIC CURVES & TEST	NOTES	
			(Volts)	Min.	Typ.	Max.	Min.	Тур.	Max.		CIRCUITS Fig. No.		
Propagation Delay Time: High-to-Low Level	<sup>t</sup> PHL	VIH = V <sub>CC</sub>	5 10	-	15 10	55 30•		55 25	110 55•	ns	10,11		
Low-to-High Level	<sup>t</sup> PLH	V <sub>IH</sub> = V <sub>CC</sub>	5 10	-	50 25	80 55•	-	90 40	140 85•	ns	12,13	1	
Transition Time: High-to-Low Level	<sup>t</sup> THL	V <sub>IH</sub> = V <sub>CC</sub>	5 10		20 16	45 40•	-	20 16	45 40•	ns	14	1	
Low-to-High Level	<sup>t</sup> TLH	V <sub>IH</sub> = V <sub>CC</sub>	5 10		50 30	100 60.	-	50 30	100 60•	ns	15	1	
Input Capacitance	CI	Any Input		-	5	-	-	5		pF	-	-	

# DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C, $C_L = 15 \text{ pF}$ , and input rise and fall times = 20 ns Typical Temperature Coefficient for all values of V<sub>CC</sub> = 0.3%/°C. (See Appendix for Waveforms)

NOTE 1: Test is a one-input, one-output only.

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.



Fig. 5-Min. & max. voltage transfer characteristics for CD4050A.



Fig. 7-Typ. voltage transfer characteristics as a function of temperature for CD4050A.



Fig. 6-Typ. voltage transfer characteristics as a function of temperature for CD4049A.



Fig. 8-Typ. & min. n-channel drain characteristics as a function of gate-to-source voltage (VGS) for CD4049A, CD4050A.



Fig. 9–Typ. & min. P-channel drain characteristics as a function of gate-to-source voltage (V<sub>GS</sub>) for CD4049A, CD4050A.



Fig. 11–Typ. high-to-low level propagation delay time vs. CL for CD4050A.



Fig. 13-Typ. low-to-high level propagation delay time vs. CL for CD4050A.



Fig. 10-Typ. high-to-low level propagation delay time vs. CL for CD4049A.



Fig. 12-Typ. low-to-high level propagation delay time vs. CL for CD4049A.



Fig. 14-Typ. high-to-low level transition time vs. CL for CD4049A, CD4050A.



Fig. 15-Typ. low-to-high level transistion time vs CL for CD4049A, CD4050A.



Fig. 16-Typ. dissipation characteristics for CD4049A, CD4050A.



Fig. 17-Quiescent device current test circuit.

5 V OR IO V 5 V OR 10 V ö 3.5 V OR 7 V 3.5 V OR 7 16 16 2 15 15 2 14 3 3 14 13 4 4 13 TO ANY 5 12 12 IV OR 2V 1.5 V OR 3 V 6 н П 10 10 c 9 (CD4050A) 92CS-24422 92CS - 20515RI (CD4049A)

Fig. 18-Noise immunity test circuits.



Fig. 19-Typ. power dissipation vs. transition time per inverter CD4049A.



Fig. 20-Typ. power dissipation vs. transition time per inverter CD4050A.



**Digital Integrated Circuits** 

Monolithic Silicon

High-Reliability Slash (/) Series CD4057A/...



# **High-Reliability COS/MOS LSI 4-Bit Arithmetic** Logic Unit

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- LSI Complexity on a Single Chip
- 16-Instruction Capability -Add, Subtract, Count -AND, OR, Exclusive-OR
  - -Right, Left, or Cyclic Shifts

RCA-CD4057A Slash (/) Series is a low-power arithmetic logic unit (ALU) designed for use in LSI computers. An arithmetic system of virtually any size can be constructed by wiring together a number of CD4057A ALU's. The CD4057A provides 4-bit arithmetic operations, time sharing of data terminals, and full functional decoding for all control lines. The distributed control system of this device provides great flexibility in system designs by allowing hard-wired connection of N units in 4<sup>N</sup> unique combinations. Four control lines provide 16 instructions which include Addition, Subtraction, Bidirectional and Cycle Shifts, Up-Down Counting, AND, OR, and Exclusive-OR logic operations.

Two mode control lines allow the CD4057A to function as any 4-bit section of a larger arithmetic unit by controlling the bidirectional serial transfer of data to adjacent arithmetic arrays. By means of three "Conditional Control" lines Overflow, All Zeros, and Negative State conditions may be detected and used to establish a conditional operation. Predetermined operation of the CD4057A on a conditional basis allows greater ALU flexibility. Although especially applicable as a parallel arithmetic unit, the CD4057A also finds use in virtually any application requiring one or more of its 16 basic instructions. The CD4057A is supplied in a hermetically sealed 28-lead dual-in-line ceramic package (CD4057AD), in a flat-pack (CD4057AK), and in chip form (CD4057AH).

These devices are electrically and mechanically identical with standard COS/MOS CD4057A types described in data bulletin 635 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

- Bidirectional Data Busses
- Instruction Decoding on Chip
- Fully Static Operation
- Single-Phase Clocking
- Easily Expandable to 8, 12, 16, . . . Bit Operation
- Conditional-Operation Controls on Chip
- Low Quiescent Device Dissipation . . . 10 µW (typ) at V<sub>DD</sub> = 10 V
- Add Time (Data In-To Sum Out) = 375 ns (typ) at 10V
- All Terminals Protected Against Static Discharge
- High Noise Immunity . . . 45% of Vor Full Temperature Range
- Operation from Single Positive or Negative Power Supply . . . 3 V to 15 V
- Full Military Temperature Range . . . -55°C to +125°C Applications:

Parallel Arithmetic Units

- Remote Data Sets Process Controllers
  - Graphic Display Terminals



The packaged types in the CD4057A "Slash" (/) Series can be supplied to five screening levels – 1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

#### MAXIMUM RATINGS, Absolute Maximum Values:

STORAGE-TEMPERATURE RANGE
OPERATING-TEMPERATURE RANGE55 to +125 °C
DISSIPATION PER PACKAGE
DC SUPPLY-VOLTAGE RANGE (V_DD-V_SS) $\dots -0.5$ to +15 V
ALL INPUTS $v_{SS} \leq v_1 \leq v_{DD}$
Lead Temperature (During soldering)
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm)
from case for 10 seconds max 265 °C
MINIMUM RECOMMENDED
DC SUPPLY VOLTAGE (VDD-VSS) 3V





### STATIC ELECTRICAL CHARACTERISTICS

		TE CONDI				ı	IMITS				
CHARACTERISTIC	SYMBOL	Vo	VDD	-55	0°C		25°C		12	5°C	UNITS
		Volts	Volts	Min.	Max.	Min.	Typ.	Max.	Min.	Max.	
Quiescent Device		·	5	-	3.7	-	0.5	5	_	150	
Current	۱L		10	-	7.5●	-	1	10•	-	200•	μΑ
Quiescent Device			5	-	-	-	2.5	2.5	-	750	
Dissipation/Package	PD		10	-	-	-	10	100	-	2000	μW
Outer 1 Velker 1			3	-	0.55	-	-	0.5	-	-	
Output Voltage: <sup>1</sup> Low-Level	. V		5	-	0.01	-	-	0.01	-	0.05	
LOW-Level	VoL		10		0.01	-	-	0.01	-	0.05	
			15		-	-	-	0.5	-	0.55	l v
	N.		3	2,25	-	2.3	-	-	-	-	l
High-Level	Voн		5	4,99	-	4.99	5	-	4.95	-	
myn-Lever			10	9.99	-	9,99	10	-	9.95	-	1
			15	_		14.5	1	-	14.95		
Threshold Voltage <sup>2</sup>											
N-Channel	VTHN	ID = -		-0.7•	-3•	<u>−0.7</u> ●	-1.5	-3•	-0.3•	-3•	v
P-Channel	VTHP	I <sub>D</sub> = 2	0 μΑ	0.7●	3•	0.7●	1.5	· 3•	0.3•	3•	
Noise Immunity <sup>1</sup> (All Inputs)	V	0.8	5	1.5•	-	1.5●	2.25		1.4•	-	
	VNIL	1	10	3●	-	3•	4.5	-	2.9•	-	v
	VNIH	4.2	5	1.4•	-	1.5•	2.25	-	1.5	-	ľ
	VNIH	9	10	2.9•	-	3•	4.5		3•	-	
Output Drive Current <sup>2</sup>											
Zero Indicator	I <sub>D</sub> N .								1		
N-Channel		0.5	5	0.11	-	0.09•	0.16	-	0.06	-	ł
		0.5	10	0.12	-	0.10	0.16	-	0.07	-	
P-Channel	IDP	3	5	0.04	-	0.03	-0.06	-	-0.02	-	
	.0.	7	10	-0.08	-	-0.07•	-0.13	-	-0.05		
Negative Indicator											]
N-Channel	IDN	0.5	5	0.11	-	0.09	0.30	-	0.06	-	
	ייטי	0.5	10	0.12	-	0.10•	0.40	-	0.07		
P-Channel	IDP	4.5	5	-0.07	-	-0.06	-0.19	-	-0.04	-	Į
		9.5	10	-0.12	-	-0.10	-0.30	-	-0.07		
Overflow Indicator									Í		mA
N-Channel	IDN	0.5	5	0.25	-	0.20	0.50	-	0,14	-	1
		0.5	10	0.37	-	0.30	0.90	-	0.21	-	
P-Channel	IDP	4.5	5	-0.08		-0.07	-0.21		-0.05	-	l
	<sup>'U'</sup>	9.5	-10	-0.12	-	-0.10•	0.38	-	-0.07	-	
All Other Outputs											
N-Channel	IDN	0.5	5	0.11	-	0.09	0.10	-	0.06	-	
N-Granner	IDN	0.5	10	0.06	-	0.05•	0.12	-	0.03	_	]
P-Channel	10 <sup>D</sup>	4.5	5	-0.02		-0.02	-0.05		-0.01	-	]
F-Channel	IDP	9.5	10	-0.06	-	-0.05•	-0.08	-	-0.03	-	
Diode Test <sup>3</sup> 100 μΑ Test Pin	VDF			-	1.5•	-	-	1.5•	-	1.5•	v

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

# **DYNAMIC ELECTRICAL CHARACTERISTICS**, at $T_A = 25^{\circ}C$ and $C_L = 15 \, pF$

Typical Temperature Coefficient at all values of V<sub>DD</sub> = 0.3%/°C

CHARACTERISTICS	SYMBOLS	TES CONDIT	-	CD405	LIMITS 7AD, CD4	057AK	UNITS	
			Volts	Min.	Typ.	Max.		
Propagation Delay Time:								
DATA IN-to-			5		1430	3900		
SUM OUT	<sup>t</sup> PLH,		10	-	375	720		
CARRY IN-to-	<sup>t</sup> PHL		5	_	<u>91</u> 5	2550		
SUM OUT			10		310	840	ns	
DATA IN-to-			5		950	2580		
CARRY OUT			10	-	265	720		
CARRY IN-to-			5	_	485	1320		
CARRY OUT			10	-	175	480		
			_					
ZI Input	<sup>t</sup> PLH		5		1980	5400		
-to- ZI Output	<sup>t</sup> PHL		10 5		750	2040		
	THE				265	720		
Transition Time:			10		110	300		
riansition rime.			5	_	3700	10350		
ZI Output	<sup>t</sup> TLH		10	_	1650	4500		
	•		5	-	420	1140		
·····	<sup>t</sup> THL		10	_	220	600	ns	
Negative Indicator and			5		300	825		
Overflow Indicator	<sup>t</sup> TLH,		10	-	165	450		
All Other	tTHL		5	_	1000	2775		
Outputs	THL		10	-	475	1275		
Minimum Clock Pulse			5	-	400	1200		
Width	<sup>t</sup> WL, <sup>t</sup> WH		10	-	125	375	ns	
Clock Rise and Fall Time			5	-	-	15		
CIOCK Hise and I all Time	t <sub>r</sub> CL, t <sub>f</sub> CL		10	_	_	15	μs	
Set Up Time:								
DATA			5	_	20	40	ns	
<u></u>	<sup>t</sup> SLH <sup>, t</sup> SHL		10		10	20		
OP CODE			5		1675	4590	ns	
			10 5		485 20	<u>1320</u> 40		
Data Hold Time	<sup>t</sup> Dh		10	_	10	20	ns	
Maximum Clock Frequency:								
Count Mode	for		5	0.13	0.36	_		
	fCL		10	0.46 •	1.35		MHz	
Shift Mode	r.		5	0.33	0.90			
	fCL		10	1.4	3.8			
Input Capacitance	CI	ANY I	NPUT	-	5	-	pF	

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

\* Tests are either several inputs or several outputs.

### LOGIC DESCRIPTION

### **OPERATIONAL MODES**

The CD4057A arithmetic logic unit operates in one of four possible modes. These modes control the transfer of information, either serial data or arithmetic operation carries, to and from the serial-data lines. Fig. 3 shows the manner in which the four modes control the data on the serial-data lines.



Fig.3 - Schematic of "Mode" concept.

- In MODE 0, data can enter or leave from either the left or the right serial-data line.
- In MODE 1, data can enter or leave only on the left serialdata line;
- In MODE 2, data can enter or leave only on the right serialdata line.
- In MODE 3, serial data can neither enter nor leave the register, regardless of the nature of the operation. Furthermore, the register is by-passed electrically, i.e., there is an electrical bidirectional path between the right and left serial data terminals.

The two input lines labeled C1 and C2 in the terminal assignment diagram define one of four possible modes shown in Table I.

Through the use of mode control, individual arithmetic arrays can be cascaded to form one large processor or many processors of various lengths.

### TABLE I - MODE DEFINITION

C2	C1	MODE
0	0	0
0	1	1
1	0	2
1	1	3

Examples of how one "hard-wired" combination of three ALU's can form (a) a 12-bit parallel processor, (b) one 8-bit and one 4-bit parallel processor, or (c) three 4-bit parallel processors, merely by changes in the modes of each ALU are shown in Fig. 4.



Data-flow interruptions are shown by shaded areas. With these three ALU's and the four available modes, 61 more system combinations can be formed. If 4 ALU's are used,  $4^4$  combinations (256) are possible.

NOTE: The BYPASS terminal of the "most significant" CD4057A is connected to the bypass terminal of the "least significant" CD4057A. The bypass terminals on all other CD4057A's are left floating. This interconnection is performed whenever more than one CD4057A are used to form a processor.

#### INSTRUCTION REPERTOIRE

Four encoded lines are used to represent 16 instructions. Encoded instructions are as follows:

# abcd

- 0 0 0 0 NO-OP (Operational Inhibit)
- 0001 AND
- 0 0 1 0 Count down
- 0011 Count up
- 0 1 0 0 Subtract Stored number from zero (SMZ)
- 0 1 0 1 Subtract from parallel data lines (SM) (stored number from parallel data lines)
- 0 1 1 0 Add (AD)
- 0 1 1 1 Subtract (SUB) (Parallel data lines from stored number)
- 1 0 0 0 Set to all ones (SET)
- 1 0 0 1 Clear to all zeroes (CLEAR)
- 1010 Exclusive-OR
- 1011 OR
- 1 1 0 0 Input Data (From parallel data lines)
- 1 1 0 1 Left shift
- 1 1 1 0 Right shift
- 1 1 1 1 Rotate (cycle) right

All instructions ar executed on the positive edge of the clock.

### CONDITIONAL OPERATION

Inhibition of the clock pulse can be accomplished with a programmed NO-OP instruction or through conditional input terminals A, B, and C. In a system of many CD4057A's, each CD4057A can be made to automatically control its own operation or the operation of any other CD4057A in the system in conjunction with the Overflow, Zero, or Negative (Number) indicators. Table II, the conditional-inputs truth table, defines the interactions among A, B, and C.

# TABLE II - CONDITIONAL-INPUTS TRUTH TABLE

А	В	с	OPERATION PERMITTED	
0	х	х	Yes	X = don't care
1	0	0	Yes	A – don t care
1	0	1	No	
1	1	0	No	
1	1	1	Yes	

Two examples of how the conditional operation can be used are as follows:

- 1) For the Multiplication Algorithm
  - A = 1, for step 7 (1) A = 0, for step 7 (2) B = 1
  - C = negative Indicator
- 2) For the Division Algorithm

A = 1, for step 7 (1) A = 0, for step 7 (2) B = 1 C = C<sub>0</sub> (left data line)

# OVERFLOW DETECTION

The CD4057A is capable of detecting and indicating the presence or absence of an arithmetic two's-complement overflow is defined as having occurred if the signs of the two initial words are the same and the sign of the result is different while performing a carry-generating instruction.

For example: 
$$(+) \frac{0.011}{1.001}$$

Overflows can be detected and indicated only during operation in Mode 2 or Mode 3 and can occur for only four instructions (AD, SMZ, SM, and SUB). If an overflow is detected and stored in the overflow flip-flop, any one of the five instructions AD, SMZ, SM, SUB, or IN can change the overflow indicator.

When any of the three subtraction instructions is used, the sign bit of the data being subtracted is complemented and this value is used as one of the two initial signs to detect overflows. If an overflow has occurred, the final sign of the sum or difference is one's complemented and stored in the most-significant-bit position of the register.

The overflow flip-flop is updated at the same time the new result is stored in the CD4057A. Whenever data on the parallel-data lines are loaded into the CD4057A, whatever is on the Overflow I/0 line is loaded into the overflow flip-flop. Also, whenever data are dumped on the parallel data lines from the CD4057A, the contents of the overflow flip-flop are dumped on the Overflow I/0 line. Thus overflows may be stored elsewhere and then fed into the CD4057A at another time.

# OPERATIONAL SEQUENCE AND WAVEFORMS FOR PROPAGATION-DELAY MEASUREMENTS

- 1. DATA IN-to-CARRY OUT and DATA IN-to-SUM OUT
  - A. Apply Word A and IN instruction
  - B. Apply Clock to load word A into register
  - C. Apply AD instruction
  - D. Apply Word B (data in)
  - E. Apply Clock to load result (sum out)
  - F. Apply DATA OUT CONTROL to look at result



Fig. 5 - DATA IN-to-CARRY OUT and DATA IN-to-SUM OUT.

### 2. CARRY IN-to-CARRY OUT and CARRY IN-to-SUM OUT

- A. Apply Word A and IN instruction
- B. Apply Clock to load word A into register
- C. Apply AD instruction
- D. Apply Word B
- E. Apply CARRY IN (carry in)
- F. Apply Clock to load result (sum out)
- G. Apply DATA OUT CONTROL to look at result



Fig. 6 - CARRY IN-to-CARRY OUT and CARRY IN-to-SUM OUT.







CLOCK PULSE RISE AND FALL TIMES



Fig. 9-Clock Pulse Rise and Fall Times.



Fig.10 - Data setup time.





The CD4057A has been designed for use as a parallel processor in flexible, programmable, easily expandable, special or general purpose computers, where minimization of external connections and data busing are primary design goals. The block diagram of Fig. 15 is an example of a computer that processes 8 bits in parallel.







Fig. 15 - Example of Computer Organization Using CD4057A.



Digital Integrated Circuits Monolithic Silicon High-Reliability Slash (/) Series CD4060A/...



# High-Reliability COS/MOS 14-Stage Ripple-Carry Binary Counter/Divider and Oscillator

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

## Features:

- 4-MHz operating frequency (typ.) at V<sub>DD</sub>-V<sub>SS</sub> = 10 V
- Common reset
- Fully static operation
- 10 buffered outputs available

The RCA-CD4060A Slash (/) Series consists of an oscillator section and 14 ripple-carry binary counter stages. The oscillator configuration allows design of either RC or crystal oscillator circuits. A RESET input is provided which resets the counter to the all-0's state and disables the oscillator. A high level on the RESET line accomplishes the reset function. All counter stages are master-slave flip-flops. The state of the counter is advanced one step in binary order on the negative transition of  $\phi_{\rm I}(\phi_{\rm O})$ . All inputs and outputs are fully buffered.

These devices are electrically and mechanically identical with standard COS/MOS CD4060A types described in data bulletin 813 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types in the CD4060A "Slash" (/) Series can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4060A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

### Oscillator Features:

- All active components on chip
- RC or crystal oscillator configuration

### Applications:

- Timers
- Frequency dividers



Fig. 1-Logic diagram of CD4060A oscillator, pulse shaper, and 1 of 14 counter stages. File No. 850 .



Fig. 2–Schematic diagram of input pulse shapers, reset buffers, and 1 of 14 binary counter stages of the CD4060A.

CHARACTERISTIC	SYMBOL	CON	TEST DITI				L	IMITS				UNITS
			-	VDD	-55	5°C		25°C		1250	°C	
			V	V	Min.	Max.	Min.	Тур.	Max.	Miŋ.	Max.	
Quiescent Device <sup>1</sup>	۱ <u>L</u>			5	-	15	_	0.5	15	-	900	μA
Current	'L			10		25 <b>•</b>	_	1•	25	-	500 <b>°</b>	
Quiescent Device	PD			5		75	-	2.5	75	-	4500	μW
Dissipation/Package				10	-	250	-	10	250	-	15000	μ.,
Output Voltage: 1		_		3	-	0.55 <b>°</b>	-	-	0.5•	-	-	
Low-Level	Voi	Fan Out		5	-	0.01	-	0	0.01	-	0.05	]
	VOL	= 50		10	_	0.01	-	0	0.01	-	0.05	1
				15	-	-	-	-	0.5•	-	0.55 <b>°</b>	v
High-Level				3	2.25 <sup>●</sup>	_	2.3 <b>•</b>	-	_	-	-	ľ
	N	Fan Out = 50		5	4.99	-	4,99	5	-	4.95	-	
	VOH			10	9.99	-	9.99	10		9.95	-	
		= 50		15	-	-	14.5 <sup>●</sup>	-	_	14.45 <b>•</b>	-	
Threshold Voltage:2												
N-Channel	VTHN	ID =	-20	μA	<b>0.7●</b>	-3●	-0.7●	-1.5	-3●	-0.3●	<b>−3</b> ●	v
P-Channel	VTHP	ID =	20 µ	A	0.7 <b>°</b>	3•	0.7•	1.5	3•	0.3•	3•	] `
			0.8	5	1.5	_	1.5•	2.25	-	1.4	-	
Noise Immunity <sup>1</sup>	VNL		1	10	3●	-	3•	4.5	-	2.9 <b>•</b>	-	l v
(Any Input)			4.2	5	1.4	_	1.5•	2.25	-	1.5	-	1 °
	VNH		9	10	2.9 <sup>●</sup>	_	3•	4.5	-	3●	-	
Output Drive Current <sup>2</sup> :▲												ļ
N 01 1 10: 1 1			0.5	5	0.22	—	0.18 <sup>●</sup>	0.36		0.125	-	
N-Channel (Sink)	IDN		0.5	10	0.44		0.36	0.75	-	0.25	-	mA
P-Channel (Source)	IDP		4.5	5	-0.15	-	-0.125	-0.25		-0.085		mA
	יטי		9.5	10	-0.3	-	-0.25	-0.5		-0.175		L
Diode Test <sup>3</sup> 100 μΑ Test Pin	VDF				-	1.5●	-	-	1.5●		1.5●	v
Input Current	1		y Ing		_	-	_	±10-5	±1	_	_	μA

Data does not apply to terminals 9 or 10.

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. Note 1: Complete functional test, all inputs and outputs to truth table.

Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

	0/4/201	TEST CONDITI	ONS*		LIMITS		
CHARACTERISTIC	SYMBOL		V <sub>DD</sub>	MIN.	TYP.	MAX.	UNITS
Input-Pulse Operation		•					
Propagation Delay	<sup>t</sup> PHL <sup>,</sup>		5		900	1800•	
Time $\phi_{I}$ to Q4 Out	<sup>t</sup> PLH		10	-	450	900•	ns
Propagation Delay	<sup>t</sup> PHL <sup>,</sup>		5	-	450	900 <b>°</b>	
Time, Q <sub>n</sub> to Q <sub>n+1</sub>	<sup>t</sup> PLH		10	-	225	450●	ns
Transition Time	<sup>t</sup> THL <sup>,</sup>		5	-	150	300•	ns
	<sup>t</sup> TLH		10	-	75	150•	115
Min. Input-Pulse Width	<sup>t</sup> WL <sup>,</sup>	f = 100 kHz	5	-	200	400	ns
	twH	1 - 100 KH2	10	-	75	110	
Input-Pulse	t <sub>rφ</sub> ,		5	-	-	15	
Rise & Fall Time	t <sub>fø</sub>		10	-	-	7.5	μs
Max. Input-Pulse	f.		5	10.	1.75	-	MHz
Frequency	fφ		10	30	4	-	
Input Capacitance	Ц			-	5	-	рF
Reset Operation		• · · · ·					
Propagation Delay			5	-	500	1000•	
Time	<sup>t</sup> PHL		10	-	250	500 <b>°</b>	ns
Minimum Reset			5	-	500	1000 <b>°</b>	
Pulse Width	twh		10	-	250	500●	ns

DYNAMIC ELECTRICAL CHARACTERISTICS AT  $T_A = 25^{\circ}C$ ,  $C_L = 15 \text{ pF}$  (unless otherwise specified), Input  $t_r, t_f = 20 \text{ ns}$ 

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

\* Tests are either several inputs or several outputs.

MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE	-65 to +150°C
OPERATING-TEMPERATURE RANGE	-55 to +125°C
DC SUPPLY-VOLTAGE RANGE:	
(V <sub>DD</sub> V <sub>SS</sub> )	
DEVICE DISSIPATION (PER PACKAGE)	200 mW
ALL INPUTS	v <sub>ss</sub> ≼v <sub>I</sub> ≼v <sub>DD</sub>

LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm)	
from case for 10 seconds max	265°C
RECOMMENDED OPERATING CONDITIONS:	
DC Supply-Voltage Range	
(V <sub>DD</sub> -V <sub>SS</sub> )	15 V
Input Voltage Swing V <sub>SS</sub> to	V <sub>DD</sub>





Fig. 9 - Typical dynamic power dissipation characteristics.



Fig. 10 -Output drive current test circuit.



Fig. 11-Quiescent device current test circuit.



Fig. 12 - Input-pulse noise immunity test circuit.



Fig. 13-Reset-pulse noise immunity test circuit.

TERMINAL ASSIGNMENT CD4060A





Digital Integrated Circuits Monolithic Silicon High-Reliability Slash (/) Series CD4061A/...



# High-Reliability COS/MOS 256-Word by 1-Bit Static Random-Access Memory

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment *Features:* 

Access time: 380 ns (max.) @ V<sub>DD</sub> = 10 V

COS/MOS input/output logic compatibility

- Low standby power: 10 Nanowatts/bit (typ.) @ V<sub>DD</sub> = 10 V
  - Noise immunity: 45% of VDD (typ.)
  - Fully decoded addressing
    - Single write/read control line
- TTL output drive capability

■ Single 3-to-15 V power supply

The RCA-CD4061A "Slash" (/) Series are single monolithic integrated circuits containing a 256-word by 1-bit fully static, random-access, NDRO memory. The memory is fully decoded and requires 8 address input lines ( $A_0 - A_7$ ) to select one of 256 storage locations. Additional connections are provided for a WRITE/READ command CHIP ENABLE, DATA IN, and DATA OUT and DATA OUT lines.

To perform READ and WRITE operations the CHIP-ENABLE signal must be low. When the CHIP-ENABLE signal is high, read and write operations are inhibited and the output is a high impedance. To change addresses, the CHIP-ENABLE signal must be returned to a high level, regardless of the logic level of the WRITE/READ input. In a multiple package application, the CHIP-ENABLE signal may be used to permit the selection of individual packages.

Output-voltage levels appear on the outputs only when the CHIP-ENABLE and WRITE/READ signals are both low. Separate data inputs and outputs are provided; they may be tied together; or, to eliminate interaction between READ and WRITE functions, may be used separately. The circuit arrangement permits the outputs from many arrays to be tied to a common bus.

All input and output lines are buffered. The CD4061A output buffers are capable of direct interfacing with TTL devices.

These devices are electrically and mechanically identical with standard COS/MOS CD4061A types described in data bulletin 768 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

- Three-state data outputs for bus-oriented systems
- 1101-type pin designations\*
- Separate data output and data input lines

The packaged types can be supplied to five screening levels /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes. "A", "B", and "C". The chip versions of these types can be supplied to two screening levels – /M and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4061A "Slash" (/) Series types are supplied in 16-lead dual-in-line side-brazed ceramic packages ("D" suffix) or in chip form ("H" suffix).

### MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE
OPERATING-TEMPERATURE RANGE
DC SUPPLY-VOLTAGE RANGE
(V <sub>DD</sub> – V <sub>SS</sub> ) –0.5 to +15 V
DEVICE DISSIPATION (PER PKG.)
ALL INPUTS $v_{ss} \leq v_1 \leq v_{DD}$
RECOMMENDED DC SUPPLY VOLTAGE
(V <sub>DD</sub> – V <sub>SS</sub> ) 3 to 15 V
LEAD TEMPERATURE (DURING SOLDERING)
At distance 1/16 ±1/32 inch (1.59 ±0.79 mm)
from case for 10 seconds max

\*The pin designations are compatible with other static 256-Bit memories and are, therefore, not compatible with standard COS/MOS CD4000A-series devices; i.e. V<sub>DD</sub> is pin 5 and V<sub>SS</sub> is pin 4.



FOR SINGLE n AND p DEVICES  $\begin{cases} ALL p-SUBSTRATES TIED TO V_{DD}. \\ ALL n-SUBSTRATES TIED TO V_{SS}. \end{cases}$ 

92CL - 23852

Fig. 1 – CD4061A logic diagram.

### CD4061A OPERATIONAL MODES

OPERATION	ADDRESS LINES	CHIP-ENABLE	WRITE/READ	DATA IN	DATA OUTPUTS
Write "O"	Stable	0	1	0	High-Impedance
Write "1"	Stable	0	1	1	High-Impedance
Read	Stable	0	0	x	Valid 1 or 0
*Read/Write	Stable	0	0/1	×	Valid 1 or 0/High- Impedance
Address Change	Changing	1	×	х	High-Impedance

X = Don't Care

\* For a READ/WRITE operation on the same address, chip-enable may be held to a logic 0 for both successive operations.

### 

CHARACTERISTIC	SYMBOL	т				LI	MITS	0			UNITS
		Vo	VDD		5°C		5°C		125°	С	
		Volts	Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	
Quiescent Device			5	_	5	_	0.12	5	-	150	
Current <sup>1</sup>	۱L		10	-	10 <sup>●</sup>	_	0.25	10 <sup>●</sup>	-	200 <sup>©</sup>	μA
Quiescent Device	0		5	_	—	_	0.6	25	-	750	μW
Dissipation/Package	PD		10	-		-	2.5	100	-	2000	μ₩
			3	,	0.55 <sup>•</sup>	-	-	0.5 <sup>●</sup>	-	-	
Output Voltage <sup>5,6</sup>	VOL		5	-	0.01	-	0	0.01	-	0.05	
Low-Level			10	-	0.01	-	0	0.01		0.05	
			15	-	-		0	0.5 <sup>●</sup>	-	0.55 <sup>●</sup>	v
			3	2.25 <sup>●</sup>	-	2.3 <sup>©</sup>	-	-	-		ľ
High-Level	V <sub>OH</sub>		5	4.99		4.99	5	-	4.95	-	
Ū.			10	9.99	-	9.99	10		9.95		
			15	-	-	14.5 <sup>●</sup>	-	-	14.45 <sup>●</sup>	-	
Threshold Voltage <sup>2</sup> N-Channel	V <sub>TH</sub> N	I <sub>D</sub> = -	20 μA	-0.7●	_3 <b>●</b>	-0.7●	-1.5	_3 <sup>●</sup>	-0.3 <sup>●</sup>	-3 <b>•</b>	v
P-Channel	V <sub>TH</sub> P	I <sub>D</sub> = 2	0 µA	0.7 <sup>●</sup>	3 <b>•</b>	0.7 <sup>●</sup>	1.5	3 <b>°</b>	0.3 <sup>●</sup>	3 <b>°</b> .	1. A.
	VNL	0.8	5	1.5	-	1.5 <sup>●</sup>	2.25		1.4	-	
Noise Immunity <sup>3</sup>	- NL	1	10	3 <b>•</b>	-	3 <b>°</b>	4.5	-	2.9 <sup>●</sup>	-	v
(All Inputs)	V <sub>NH</sub>	4.2	5	1.4	-	1.5 <sup>●</sup>	2.25	-	1.5		
		9	10	2.9 <sup>●</sup>	-	3 <b>•</b>	4.5	-	3 <b>•</b>	-	
Output Drive Current: <sup>4</sup> (Data Out, Data Out)	IDN	0.4	4.5	2	-	1.6 <b>°</b>	2.5	_	1.1	_	mA
N-Channel (Sink)		0.5	10	4.3	-	3.5 <sup>●</sup>	5	-	2.4	-	
		2.5	5	-1.1	-	-0.9 <sup>●</sup>	-1.8	-	-0.65	-	
P-Channel (Source)	I <sub>D</sub> P	4.6	5	-0.5		-0.4 <sup>●</sup>	-0.8	_	-0.3	-	mA
		9.5	10	-1.1	_	_0.9 <sup>●</sup>	-1.8	-	-0.65	-	
Output Off Resistance <sup>4</sup>	R <sub>o</sub> (Off)		5	10	-	10•	-		10		мΩ
(High-Impedance State)			10	10	-	10 <b>●</b>	-		10	-	
Diode Test <sup>3</sup> 100 μA Test Pin	V <sub>DF</sub>			-	1.5 <sup>●</sup>	-	-	1.5●	-	1:5 <sup>●</sup>	·V

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Functional test, all inputs and outputs.

Note 4: Tests on all outputs.

Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

Note 5: Functional GAL PAT test for 5 volts at 800 kHz and 10 volts at 2 MHz. Note 6: Functional MARCH test for 3 volts at 250 kHz and 15 volts at 2 MHz.

# DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C, $V_{SS} = 0$ V, $C_L = 50$ pF, and $t_r$ , $t_f = 20$ ns

	CHARACTERISTICS	SYMBOLS	TEST CONI			LIMITS		UNITS
				V <sub>DD</sub> (Volts)	Min.*	Тур.	Max.*	
	Read Cycle Time	<sup>t</sup> RC		5	1200 •	1000	-	ns
		nc		10	550 <b>•</b>	450	-	
	Chip-Enable Hold Time	<sup>t</sup> CEH		5	40°	0		ns
CLE					700		<u> </u>	
READ CYCLE	Chip-Enable Pulse Width	<sup>t</sup> CE		5	350 •	500 250		ns
EAC				5	460 <sup>°</sup>		_	
<u>۳</u>	Chip-Enable Setup Time	<sup>t</sup> CES		10	200 °	-	-	ns
	Read Access Time	<sup>t</sup> BA		5	~	450	750 °	
		112		10	-	250	380 °	ns
	Write Cycle Time	tuur		5	1200•	1000	-	
		tWC		10	550 <b>°</b>	450	-	
	Chip-Enable Hold Time	t		5	40 <b>°</b>	0		
	Chip-Enable Hold Time	<sup>t</sup> CEH		10	0 •	-	-	
	Chip-Enable Pulse Width	•		5	700 <b>°</b>	500		
	Chip-Enable Fulse Width	<sup>t</sup> CE		10	350 •	250		
щ	Chip-Enable Setup Time	•		5	460	-		
ζ	Chip-Enable Setup Time	<sup>t</sup> CES		10	200 <b>°</b>	1	-	
WRITE CYCLE	Write Hold Time			5	150 <b>°</b>	100	-	ns
L R	write Hold Time	<sup>t</sup> WH		10	100 *	70	-	
S				5	150 <sup>•</sup>	100	-	
	Write Pulse Width	ťW		10	100 <b>°</b>	70	-	
				5	140	80		
	Data Setup Time	<sup>t</sup> DS		10	80 <b>°</b>	35	-	
1	D			5	25 °	10	-	1
	Data Hold Time	tон		10	20 •	10	-	
				5	-	60	100	
	Output Transition Time	<sup>t</sup> TLH		10	~	50	75	ns
				5		35	60	1
		<sup>t</sup> thl		10	-	25	40	
	Chip-Enable	<sup>t</sup> rCE,		5		-	15	
	Input Rise and			10	-		5	μs
	Fall Time	<sup>t</sup> fCE		15	-	-	1	

\* See "Symbol Definitions"

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Tests are on all inputs and outputs.



Fig. 2 — Typical write-read waveforms.

NOTE: CHIP ENABLE MUST BE HIGH DURING AN ADDRESS CHANGE

### SYMBOL DEFINITIONS

### READ CYCLE

 $\label{eq:transformation} \begin{array}{l} t_{RC} - \text{READ CYCLE TIME} - \text{Time required between address} \\ \text{changes during a read cycle. Minimum read cycle time is equal} \\ \text{to } t_{CEH} \mbox{(min.)} + t_{CE} \mbox{(min.)} + t_{CES} \mbox{(min.)}. \mbox{(See Definitions below)}. \end{array}$ 

t<sub>CEH</sub> – CHIP-ENABLE HOLD TIME – Time required before chip-enable level can be lowered after an address transition.

t<sub>CE</sub> – CHIP-ENABLE PULSE WIDTH – Time required for the chip to be active for valid reading of output data.

 $t_{CES}$  – CHIP-ENABLE SETUP TIME – Time required before ar address transition can take place after chip-enable level has been increased.  $t_{CES}({\rm min.}) + t_{CEH}({\rm min.})$  is the minimum time required to discharge internal nodes and allow settling of address decoders during an address transition. Chip-enable level must be raised during each address change, even if read cycles only or write cycles only are successively performed. However, if address is not changed, chip enable may remain in its active (low) state during successive read and write cycles.

t<sub>RA</sub> – READ ACCESS TIME – Measured from chip-enable transition; time before output data is valid.

## WRITE CYCLE

 $t_{WC}$  – WRITE CYCLE TIME – Time required between address changes during a write cycle. This time sets the maximum

operating frequency for the memory, with minimum write cycle time equal to  $t_{CEH}$  (min.) +  $t_{CE}$  (min.) +  $t_{CES}$  (min.).

92CM-23853

t<sub>CEH</sub> – CHIP-ENABLE HOLD TIME – See Definition under read cycle.

t<sub>CE</sub> - CHIP-ENABLE PULSE WIDTH - See Definition under read cycle.

 $t_{\mbox{CES}}$  — CHIP-ENABLE SETUP TIME — See Definition under read read cycle.

 $t_{WH}$  – WRITE HOLD TIME – Measured from chip-enable transition; time required before negative transition of write pulse can occur for successful write operation.

 $t_W - WRITE PULSE WIDTH - Time required for W/R pulse to$ be high. Note that no specification for positive transition ofthis pulse is made - it may occur before or after the chipenable transition. In many applications, the W/R control isnormally low and is strobed high during a write cycle.

t<sub>DS</sub> - DATA SETUP TIME - Measured from write-pulse negative transition; time required for data input to be valid.



Fig. 7 – Typical read access time ( $t_{RA}$ ) vs temperature.



#### Note:

Power dissipation measured using random data pattern. Input pulse delays and widths set to minimum values specified on data sheet with the exception of cycle time, 15 V setups identical to 10 V data sheet values, with the exception of t<sub>CE</sub> = 400 ns.

# TEST CIRCUITS





V<sub>DD</sub>

Quiescent Device Current Test Conditions



Fig. 11 - Quiescent device current.



# **Digital Integrated Circuits**

Monolithic Silicon

# High-Reliability Slash(/) Series CD4062A/...



# High-Reliability COS/MOS 200-Stage Dynamic Shift Register

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment *Applications:* 

Serial shift registers = CRT refresh memory = Time-delay circuits = Long serial memory Special Features;

Operation from a single 3-V to 15-V positive or negative power supply

Minimum shift rates over full temperature range —

Single phase clock:  $3 V \leq V_{DD} \leq 10 V$ ;  $f_{min} = 10 \text{ kHz}; -55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ( $f_{min} = 1 \text{ kHz}$  up to  $T_A \leq 75^{\circ}\text{C}$ )

```
Two-phase clock: 3 V \le V_{DD} \le 15 V;

f_{min} = 10 \text{ kHz}; -55^{\circ}\text{C} \le T_{A} + 125^{\circ}\text{C}

(f_{min} = 1 \text{ kHz} up to T_{A} \le 75^{\circ}\text{C})
```

The RCA-CD4062A Slash (/) Series is a 200-stage dynamic shift register with provision for either single- or two-phase clock input signals. Single-phase-clocked operation is intended for low-power low clock-line capacitance requirements. Single-phase clocking is specified for medium-speed operation (< 1 MHz) at supply voltages up to 10 volts. Clock input capacitance is extremely low (< 5 pF), and clock rise and fall times are non-critical. The clock-mode signal (CM) must be low for single-phase operation.

Two-phase clock-input signals may be used for high-speed operation (up to 5 MHz) or to further reduce clock rise and fall time requirements at low speeds. Two-phase operation is specified for supply voltages up to 15 volts. Clock input capacitance is only 50 pF/phase. The clock-mode signal (CM) must be high for two-phase operation. The single-phase-clock input has an internal pull-down device which is activated when CM is high and may be left unconnected in two-phase operation.

The logic level present at the data input is transferred into the first stage and shifted one stage at each positive-going clock transition for single-phase operation, and at the positive-going transition of  $CL_1$  for two-phase operation.

These devices are electrically and mechanically identical with standard COS/MOS CD4062A types described in data bulletin 816 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types in the CD4062A "Slash" (/) Series can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

- Low power dissipation
   0.3 mW/bit at 1 MHz and 10 V
   0.04 mW/bit at 0.5 MHz and 5 V
   (alternating 1-0 data pattern)
- Data output TTL-DTL compatible
- Recirculating capability
- Delayed two-phase clock outputs available for cascading registers
- Asynchronous ripple-type presettable to all 1's or 0's
- Ultra-low-power-dissipation standby operation

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4062A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

### MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE
$\label{eq:linear_state} \begin{array}{llllllllllllllllllllllllllllllllllll$
RECOMMENDED OPERATING CONDITIONS
DC SUPPLY VOLTAGE (V <sub>DD</sub> -V <sub>SS</sub> ): SINGLE-PHASE CLOCK 3 to 10 V TWO.PHASE CLOCK

TWO-PHASE CL	OCK
	3 to 15 V
INPUT VOLTAGE SWING	V <sub>DD</sub> to V <sub>SS</sub>



Fig. 2—Clock circuit logic diagram.

## 

								ed DC Supply Voltage (V <sub>DD</sub> -V <sub>SS</sub> )						
		TEST CO		IONS			LI	MITS				ļ		
CHARACTERISTIC	SYMBOL		٧o	VDD	-5	5°C		25°C		125	°C	UNITS		
			v	v	Min.	Max.	Min.	Тур.	Max.	Min.	Max.			
Quiescent Device <sup>1</sup> Current	ا ار	CM=High CL1=High		5	-	12	-	0.5	12	_	720	μΑ		
	· L	CL <sub>2</sub> =Low		10	-	25 <sup>●</sup>	-	1	25 <sup>•</sup>	-	500 <sup>●</sup>	μ.,		
Quiescent Device Dissipation/Package	PD	CM=High CL <sub>1</sub> =High		5	-	60	-	2.5	60	-	3600	μw		
Dissipation/Package		CL <sub>2</sub> =Low		10	-	250	-	10	250	-	5000			
				3	-	0.55		-	0.5			4		
Output Voltage:1	VOL			5	-	0.01	-	0	0.01		0.05	4		
Low-Level				10 12	-	0.01	-	0	0.01 0.5 <sup>●</sup>	-	0.05 0.55 <sup>●</sup>			
				3	2.25 <sup>°</sup>	_	2.3•		-	_	-	v		
		1		5	4.99	_	4.99	5	-	4.95	-			
High-Level	v <sub>он</sub>			10	9.99	_	9.99	10	-	9.95	-			
-				12	_	-	11.5 <sup>©</sup>	_	-	11.55 <sup>●</sup>	-	1		
Threshold Voltage <sup>2</sup> N-Channel	V <sub>TH</sub> N	I <sub>D</sub> = -20	I <sub>D</sub> = -20 μA		-0.7 <sup>9</sup>	-3 <b>°</b>	-0.7 <sup>9</sup>	-1.5	3 <b>°</b>	0.3 <sup>©</sup>	-3 <b>°</b>	v		
P-Channel	V <sub>TH</sub> P	I <sub>D</sub> = 20 /	μA		0.7 <sup>●</sup>	3 <b>°</b>	0.7 <sup>●</sup>	1.5	3 <b>°</b>	0.3 <sup>●</sup>	3 <b>°</b>			
Noise Immunity <sup>1</sup>	V <sub>NL</sub>	1	0.8	5	1.5	_	1.5 <sup>●</sup>	2.25	-	1.4	-			
(Any Input)			1.0	10	3 <b>°</b>	-	3 <b>°</b>	4.5	-	2.9 <sup>®</sup>	-	] v		
	VNH	1	4.2	5	1.4	-	1.5	2.25	- 1	1.5	-	1		
	- 111		9.0	10	2.9 <sup>®</sup>	-	3 <b>•</b>	4.5	-	3 <b>°</b>	-	1		
Output Drive Current: <sup>2</sup> N-Channel		۵	0.4	4.5	1.6	-	1.3 <sup>●</sup>	2.6	-	0.91	-			
(Sink)	I <sub>D</sub> N	Output	0.5	10	5		4	8*	-	3.2	-	mA		
	ייטי	CL <sub>1D</sub> ,	0.5	5	0.87	-	0.7 <sup>●</sup>	1.4	_	0.49				
		CL <sub>2D</sub>	0.5	10	2.2	-	1.8 <sup>9</sup>	3.6	-	1.26	-			
		Q	4.5	5	-0.31	-	-0.25°	-0.5	-	0.17	-			
		Output	2.5	5	-0.93	-	-0.75	-1.5	-	-0.52	-	]		
P-Channel	IDP		9.5	10	-0.87	-	-0.7 <sup>●</sup>	-1.4	-	-0.49	-	] mA		
(Source)	-	CL <sub>1D</sub> ,	4.5	5	-0.43	-	-0.35	-0.7		-0.24	-	1		
		CL <sub>2D</sub>	9.5	10	-1.1	-	-0.9 <sup>●</sup>	-1.8	-	-0.63	-			
Diode Test <sup>3</sup> 100 μΑ Test Pin	V <sub>DF</sub>				_	1.5 <sup>●</sup>	_	_	1.5 <b>°</b>	-	1.5 <sup>●</sup>	v		
Input Current	11	Any Input	-	<u> </u>	_	_		10	-	-	-	pA		

\* Maximum power dissipation rating ≤200 mW.

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test,all inputs and outputs to truth table. Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

# DYNAMIC CHARACTERISTICS AT $T_A = 25^{\circ}$ C, $V_{SS} = 0$ V, $C_L = 50$ pF, Input $t_r$ , $t_f = 20$ ns, except t<sub>F</sub>CL and t<sub>f</sub>CL

## Single-Phase-Clock Operation; Clock Mode (CM) = Low; $3 V \le V_{DD} \le 10 V$ (See Figure 3)

CHARACTERISTIC	SYMBOL	TEST CONDI	TIONS		LIMITS	LIAUTO	FIG.	
CHARACTERISTIC	SYMBOL		V <sub>DD</sub> V	MIN.	ТҮР.	MAX.	UNITS	NO.
Maximum Clock Frequency 1	fCL	t <sub>r</sub> , t <sub>f</sub> =20 ns	5	0.5	1.0	-		
(50% Duty Cycle)	02	.,.	10	1	2	-	MHz	-
Minimum Clock Frequency <sup>1</sup>			5	150	10	-		
(50% Duty Cycle)	fCL		10	1000 <sup>●</sup>	10	-	Hz	18
Clock Rise and Fall Times** 1	t <sub>r</sub> CL,		5	-	-	10		
	t <sub>f</sub> CL		10	_	-	10	μs	-
Average Input Capacitance All Inputs Except CL <sub>1</sub> and CL <sub>2</sub>	Cl		L	_	5	-	pF	-
Propagation Delays: 1	tPLH,		5	-	1000	2000		
CL to Q	<sup>t</sup> PHL		10	-	400	800	ns	-
CL to CL <sub>1D</sub> (Positive Going)		(E0)( D-1-+-)	5	-	750	1500		
	<sup>t</sup> PLH	(50% Points)	10	-	300	600	1	
CL to CL <sub>2D</sub> (Positive Going)			5	_	500	1000	İ	
		(50% Points)	10	-	200	400		
CL <sub>2D</sub> /							ns	- 1
CL to CL <sub>1D</sub> (Negative Going)	<sup>t</sup> PHL	(50% Points)	5	-	450	900		
			10	-	175	350		
cl <sub>1D</sub>								
CL to CL <sub>2D</sub> (Negative Going)		(50% Points)	5	-	750	1500		
		(30% rounts)	10	. –	300	600	]	
CL <sub>2D</sub>								
Transition Time: 1			5	-	100	200		
Q Output			10	-	50	100		
CL <sub>1D</sub> , CL <sub>2D</sub>	tTLH,		5	-	200	400	ns	-
0L1D, 0L2D	tthl		10	-	100	200		
Data Set-Up Time	tou		5	0	-	-	ns	
CL	tsu		10	0	-	-	113	
Data Hold Time	tuore		5	150	-	-	ns	
	tHOLD		10	50	-	-	,,,,,	[
			l					

\*\*If more than one unit is cascaded in single-phase parallel clocked application, t<sub>1</sub>CL should be made less than or equal to the sum of the propagation delay at 15 pF, and the transition time of the output driving stage. (See Figs. 5 and 7 for cascading options.)

▲ Use of delayed clock permits high-speed logic to precede CD4062A register (see cascade register operation). NOTE: Test is either several inputs or several outputs.

# Two-Phase Clock Operation (CL<sub>1</sub>, CL<sub>2</sub>); Clock Mode (CM) = High; $3 V \le V_{DD} \le 15 V$ . See Figure 4.

CHARACTERISTIC	SYMBOL	TEST CONDI			LIMITS		UNITS	FIG. NO.
			V <sub>DD</sub> V	MIN.	TYP.	MAX.		NO.
Maximum Clock Frequency	f		5	1.25	2.5	1	MHz	1
	fCL		10	2.5	5	-		1
Minimum Clock Frequency	fCL		5	150	10	-	Hz	_
	'CL		10	150	10	-	112	
Clock Overlap Time 90% $CL_2$ 10% 10% 10% $CL_1$ $td_1$ $td_2$				40	_	_	ns	_
Average Input Capacitance CL <sub>1</sub> , CL <sub>2</sub>	с <sub>I</sub>			-	50	-	pF	-
Propagation Delays			5	-	250	500		
CL <sub>1</sub> to Q	<sup>t</sup> PHL <sup>,</sup>		10	-	100	200	ns	_
CL <sub>1</sub> to CL <sub>1D</sub>	<sup>t</sup> PLH		5	-	250	500	113	
CL <sub>2</sub> to CL <sub>2D</sub>			10	-	100	200		
Data Set-Up Time	tou		5	300	150	_	ns	_
	ts∪		10	100	50		113	
Data Hold Time								
CL <sub>2</sub>	thold		5 10	0	-		ns	-
Clock Rise and Fall Times	t <sub>r</sub> CL <sub>1</sub> , CL <sub>2</sub> t <sub>f</sub> CL <sub>1</sub> , CL <sub>2</sub>		c		tions If erlap Req let	uire-	1	L



Fig. 3-Timing diagram-single-phase clock.



Fig. 4-Timing diagram-two-phase clock.



Fig. 5 - Typical n-channel drain characteristics for Q output.



Fig. 6 - Typical p-channel drain characteristics for Q output.



Fig. 7 – Typical transition time vs.  $C_L$  for data outputs.



Fig. 9 - Typical power dissipation vs. frequency.



Fig. 8 – Typical transition time vs. CL for delayed clock output.



Fig. 10 - Minimum shift frequency vs. ambient temperature.





Fig. 11 - Quiescent device current.

Fig. 12 - Noise immunity.



### CD4062AK TERMINAL DIAGRAM





Digital Integrated Circuits Monolithic Silicon High-Reliability Slash (/) Series CD4063B/...



# High-Reliability COS/MOS 4-Bit Magnitude Comparator

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

### Features:

- Standard B-series output drive
- Expansion to 8, 16 . . . 4N bits by cascading units

Medium-speed operation: compares two 4-bit words in 250 ns (typ.) at 10 V

### Applications:

- Servo motor controls
- Process controllers

The RCA-CD4063B Slash (/) Series types are low-power 4-bit magnitude comparators designed for use in computer and logic applications that require the comparison of two 4-bit words. This logic circuit determines whether one 4-bit word (Binary or BCD) is "less than", "equal to", or greater than" a second 4-bit word.

The CD4063B has eight comparing inputs (A3, B3, through A0, B0), three outputs (A < B, A = B, A > B) and three cascading inputs (A < B, A = B, A > B) that permit systems designers to expand the comparator function to 8, 12, 16...4N bits. When a single CD4063B is used, the cascading inputs are connected as follows: (A < B) = low, (A = B) = high, (A > B) = low.

For words longer than 4 bits, CD4063B devices may be cascaded by connecting the outputs of the less-significant comparator to the corresponding cascading inputs of the more-significant comparator. Cascading inputs (A < B, A = B, and A > B) on the least significant comparator are connected to a low, a high, and a low level, respectively.

All outputs have equal source- and sink-current capabilities and conform to standard B-series output drive (see Static Electrical Characteristics).

These devices are electrically and mechanically identical with standard COS/MOS CD4063B types described in data bulletin 805 and DATABOOK SSD-203 Series, but are specially pro-

	INPUTS								OUTPUTS			
	COMPA	CASCADING				0017013	•					
A3, B3	A2, B2	A1, B1	A0, B0	A < B	A = B	A > B	A < B	A = B	A > B			
A3 > B3	X	х	х	X	х	х	0	0	1			
A3 = B3	A2 > B2	х	х	X	х	X	0	0	1			
A3 = B3	A2 = B2	A1 > B1	х	X	х	×	0	0	1			
A3 = B3	A2 = B2	A1 = B1	A0 > B0	×	х	X	0	0	1			
A3 = B3	A2 = B2	A1 = B1	A0 = B0	0	0	1	0	0	1			
A3 = B3	A2 = B2	A1 = B1	A0 = B0	0	1	0	0	1	0			
A3 = B3	A2 = B2	A1 = B1	A0 = B0	1	0	0	1	0	0			
A3 = B3	A2 = B2	A1 = B1	A0 < B0	X	х	х	1	0	0			
A3 = B3	A2 = B2	A1 < B1	х	X	x	x	1	0	0			
A3 = B3	A2 < B2	х	x	×	x	×	1	0	0			
A3 < B3	×	х	×	x	x	x	1	0	0			
X = Don't	Care		1	≡ High St	ate			0 ≡ Lo	w State			

TRUTH TABLE

cessed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels -/1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

### STATIC ELECTRICAL CHARACTERISTICS

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4063B "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

CHARACTERISTIC	SYMBOL	TEST CO	NDIT	IONS			L	MITS				UNITS
			٧o	V <sub>DD</sub>	-5	5°C		25°C		125	°C	
			v	v	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	
Quiescent Device <sup>1</sup> Current				5	-	5	_	0.02	5	_	300 <sup>●</sup>	
Current	1			10	-	10 <sup>●</sup>	-	0.02	10 <sup>●</sup>	-	200 <sup>®</sup>	μA
				15	-	-	-	0.02	-	-	-	
				3	-	0.55 <sup>®</sup>	-		0.5 <sup>●</sup>	-	-	
Output Voltage:1	VOL			5	-	0.01	-	0	0.01	-	0.05	
Low-Level	VOL			10	-	0.01	-	0	0.01		0.05	
				15	-		-	0	0.5 <sup>●</sup>	-	0.55 <sup>●</sup>	v
				3	2.25 <sup>•</sup>	-	2.3 <sup>●</sup>	-	-	-	_	
				5	4.99		4.99	5	-	4.95	-	
High-Level	v <sub>он</sub>			10	9.99	-	9.99	10	-	9.95	-	
				15	-	-	14.5 <sup>●</sup>	15	-	14.45 <sup>•</sup>	-	
Threshold Voltage <sup>2</sup> N-Channel	V <sub>TH</sub> N	I <sub>D</sub> =20	Ο μΑ		-0.7 <sup>●</sup>	-3 <b>°</b>	-0.7 <sup>●</sup>	-1.5	-3 <b>•</b>	-0.3 <sup>●</sup>	-3 <b>●</b>	v
P-Channel	V <sub>TH</sub> P	I <sub>D</sub> = 20	иA		0.7 <sup>●</sup>	3•	0.7 <sup>●</sup>	1.5	3 <b>•</b>	0.3 <sup>●</sup>	3 <b>°</b>	v
	v <sub>nl</sub>		0.8	5	1.5	-	1.5 <sup>●</sup>	2.25	-	1.4	-	
			1	10	3 <b>•</b>	-	3 <b>°</b>	4.5		2.9 <sup>©</sup>	-	
Noise Immunity <sup>1</sup>			1.5	15	-	-	-	6.75		-	1	v
Noise immunity	V <sub>NH</sub>		4.2	5	1.4	-	1.5 <sup>●</sup>	2.25	-	1.5	-	v
			9	10	2.9 <b>°</b>	-	3 <b>°</b>	4.5	-	3 <b>°</b>	-	
			13.5	15	-	-	-	6.75	-	-	-	
Output Drive Current: <sup>2</sup> N-Channel			0.4	5	0.5		0.4 <b>•</b>	0.8	-	0.3	_	
(Sink)	IDN		0.5	10	1.1	-	0.9 <sup>●</sup>	1.8	-	0.65	-	mA
	.0.4		1.5	15	-	-	3	. 6	-	-		
			2.5	5	-1.8	-	-1.6•	-3.2	-	-1.3	-	
			4.6	5	-0.5		-0.4 <sup>•</sup>	-0.8	-	-0.3	-	
P-Channel	IDP		9.5	10	-1.1	-	-0.9 <sup>●</sup>	-1.8		-0.65		mA
(Source)			13.5	15	-	-	-3	-6	-	-	-	
Diode Test <sup>3</sup> 100 µA Test Pin	V <sub>DF</sub>				-	1.5 <sup>●</sup>	-	_	1.5 <b>●</b>	-	1.5 <b>°</b>	v
Input Current	4		-	15	-	-	-	±10-5	±1	-	-	μA
	1	· · · · · · · · · · · · · · · · · · ·								-		

Limits with black dot (•) designate 100% testing, Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. Note 1: Complete functional test all inputs and outputs to truth table.

Note 2: Test is either a one input or a one output only.

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^{\circ}C$ , Input  $t_r$ ,  $t_f = 20$  ns, and  $C_L = 50$  pF

CHARACTERISTIC		TEST CONDI	TIONS*	LIN		
CHARACTERISTIC	SYMBOL		V <sub>DD</sub> Volts	Тур.	Max.	UNITS
Propagation Delay Time: Comparing Inputs to Outputs	<sup>t</sup> PHL <sup>,</sup> <sup>t</sup> PLH		5 10 15	625 250 175	1250 <sup>●</sup> 500 <sup>●</sup> -	ns
Cascading Inputs to Outputs	<sup>t</sup> PHL <sup>,</sup> <sup>t</sup> PLH		5 10 15	500 200 140	1000 <sup>●</sup> 400 <sup>●</sup> -	113
Transition Time	<sup>т</sup> тнг ттгн		5 10 15	100 50 40	200 <sup>●</sup> 100 <sup>●</sup> 80	ns
Average Input Capacitance	CI	Any Input		5	-	pF

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

\* Tests are either several inputs or several outputs.

MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE
OPERATING-TEMPERATURE RANGE
DC SUPPLY-VOLTAGE RANGE
V <sub>DD</sub> •0.5 to +18 V
DEVICE DISSIPATION (PER PACKAGE)
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm)
from case for 10 seconds max 265 <sup>o</sup> C

• All voltage values are referenced to V<sub>SS</sub> terminal.

### OPERATING CONDITIONS AT TA = 25°C

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	VDD	Min.	Max.	Units	Fig.
Supply Voltage Range	-	3	18	v	-
Input Voltage Swing (Recommended V <sub>SS</sub> to V <sub>DD</sub> )	-	0.2 V <sub>DD</sub> to 0.8 V <sub>DD</sub> (Any one input)		v	-



Fig. 1-Minimum output-N-channel drain characteristics.



TERMINAL ASSIGNMENT CD4063B



Fig. 2-Minimum output-P-channel drain characteristics.


tP TOTAL = tp  $\binom{COMPARE}{INPUTS}$  + 2 x tp  $\binom{CASCADE}{INPUTS}$ , AT C<sub>L</sub> = 15 pF (each output), V<sub>DD</sub> = 10V (3 STAGES)

= 250 + 2 x (200) = 650 ns (TYP.)

Fig. 4- Typical speed characteristics of a 12-bit comparator.



Fig. 5-Typical propagation delay time vs. load capacitance.



Fig. 7- Typical transition time vs. load capacitance.



12.5 15 17 . 20



Fig. 8-Typical dynamic power dissipation characteristics.





(VDD - VNH) VDD 16 15 ° 14 13 VNL 12 1 IC 9205-24522 Fig. 10-Noise immunity test circuit.



Fig. 11-Dynamic power dissipation test circuit.



### Digital Integrated Circuits Monolithic Silicon High-Reliability Slash (/) Series CD4066A/...



# High-Reliability COS/MOS Quad Bilateral Switch

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- 15-V digital or ± 7.5-V peak-to-peak switching
- 80-Ω typical ON resistance for 15-V operation
- Switch ON resistance matched to within 5 Ω over 15-V signal-input range
- ON resistance flat over full peak-to-peak signal range

The RCA-CD4066A Slash (/) Series is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with RCA-CD4016A, but exhibits much lower ON resistance. In addition, ON resistance is relatively constant over the full input-signal range.

The CD4066A consists of four independent bilateral switches.

A single control signal is required per switch. Both the p and the n device in a given switch are biased ON or OFF simultaneously by the control signal. As shown in Fig. 1, the well of the n-channel device on each switch is either tied to the input when the switch is ON or to  $V_{SS}$  when the switch is OFF. This configuration minimizes the variation of the switch transistor threshold voltage with input signal, and thus keeps the ON resistance low over the full operating-signal range.

The advantages over single-channel switches include peak input-signal voltage swings equal to the full supply voltage, and more constant ON impedance over the input-signal range. For sample-and-hold applications, however, the CD4016A is recommended.





- **High ON/OFF output-voltage ratio:** 65 dB typ. @ f<sub>is</sub> = 10 kHz, R<sub>1</sub> = 10 kΩ
- High degree of linearity: < 0.5% distortion typ.@f<sub>is</sub>=1 kHz V<sub>is</sub> = 5 V<sub>p-p</sub>, V<sub>DD</sub>-V<sub>SS</sub>≥ 10 V, R<sub>L</sub> = 10 kΩ
- Extremely low OFF switch leakage resulting in very low offset current and high effective OFF resistance:
   10 pA typ. @ VDD-VSS = 10 V, TA = 25°C
- Extremely high control input impedance (control circuit isolated from signal circuit): 1012 Ω typ.
- Low crosstalk between switches:
   --50 dB typ. @ f<sub>is</sub> = 0.9 MHz, R<sub>L</sub> = 1 kΩ
- Matched control-input to signal-output capacitance: Reduces output signal transients
- Frequency response, switch ON = 40 MHz (typ.)

#### Applications:

Analog signal switching/multiplex	ing
Signal gating	Modulator
Squelch control	Demodulator
Chopper	<b>Commutating switch</b>

- Digital signal switching/Multiplexing
- Transmission-gate logic implementation
- Analog-to-digital & digital-to-analog conversion
- Digital control of frequency, impedance, phase, and analog-signal gain

These devices are electrically and mechanically identical with standard COS/MOS CD4066A types described in data bulletin 769 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types in the CD4066A "Slash" (/) Series can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to "High-Reliability Report RIC-102C "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4066A "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

#### 

		TEST CO	ND	TIONS			L	IMITS				
CHARACTERISTIC	SYMBOL		٧o	VDD	-5	5°C		25°C		12	5°C	UNITS
			v	l v	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	
Quiescent Device				10	-	0.5●	-		0.5•	-	10•	
Current												μA
All Switches OFF*	۱ <sub>L</sub>	[		15	-	1•	-	-	1•	-	100•	
All Switches ON <sup>▲</sup>	'L			10	-	0.5●	-	-	0.5●	-	10•	μA
Output Voltage <sup>1</sup>												
Low-Level	VOL			3	-	0.55 <sup>●</sup>	_	_	0.5●	-	-	
	*0L			15	_	_		-	1.1•		1.1•	v
High-Level	VOH			3	2.25	-	2.3•	-	-	-	-	, i
	*0H			15	_	-	13.9•	-		13.9	-	
Threshold Voltage <sup>2</sup>												
N-Channel	VTHN	$I_D = -20 \mu A$			<b>-</b> 0.7●	-3●	-0.7●	-1.5	-3•	-0.3●	3●	v
P-Channel	VTHP	I <sub>D</sub> = 20 μA			0.7●	3 <b>°</b>	0.7●	1.5	3 <b>•</b>	0.3•	3•	• •
Noise Immunity <sup>1</sup>	VNL	TERMINALS	0.5	5	1	-	1•	-	-	9	-	
	VNL		1	10	2	-	2●	-	-	1.8	-	v
(Any Input)	VNH	5,6,12,13	4.5	5	4	-	4●			3.8	-	ľ
	VNH		9	10	8	-	8•	-	-	7.8		
Diode Test <sup>3</sup>												
100 μA Test Pin	VDF				-	1.5●	-	-	1.5●	-	1.5●	v
		VOLTS								V	OLTS	
* <u>TE</u>	RMINALS	APPLIED			TERMINALS APPLIED							
V <sub>SS</sub> 7		GND					Vss	7			٧D	
		GND					VC VIS = V		6,12,13	+	10 /TL	
VIS 1,4	,8,11 ≤	≤+10				+ 10 (Th	ru n O)					

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 2: Test is either a one input or a one output only.

≤ + 10

2.3.9.10

Note 3: Test on all inputs and outputs.

100 Ω)

Vos

#### MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE TEMPERATURE RANGE65°C to +150°C
OPERATING TEMPERATURE RANGE55°C to +125°C
DISSIPATION PER PACKAGE
DC SUPPLY VOLTAGES:
V <sub>DD</sub> -V <sub>SS</sub> ; V <sub>DD</sub> -V <sub>EE</sub> · · · · · · · · · · · -0.5 to +15 V
ALL SIGNAL AND DIGITAL CONTROL INPUTS $_{\rm N}$ V_SS $\leqslant$ V $_{\rm I}$ $\leqslant$ V_DD
MINIMUM RECOMMENDED POWER SUPPLY VOLTAGES
V <sub>DD</sub> -V <sub>SS</sub> ; V <sub>DD</sub> -V <sub>EE</sub>
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm)
from case for 10 seconds max

#### SPECIAL CONSIDERATIONS - CD4066A

- 1. In applications where separate power sources are used to drive V<sub>DD</sub> and the signal inputs, the V<sub>DD</sub> current capability should exceed V<sub>DD</sub>/R<sub>L</sub> (R<sub>L</sub> = effective external load of the 4 CD4066A bilateral switches). This provision avoids any permanent current flow or clamp action on the V<sub>DD</sub> supply when power is applied or removed from CD4066A.
- In certain applications, the external load-resistor current may include both V<sub>DD</sub> and signal-line components. To avoid drawing V<sub>DD</sub> current when switch current flows into terminals 1, 4, 8, or 11, the voltage drop across the bidirectional switch must not exceed 0.8 volt (calculated from R<sub>QN</sub> values shown).

No V<sub>DD</sub> current will flow through R<sub>L</sub> if the switch current flows into terminals 2, 3, 9, or 10. Failure to observe this condition may result in distortion of the signal.

# 

							ļ					
CHARACTERISTIC	SYMBOL	TE	ST CONDI	TIONS		-55 <sup>0</sup> C		25 <sup>0</sup> C		125 <sup>0</sup> C		UNITS
						Typ.	Max.	Typ.	Max.	Typ.	Max.	
SIGNAL INPUTS (V <sub>is</sub> ) AN	ID OUTPUTS	(V <sub>os</sub> )										
			V <sub>C</sub> =V <sub>DD</sub>	V <sub>SS</sub>	Vis							
		RL = 10 kΩ	+7.5 V	–7.5 V	-7.5 V to +7.5 V							
			+15 V	οv	0 to +15 V	60	220 <b>0</b>	80	2809	145	320 <b>0</b>	
ON Resistance	R <sub>ON</sub>		+5 V	-5 V	-5 V to +5 V	85	400	120	5009	190	550 <b>9</b>	Ω
			+10 V	οv	0 to +10 V	85	400	120	5000		5500	
			+2.5 V	· 2.5 V	2.5 V to +2.5 V	150	3000 <b>9</b>	270	5000 <b>°</b>	360	5500 <b>°</b>	
			+5 V	οv	0 to +5 V	160						
			+7.5 V	-7.5 V	+7.5 to -7.5	_		5	-	_	_	
∆ON Resistance Between Any 2	∆R <sub>ON</sub>	R <sub>1</sub> = 10 kΩ	+15 V or	0 V	+15 to 0 V							Ω
of 4 Switches	A ION	112 - 10 KM	+5 V or	-5 V	+5V to -5V	_	_	10	-	_		
			+10 V		+10 V to 0 V			10				
Sine Wave Response (Distortion)		RL = 10 kΩ f <sub>is</sub> = 1 kHz	+5 V	-5 V	5 V(p-p)▲	-	-	0.4	-	1		%
Input or Output Leakage-Switch OFF (Effective OFF		+7.5 V	$\frac{V_{C} - V}{-7.5}$		V <sub>IS</sub> ±7.5 V	-	* ±100	±0.1	* ±100	-	* ±200	- 0
Resistance)		+5 V	-5 V		±5 V	-	±100*	±0.01	±100*	-	±200*	nA

\* Limit determined by minimum feasible leakage measurement for automatic testing.

Symmetrical about 0 volts.

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

# $\label{eq:linear} \begin{array}{cccc} \mbox{ELECTRICAL CHARACTERISTICS (All inputs $$...$ $$...$ $$...$ $$...$ $$...$ $$V_{SS} < V_I < V_{DD}$ $$V_I < V_{DD}$ $$(Recommended DC Supply Voltage (V_{DD} - V_{SS}) $$...$ $$...$ $$$ $$15 V$ $$) $$$

						LIMITS						
CHARAC	TERISTIC	SYMBOL		TEST CONDITIONS	55°C		25°C		125ºC	UNITS		
					Min.	Min.	Typ.	Max.	Min.			
Frequency F Switch ON (Sine Wave	1		RL = 1 kΩ	$V_{C} = V_{DD} = +5V V_{SS} = -5V$ 20 Log <sub>10</sub> $\frac{V_{os}}{V_{is}} = -3 dB$	-	-	40	-	-	MHz		
Feedthrough Switch OFF		V <sub>is</sub> =5V (p-p)	$V_{DD} = +5 V, V_C = V_{SS} = -5 V$ 20 Log <sub>10</sub> $\frac{V_{os}}{V_{is}} = -50 dB$	-	-	1.25	-	-	MHz			
Crosstalk Bet of the 4 sw (Frequency	itches		RL = 1 KΩ V <sub>is</sub> (A) = 5 V (ρ-ρ)	$V_{C}(A) = V_{DD} = +5V$ $V_{C}(B) = V_{SS} = -5V$ 20 Log <sub>10</sub> $\frac{V_{os}(B)}{V_{is}(A)} = -50 \text{ dB}$	-	-	0.9	-	-	MHz		
Capacitance	Input	CIS	• V <sub>DD</sub> = +5 V,	V <sub>C</sub> = V <sub>SS</sub> = -5 V	-	-	8	-	-			
	Output	COS			-	-	8	-	-	pF		
	Feedthrough	CIOS			-	-	0.5	~	-			
Propagation Signal Inpu Signal Out	ut to	<sup>t</sup> pd	$V_C = V_{DD} = -$ $V_{is} = 10 V (sq)$ $t_r = t_f = 20 ns$		-	-	10	20•	-	ns		
Control (VC	)					L						
Noise Immur	nity	VNL		V <sub>DD</sub> -V <sub>SS</sub> = 10 V I <sub>is</sub> = 10 μA	2	2	4.5	-	2	v		
Input Curren	it	١c	v <sub>is</sub> ≤ v <sub>DD</sub>	$V_{DD} - V_{SS} = 10 V$ $V_C \le V_{DD} - V_{SS}$	-	-	±10	-	-	pА		
Average Inpu	ut Capacitance	с <sub>с</sub>			-	-	5	-	-	pF		
Crosstalk Control In Signal Out			V <sub>DD</sub> -V <sub>SS</sub> =1 V <sub>C</sub> = 10 V. (square wave)	R <sub>L</sub> = 10 kΩ	-	-	50	-	-	. mV		
Propagation Delays* t <sub>pd</sub> C		t <sub>rc</sub> = t <sub>fc</sub> = 20	V <sub>is</sub> ≤ 10 V, C <sub>L</sub> = 15 pF	-	-	35	90●	-	ns			
Maximum Allowable Control Input Repetition Rate			$V_{DD} = 10 V,$ $C_{L} = 15 pf$ $V_{C} = 10 V (sq)$ $t_{r} = t_{f} = 20 ns$		-	-	10	-	-	MHz		

\* Test is a one input or one output only.

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.



Fig.2 (a) – Typical channel ON resistance vs. signal voltage for three values of supply voltage ( $V_{DD}-V_{SS}$ ).



Fig.2 (b) – Typical channel ON resistance vs. signal voltage with supply voltage  $(V_{DD}-V_{SS}) = 5 V$ .

22





Vc<sup>≠V</sup>DD

v

V<sub>DD</sub> Q

CD4066A 1 OF 4

SWITCHES

Q Vss ALL UNUSED TERMINALS

v.s -Q--Z

Fig.4 - Typical ON characteristics for 1 of 4 channels.

INPUT SIGNAL VOLTAGE (VIS)





LOTTER

92CS - 22716

x

Fig.3 - Channel ON resistance measurement circuit.

Fig.6 - OFF switch input or output leakage

VDD

9205-23919

CD4066A

1 OF 4 SWITCHES

Q

Vss

Fig.5 - Capacitance,

#### **TEST CIRCUITS (Cont'd)**



92CS-23920

Fig.7 – Propagation delay time signal input ( $V_{IS}$ ) to signal output ( $V_{OS}$ ).



Fig.8 - Crosstalk-control input to signal output.



9205-23923

Fig. 10 - Maximum allowable control input repetition rate.



Fig. 12 - Bidirectional signal transmission via digital control logic.



Fig.9 - Propagation delay tpLH, tpHL control-signal output.



Fig. 11 - Power dissipation per package vs switching frequency.



### Digital Integrated Circuits Monolithic Silicon High-Reliability Slash (/) Series CD4068B/...



# High-Reliability COS/MOS 8-Input NAND Gate

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

#### Features:

- Medium-Speed Operation t<sub>PHL</sub> = 130 ns, t<sub>PLH</sub> = 100 ns (typ.) at 10 V
- Standard B-Series Output Drive

The RCA-CD4068B "Slash" (/) Series NAND gates provide the system designer with direct implementation of the positivelogic 8-input NAND function and supplement the existing family of COS/MOS gates. These devices have equal source- and sink-current capabilities and conform to standard B-series output drive (see Static Electrical Characteristics).

These devices are electrically and mechanically identical with standard COS/MOS CD4068B types described in data bulletin 809 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types". The CD4068B "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE
VDD*         -0.5 to +18 V           DEVICE DISSIPATION (PER PACKAGE)         200 mW
LEAD TEMPERATURE (DURING SOLDERING): At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 seconds max. 265°C
LEAD TEMPERATURE (DURING SOLDERING):

\* All voltage values are referenced to V<sub>SS</sub> terminal.

#### OPERATING CONDITIONS AT $T_{\Delta} = 25^{\circ}C$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	V <sub>DD</sub>	Min.	Max.	Units	Fig.
Supply Voltage Range	-	3	18	v	-
Input Voltage Swing (Recommended V <sub>SS</sub> to V <sub>DD</sub> )	-	0.2 V <sub>DD</sub> to 0.8 V <sub>DD</sub> (Any one input)		v	1

### STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CO	NDIT	IONS			LI	MITS				UNITS	
			v٥	V <sub>DD</sub>	-5	5°C		25°C		125	°C		
			v	v	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device <sup>1</sup>				5	_	0.5	-	0.01	0.5	_	30		
Current	۱L			10	_	1.0		0.01	1.		20 <sup>●</sup>	μΑ	
				15		-			-		-		
						_	-	0.01					
				3	-	0.55		-	0.5		-		
Output Voltage: <sup>1</sup> Low-Level	VOL				_	0.01	-	0	0.01	-	0.05	ł	
LOW-Level	VOL			10	-	0.01	-	0	0.01		0.05	ļ	
			Ļ	15	-	-	-	0	0.5 <sup>●</sup>	-	0.55	l v	
				3	2.25 <sup>•</sup>	-	2.3 <b>•</b>	-	-	-	-		
				5	4.99		4.99	5	-	4.95	-	1	
High-Level	v <sub>он</sub>			10	9.99	-	9.99	10	-	9.95	-	1	
				15	-	-	14.5 <sup>●</sup>	15	-	14.45 <sup>●</sup>			
Threshold Voltage <sup>2</sup> N-Channel	V <sub>7H</sub> N	I <sub>D</sub> = -20	ΟµΑ		<i>-</i> −0.7●	-3●	-0.7 <sup>●</sup>	1.5	-3 <b>•</b>	0.3 <sup>•</sup>	3 <b>•</b>		
P-Channel	V <sub>т̀Н</sub> Р	I <sub>D</sub> = 20	μA		0.7 <sup>●</sup>	3 <b>•</b>	0.7 <sup>●</sup>	1.5	3 <b>•</b>	0.3 <sup>●</sup>	3 <b>•</b>	- ·	
			4.2	5	1.5	_	1.5•	2.25	_	1.4	_		
	V <sub>NL</sub>	VNI		9	10	3•	_	3•	4.5	-	2.9 <sup>●</sup>	_	1
			13.5	15		_	_	6.75	_	-	-	1	
Noise Immunity <sup>1</sup>			0.8	5	1.4	_	1.5•	2.25	-	1.5	-		
	V <sub>NH</sub>		1	10	2.9 <sup>●</sup>	-	3•	4.5	-	3•	-		
			1.5	15	-	_	-	6.75	-	-	_	1	
Output Drive Current: <sup>2</sup> N-Channel			0.4	4.5	0.5	-	0.4 <b>•</b>	0.8	-	0.3	-		
(Sink)			0.5	10	1.1	-	0.9 <sup>•</sup>	1.8	-	0.65	-		
	IDN		1.5	15	_	_	3	6	-	-	-	mA	
			2.5	5	-2	-	-1.6•	-3.2	-	-1.15	-		
			4.6	5	-0.5		-0.4	-0.8	-	-0.3		1	
D Oba a d			9.5	10	-1.1		-0.9	-1.8		0.65		1.	
P-Channel (Source)	1DP		13.5	15	-	-	-3	-6	-	-	_	mA	
Diode Test <sup>3</sup>	<u> </u>			1			<u> </u>	<u> .</u>	<u> </u>				
100 μA Test Pin	VDF				-	1.5 <sup>●</sup>	-	-	1.5 <sup>●</sup>	-	1.5•	v	
Input Current	4		-	15	-	-	-	±10-5	±1	-	-	μΑ	

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test.all inputs and outputs to truth table. Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

		TEST CONDIT	LIN			
CHARACTERISTIC	SYMBOL		V <sub>DD</sub> Volts	Тур.	Max.	UNITS
Propagation Delay Time:			5	325	650	
	<sup>t</sup> PHL		10	130	260	ns
High-to-Low Level			15	100	-	
			5	250	500 9	
Low-to-High Level	<sup>t</sup> PLH		10	100	200	ns
			15	75	-	
	<sup>t</sup> THL		5	100	200	
Transition Time			10	50	100	ns
	<sup>t</sup> TLH		15	40	80	
Average Input Capacitance	CI	Any Input		5	-	pF

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^{\circ}C$ , Input  $t_r$ ,  $t_f = 20$  ns, and  $C_L = 50$  pF

Limits with black dot (0) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

\* Tests are either several inputs or several outputs.



Fig. 1-CD4068B schematic diagram.



Fig.2-Min. and max. voltage transfer characteristics.



Fig.4-Minimum output-P-channel drain characteristics.



Fig.6-Typical low-to-high level propagation delay time vs. load capacitance.



Fig.3-Minimum output-N-channel drain characteristics.



Fig.5— Typical high-to-low level propagation delay time vs. load capacitance.



Fig.7. Typical propagation delay time vs. supply voltage.

104



Fig.8-Typical transition time vs. load capacitance.





Fig. 10-Quiescent device current test circuit.



Fig. 11-Noise immunity test circuit.



TERMINAL ASSIGNMENT CD4068B

9205-24578



### **Digital Integrated Circuits**

Monolithic Silicon High-Reliability Slash(/) Series CD4069B/...



# High-Reliability COS/MOS Hex Inverter

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- Medium Speed Operation t<sub>PHL</sub>, t<sub>PLH</sub> = 40 ns (typ.) at 10 V
- Standard B-Series Output Drive

Applications:

- Logic inversion
- Pulse shaping
- Oscillators
- High-input-impedance amplifiers

The RCA-CD4069B Slash(/) Series consists of six COS/MOS inverter circuits. All outputs have equal source and sink current capabilities and conform to the standard B-series output drive (see Static Electrical Characteristics).

This device is intended for all general-purpose inverter applications where the medium-power TTL-drive and logic-levelconversion capabilities of circuits such as the CD4009A and CD4049A Hex Inverter/Buffers are not required.

These devices are electrically and mechanically identical with standard COS/MOS CD4069B types described in data bulletin 804 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types in the CD4069B "Slash"(/) Series can be supplied to six screening levels-/1N, /1R, /1, /2, /3, /4-which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels-//N, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash"//) Series Types".

The CD4069B "Slash"(/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE
DC SUPPLY-VOLTAGE RANGE
V <sub>DD</sub> *0.5 to +18 V DEVICE DISSIPATION (PER PACKAGE) 200 mW
DEVICE DISSIPATION (PER PACKAGE) 200 mW
ALL INPUTS $V_{SS} \leq V_1 \leq V_{DD}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm)
from case for 10 seconds max 265 °C

\* All voltage values are referenced to V<sub>SS</sub> terminal.

#### OPERATING CONDITIONS AT TA = 25°C

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	VDD	Min.	Max.	Units	Fig.
Supply Voltage Range	-	3	18	v	-
Input Voltage Swing (Recommended V <sub>SS</sub> to V <sub>DD</sub> )	-	0.2 V <sub>DD</sub> to 0.8 V <sub>DD</sub> (Any one input)		V	



Fig. 1-Schematic diagram of one of six identical inverters.

#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL		ST				LIMITS					
CHARACTERISTIC	OTHIDOL	vo	V <sub>DD</sub>	-55	5°C		25 <sup>0</sup> C		125	°C	UNITS	
		v	v	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device <sup>1</sup>			5	-	0.5	-	0.01	0.5	_	30		
Current	ι		10	-	1•	—	0.01	1•	-	20 <sup>●</sup>	μA	
			15	1	-	-	0.01	1	-			
Output <sup>·</sup> Voltage <sup>1</sup>			3	-	0.55 <sup>●</sup>	-	-	0.5 <sup>●</sup>	-			
Output Voltage			5	-	0.01	-	0	0.01		0.05		
Low-Level	VOL		10	-	0.01	-	0	0.01	-	0.05		
			15	-		-	0	0.5 <sup>●</sup>	-	0.55		
			3	2.25 <sup>•</sup>	-	2.3 <sup>●</sup>	-	-			V	
High-Level	v <sub>он</sub>		5	4.99	-	4.99	5		4.95	-		
Figh-Level			10	9.99	-	9.99	10	_	9.95	-		
			15	-	_	14.5 <sup>●</sup>	15	-	14.45 <sup>•</sup>	-		
Threshold Voltage N-Channel	V <sub>TH</sub> N	I <sub>D</sub> =	I <sub>D</sub> = -20 μA		3 <b>•</b>	0.7 <b>°</b>	-1.5	3 <b>®</b>	-0.3 <sup>●</sup>	-3 <sup>●</sup>		
P-Channel	VTHP	I <sub>D</sub> = 20	Ο μΑ	0.7 <sup>●</sup>	3 <b>°</b>	0.7 <sup>●</sup>	1.5	3 <b>°</b>	0.3 <sup>●</sup>	3•	v	
	V <sub>NL</sub>	V <sub>NL</sub>	3.6	5	1.5		1.5 <sup>9</sup>	2.25		1.4	_	
			7.2	10	3•	_	3•	4.5	_	2.9 <sup>●</sup>		
N 1		10.8	15	-	_	-	6.75	-	_	_	- V	
Noise Immunity <sup>1</sup>		1.4	5	1.4	_	1.5 <sup>●</sup>	2.25		1.5	_		
	V <sub>NH</sub>	2.8	10	2.9 <sup>●</sup>	_	3 <b>•</b>	4.5		3 <b>°</b>			
		4.2	15			_	6.75	-				
Output Drive <sup>2</sup>												
Current:		0.4	5	0.5		0.4 <sup>●</sup>	0.8	-	0.3	-		
N-Channel	I <sub>D</sub> N	0.5	10	1.1	_	0.9 <sup>●</sup>	1.8		0.65			
(Sink)		1.5	15	_	_	3	6		-	_	mA	
P-Channel		2.5	5	-2		_1.6 <sup>●</sup>	-3.2	-	-1.15	-	111/5	
(Source)	I <sub>D</sub> P	4.6	5	-0.5		0.4 <sup>•</sup>	-0.8	-	-0.3	_		
		9.5	10	1.1	-	−0.9 <sup>●</sup>	-1.8	-	-0.65	-		
		13.5	15	-	-	-3	-6	_	-	-		
Diode Test <sup>3</sup> 100 μΑ Test Pin	V <sub>D</sub> F			-	1.5 <sup>●</sup>	-	_	1.5 <sup>0</sup>		1.5 <sup>0</sup>	v	
Input Current	Ч		15		-	-	±10 <sup>-5</sup>	±1	-	-	μA	

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash(/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs. Note 2: Test is either a one one put or only.

CHARACTERISTIC	0/140.01	TEST CONDI	TIONS*	LIN	UNITS	
	SYMBOL		V <sub>DD</sub> Volts	Тур.	Max.	UNITS
Propagation Delay Time:	<sup>t</sup> PHL <sup>,</sup> <sup>t</sup> PLH	-	5 10 15	65 40 30	125 • 80 • -	ns
Transition Time	t <sub>THL</sub> , t <sub>TLH</sub>		5 10 15	100 50 40	200 • 100 • 80	ns
Average Input Capacitance	CI	Any Input	A	5	-	pF

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^{\circ}C$ , Input  $t_r$ ,  $t_f = 20$  ns, and  $C_L = 50$  pF

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash(/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

\*Note: Test is a one input, one output only.



Fig. 2-Min. and max. voltage transfer characteristics.



Fig. 4-Typical current and voltage transfer characteristics.







Fig. 5-Minimum output-N-channel drain characteristics.

80

60

40 20

0

PROPAGATION DELAY



Fig. 8-Typical propagation delay time vs. supply voltage.

10

SUPPLY VOLTAGE (VDD) - V

15

20

92CS-24435

PACIT



Fig. 9-Typical transition time vs. load capacitance.



Fig. 10-Typical dynamic power dissipation.

#### TEST CIRCUITS



Fig. 11-Quiescent device current.



Fig. 12-Noise immunity.



Fig. 13–Dynamic electrical characteristics test circuit and waveforms.

CD4069B TERMINAL ASSIGNMENT





### **Digital Integrated Circuits**

**Monolithic Silicon** 

High-Reliability Slash (/) Series

CD4071B/..., CD4072B/..., CD4075B/...



# High-Reliability COS/MOS OR Gates

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

CD4071B Quad 2-Input OR Gate CD4072B Dual 4-Input OR Gate CD4075B Triple 3-Input OR Gate

#### Features:

Medium-Speed Operation tpLH = 70 ns (typ.); tpHL = 100 ns (typ.) at 10 V

Standard B-Series Output Drive

The RCA-CD4071B, CD4072B, and CD4075B "Slash" (/) Series OR gates provide the system designer with direct implementation of the positive-logic OR function and supplement the existing family of COS/MOS gates. These devices have equal source- and sink-current capabilities and conform to standard B-Series output drive (see Static Electrical Characteristics).

These devices are electrically and mechanically identical with standard COS/MOS CD4071B, CD4072B, CD4075B types described in data bulletin 807 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4071B, CD4072B, CD4075B "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE
OPERATING-TEMPERATURE RANGE55 to +125°C
DC SUPPLY-VOLTAGE RANGE
V <sub>DD</sub> * –0.5 to +18 V DEVICE DISSIPATION (PER PACKAGE) 200 mW
DEVICE DISSIPATION (PER PACKAGE) 200 mW
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm)
from case for 10 seconds max 265°C

\* All voltage values are referenced to V<sub>SS</sub> terminal.

#### OPERATING CONDITIONS AT TA = 25°C

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	V <sub>DD</sub>	Min.	Max.	Units	Fig.
Supply Voltage Range	-	3	18	V	-
Input Voltage Swing (Recommended V <sub>SS</sub> to V <sub>DD</sub> )	-	0.2 V <sub>DD</sub> to 0.8 V <sub>DD</sub> (Any one input)		v	-

### STATIC ELECTRICAL CHARACTERISTICS

v <sub>o</sub> v	V 5 10 15 3	—5 Min. — —	5°C Max. 0.5 1•	Min. 	<b>25°С</b> Тур. 0.01	Max.	125 Min.		
	5 10 15 3	-	0.5 1•	-			Min.	Man	
	10 15 3	-	1•		0.01			Max.	
	10 15 3	-	1•		0.01	0.5	_	30	
	15 3		· · · · · · · · · · · · · · · · · · ·		0.01	1.0	_	20 <sup>•</sup>	μA
			-	_	0.01		_	-	
		_	0.55 <sup>●</sup>	-		0.05 <sup>e</sup>	-	_	
	5	_	0.00	-	0	0.05	_	0.05	
	10	_	0.01	-	0	0.01	_	0.05	
	15	-	-	-	0	0.5 <sup>●</sup>	-	0.55 <sup>●</sup>	v
	3	2.25 <sup>●</sup>	-	2.3 <sup>●</sup>	-	-	-	-	v
	5	4.99	-	4.99	5	-	4.95	-	
	10	9.99		9.99	10	-	9.95	-	
	15	-	-	14.5 <sup>●</sup>	15	-	14.45 <sup>●</sup>	-	
I <sub>D</sub> = -20 μA		-0.7 <sup>●</sup>	<b>−</b> 3 <sup>●</sup>	-0.7●	-1.5	3 <b>•</b>	-0.3 <sup>●</sup>	-3 <sup>●</sup>	v
0 μΑ		0.7 <sup>●</sup>	3 <b>°</b>	0.7 <sup>●</sup>	1.5	3 <b>•</b>	0.3 <sup>●</sup>	3 <b>°</b>	
0.8	5	1.5	_	1.5 <sup>●</sup>	2.25	-	1.4	-	
1	10	3 <sup>●</sup>		3 <b>•</b>	4.5	-	2.9 <sup>●</sup>	-	
1.5	15	-	_	-	6.75	-	-	-	
4.2	5	1.4	-	1.5 <sup>●</sup>	2.25	-	1.5 <sup>●</sup>		v
9	10	2.9 <sup>●</sup>	-	3•	4.5	-	3		
13.5	15	-	-		6.75	-	-	-	
0.4	4.5	0.5	-	0.4 <b>•</b>	0.8	-	0.3	-	
0.5	10	1.1	-	0.9	1.8	-	0.65	-	
1.5	15	-	-	3	6	_	-	-	mA
2.5	5	-2	-	-1.6	-3.2	-	-1.15	_	
4.6	5	-0.5		-0.4	-0.8	-	-0.3	-	
9.5	10	-1.1	-	-0.9	-1.8	-	-0.65	-	mA
13.5	15	-	-	-3	-6	-	. –	-	
-		_	1.5•	_	_	1.5	_	1.5 <b>°</b>	v
	45				10-5	l	<b></b>		μA
		13.5 15	13.5 15 -	13.5 15 - 1.5 <sup>e</sup>	13.5 153 - 1.5• -	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test all inputs and outputs to truth table. Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

666

		TEST CONDITIONS*		LIN		
CHARACTERISTIC	SYMBOL		V <sub>DD</sub> Volts	Тур.	Max.	UNITS
Propagation Delay Time:			5	250	500 <b>●</b>	
	<sup>t</sup> PHL		10	100	200	ns
High-to-Low Level			15	75	-	
			5	175	350	
Low-to-High Level	<sup>t</sup> PLH		10	70	140 <sup>●</sup>	ns
	1		15	55	-	
	<sup>t</sup> THL		5	100	200	
Transition Time			10	50	100	ns
	<sup>t</sup> TLH		15	40	80	
Average Input Capacitance	CI	Any Input		5	-	рF

DYNAMIC ELECTRICAL CHARACTERISTICS at T\_A = 25°C, Input t\_r, t\_f = 20 ns, and C\_L = 50 pF

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

\* Tests are either several inputs or several outputs.



Fig. 1-CD4071B schematic diagram (1 of 4 identical OR gates).



Fig. 2- Typical voltage and current transfer characteristics.



Fig.3-Min. and max. voltage transfer characteristics.

DRAIN CURRENT (IDP)-MA

**D - CHANNEL** 

15







Fig. 5- CD4075B schematic diagram (1 of 3 identical OR gates).



Fig. 6- Minimum output-N-channel drain characteristics.

Fig. 7- Minimum output-P-channel drain characteristics.

92CS-23814RI



Fig. 11-Typical transition time vs. load capacitance.



Fig. 12 – Typical dynamic power dissipation vs. frequency.



Fig. 13 - Quiescent current test circuits.



Fig. 14 - Noise immunity test circuits.

### TERMINAL ASSIGNMENTS





Digital Integrated Circuits Monolithic Silicon High-Reliability Slash (/) Series CD4081B/..., CD4082B/..., CD4073B/...



# High-Reliability COS/MOS AND Gates

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

CD4081B Quad 2-Input AND Gate CD4082B Dual 4-Input AND Gate CD4073B Triple 3-Input AND Gate

#### Features:

Medium-Speed Operation – tpLH = 85 ns (typ.); tpHL = 65 ns (typ.) at 10 V

Standard B-Series Output Drive

The RCA-CD4081B, CD4082B, and CD4073B "Slash" (/) Series AND gates provide the system designer with direct implementation of the AND function and supplement the existing family of COS/MOS gates. These devices have equal source- and sink-current capabilities and conform to standard B-series output drive (see Electrical Characteristics).

These devices are electrically and mechanically identical with standard COS/MOS CD4081B, CD4082B, CD4073B types described in data bulletin 806 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4081B, CD4082B, CD4073B "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

 STORAGE-TEMPERATURE RANGE
 -65 to +150°C

 OPERATING-TEMPERATURE RANGE
 -55 to +125°C

 DC SUPPLY-VOLTAGE RANGE
 -55 to +125°C

 VDD \*
 -0.5 to +18 V

 DEVICE DISSIPATION (PER PACKAGE)
 200 mW

 LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16  $\pm$  1/32 inch (1.59  $\pm$  0.79 mm)

```
from case for 10 seconds max. ..... 265<sup>0</sup>C
```

\* All voltage values are referenced to  $\mathsf{V}_{\ensuremath{\mathsf{SS}}}$  terminal.

#### OPERATING CONDITIONS AT $T_{\Delta} = 25^{\circ}C$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	V <sub>DD</sub>	Min.	Max.	Units	Fig.
Supply Voltage Range		3	18	V	-
Input Voltage Swing (Recommended V <sub>SS</sub> to V <sub>DD</sub> )	-	0.2 V <sub>DD</sub> to 0.8 V <sub>DD</sub> (Any one input)		V	-

### STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CO	NDIT	IONS			L	IMITS				UNITS
			٧o	V <sub>DD</sub>	-5	5°C		25°C		125	°C	
			v	v	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	
Quiescent Device <sup>1</sup> Current				5	_	0.5	_	0.01	0.5	_	30	
	۱L			10	-	1•	-	0.01	1•	-	20 <sup>●</sup>	μΑ
				15	-	-	-	0.01	-	-	-	1
Output Voltage: <sup>1</sup> Low-Level <sup>V</sup> OL				3	-	0.55●	-		0.05•	-		
	.,			5	-	0.01	-	0	0.01	-	0.05	
	VOL			10	-	0.01	-	0	0.01	-	0.05	
				15	-	-	-	0	0.5 <sup>●</sup>	-	0.55	l v
				3	2.25 <sup>●</sup>	-	2.3 <sup>●</sup>	-	-	-	-	
				5	4.99	-	4.99	5	-	4.95	-	
High-Level	v <sub>он</sub>			10	9.99	-	9.99	10	-	9.95		]
				15	-	-	14.5 <sup>●</sup>	15		14.45 <sup>●</sup>	-	
Threshold Voltage <sup>2</sup> N-Channel	V <sub>TH</sub> N	I <sub>D</sub> = -20 μA			-0.7 <sup>●</sup>	-3 <b>●</b>	-0.7 <sup>●</sup>	-1.5	3 <b>•</b>	-0.3 <sup>●</sup>	-3 <sup>●</sup>	v
P-Channel	V <sub>TH</sub> P	I <sub>D</sub> = 20 /	иA		0.7 <sup>●</sup>	3 <b>•</b>	0.7 <sup>●</sup>	1.5	3 <b>•</b>	0.3 <sup>●</sup>	3 <b>•</b>	1 Č
			0.8	5	1.5	-	1.5●	2.25		1.4	-	
	V <sub>NL</sub>		1	10	3 <b>•</b>	-	3 <b>•</b>	4.5	-	2.9 <sup>●</sup>	_	1
			1.5	15	-	-	-	6.75	-	-	-	1.
Noise Immunity <sup>1</sup>	V <sub>NH</sub>		4.2	5	1.4	1	1.5 <sup>●</sup>	2.25	-	1.5	-	V
			9	10	2.9 <sup>●</sup>	-	3 <b>•</b>	4.5	-	3	-	1
			13.5	15	-	-	-	6.75	-	-	-	
Output Drive Current: <sup>2</sup> N-Channel			0.4	5	0.5	_	0.4 <b>•</b>	0.8	-	0.3	-	
(Sink)	۱ <sub>ח</sub> Ν		0.5	10	1.1	-	0.9 <sup>●</sup>	1.8	-	0.65	-	m A
	ייםי		1.5	15		-	3	6	-	-	-	
			2.5	5	-2	-	-1.6 <sup>●</sup>	-3.2	-	-1.15		
			4.6	5	-0.5		-0.4	-0.8	-	-0.3		1
P-Channel	I DP		9.5	10	-1.1	-	-0.9 <sup>•</sup>	-1.8	-	-0.65	-	mA
(Source)			13.5	15	-	-	-3	-6	-	-	-	1
Diode Test <sup>3</sup> 100 μA Test Pin	VDF				-	1.5•	_	_	1.5•	-	1.5 <b>°</b>	v
Input Current			-	15	_		_	±10 <sup>-5</sup>	±1		_	μА

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test all inputs and outputs to truth table. Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

CHARACTERISTIC		TEST CONDI	LIF			
	SYMBOL		V <sub>DD</sub> Volts	Тур.	Max.	UNITS
Propagation Delay Time:			5	160	320 •	
	<sup>t</sup> PHL		10	65	130 •	ns
High-to-Low Level			15	50	-	
			5	210	420 <b>•</b>	
Low-to-High Level	1 tPLH		10	85	170 •	ns
			15	65	-	
	t <sub>THL</sub>		5	100	200 •	
Transition Time	1		10	50	100 •	ns
	<sup>t</sup> TLH		15	40	80	
Average Input Capacitance	C1	Any Input		5	-	pF

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C, Input tr, tr = 20 ns, and CL = 50 pF

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

\* Tests are either several inputs or several outputs.



Fig. 1-CD4081B schematic diagram (1 of 4 identical AND gates).



Fig. 2- -Min. and max. voltage transfer characteristics.

Fig. 3- Minimum output-N-channel drain characteristics.



Fig. 4–CD4082B Schematic diagram (1 of 2 identical AND gates).



Fig. 5-CD4073B schematic diagram (1 of 3 identical AND gates).



load capacitance.



ig. 8— Typical low-to-high level propagation delay vs. load capacitance.





Fig. 9 -Typical propagation delays vs. supply voltage.



Fig. 10- Typical transition time vs. load capacitance.



Fig. 11-Typical dynamic power dissipation vs. frequency.



Fig. 12-Quiescent current test circuits.



Fig. 13- Noise immunity test circuits.

#### TERMINAL ASSIGNMENTS





**Digital Integrated Circuits** 

### Monolithic Silicon High-Reliability Slash (/) Series CD4078B/...



### High-Reliability COS/MOS 8-Input NOR Gate

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- Medium-speed operation tpHL = 80 ns, tpLH = 170 ns (typ.) at 10 V
- Standard B-series output drive

The RCA-CD4078B Slash (/) Series NOR Gate provides the system designer with direct implementation of the positivelogic 8-input NOR function and supplements the existing family of COS/MOS gates.

This device has equal source- and sink-current capability and conforms to standard B-series output drive (see Static Electrical Characteristics).

These devices are electrically and mechanically identical with standard COS/MOS CD4078B types described in data bulletin 810 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4078B "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE
DC SUPPLY-VOLTAGE RANGE
V <sub>DD</sub> * ~0.5 to +18 V
DEVICE DISSIPATION (PER PACKAGE) 200 mW
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm)
from case for 10 seconds max

\* All voltage values are referenced to V<sub>SS</sub> terminal.

#### OPERATING CONDITIONS AT TA = 25°C

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	V <sub>DD</sub>	Min.	Max.	Units	Fig.
Supply Voltage Range	-	3	18	V	-
Input Voltage Swing (Recommended V <sub>SS</sub> to V <sub>DD</sub> )	-	0.2 V <sub>DD</sub> to 0.8 V <sub>DD</sub> (Any one input)		v	-

### **STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	SYMBOL	TEST CO	NDIT	IONS	LIMITS						UNITS	
			٧ <sub>0</sub>	VDD	-5	5°C		25°C		125	°C	
			v	v	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	
Quiescent Device <sup>1</sup>				5	_	0.5	-	0.01	0.5	_	30	
Current	۱L			10		0.5 1•		0.01	0.5 1 <sup>●</sup>		20 <sup>●</sup>	μA
				15		_				_	20	
					-	_	-	0.01	-	-	-	
				3	-	0.55	-	-	0.5	_	-	
Output Voltage: <sup>1</sup> Low-Level				5	-	0.01	-	0	0.01	-	0.05	
			10	-	0.01	-	0	0.01	-	0.05		
				15		-	-	0	0.5 <sup>●</sup>	-	0.55•	v
1				3	2.25 <sup>•</sup>	-	2.3 <b>•</b>	-	-	-	-	
High-Level				5	4.99	-	4.99	5	-	4.95	_	
	VOH			10	9.99	-	9.99	10	-	9.95	-	
				15	-	-	14.5 <sup>●</sup>	15	-	14.45 <sup>●</sup>	-	
Threshold Voltage <sup>2</sup> N-Channel	V <sub>TH</sub> N	THN I <sub>D</sub> = -20 μ.			0.7 <sup>●</sup>	<b>−3</b> ●	-0.7●	-1.5	-3●	0.3 <sup>●</sup>	-3 <sup>●</sup>	
P-Channel	V <sub>TH</sub> P	I <sub>D</sub> = 20	uА		0.7 <sup>●</sup>	3 <b>•</b>	0.7 <sup>●</sup>	1.5	3 <b>•</b>	0.3 <sup>●</sup>	3 <b>•</b>	
			4.2	5	1.5	-	1.5 <sup>●</sup>	2.25	-	1.4	-	
	V <sub>NL</sub>		9	10	3 <b>•</b>	-	3•	4.5		2.9 <sup>●</sup>	-	
			13.5	15	_	-	_	6.75	-	-	_	1
Noise Immunity <sup>1</sup>	V		0.8	5	1.4	_	1.5•	2.25	_	1.5	-	v
	V <sub>NH</sub>		1	10	2.9 <sup>●</sup>	-	3•	4.5	-	3 <b>•</b>	-	1
			1.5	15	-	-		6.75	-	-	_	1
Output Drive Current: <sup>2</sup>			0.4	5	0.5	-	0.4•	0.8	-	0.3	-	
N-Channel (Sink)			0.5	10	1.1	-	0.9 <sup>●</sup>	1.8	-	0.65	-	1
(onny)	IDN		1.5	15	_	-	3	6	-	-		mA
			2.5	5	-2	<u> </u>	-1.6	-3.2	-	-1.15	-	
			4.6	5	-0.5		-0.4	-0.8	-	-0.3		1
			9.5	10	-1.1		-0.9	-1.8	-	-0.65		1.
P-Channel (Source)	<sup>I</sup> D <sup>P</sup>		13.5			_	-3	-6	-	-0.05	-	mA
Diode Test <sup>3</sup>										<u> </u>		
100 µA Test Pin	V <sub>DF</sub>				-	1.5 <sup>●</sup>	-	-	1.5 <b>●</b>	-	1.5 <b>●</b>	v
Input Current	4		-	15		-	-	±10 <sup>-5</sup>	±1	-	-	μA

Limits with black dot (
) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test all inputs and outputs to truth table. Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs."

		TEST CONDI	LIN			
CHARACTERISTIC	SYMBOL		V <sub>DD</sub> Volts	Тур.	Max.	UNITS
Propagation Delay Time:			5	200	400 <sup>●</sup>	
	<sup>t</sup> PHL		10	80	160 <sup>●</sup>	ns
High-to-Low Level			15	60	-	
			5	425	850 <sup>●</sup>	
Low-to-High Level	tPLH		10	170	340 <sup>●</sup>	ns
•			15	120	-	
	t <sub>THL</sub>		5	100	200 <sup>●</sup>	
Transition Time			10	50	100	ns
	<sup>t</sup> TLH		15	40	80	
Average Input Capacitance	C <sub>I</sub>	Any Input		5	-	pF

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^{\circ}C$ , Input  $t_r$ ,  $t_f = 20$  ns, and  $C_L = 50$  pF

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

\* Tests are either several inputs or several outputs.





Fig. 2-Min. and max. voltage transfer characteristics.



Fig. 4-Minimum output p-channel drain characteristics.



Fig. 6—Typical low-to-high level propagation delay time vs. load capacitance.



Fig. 3-Minimum output n-channel drain characteristics.



Fig. 5-- Typical high-to-low level propagation delay time vs. load capacitance.



Fig. 7-Typical propagation delay time vs. supply voltage.

104



Fig. 8- Typical transition time vs. load capacitance.





Fig. 10-Quiescent device current test circuit.



Fig. 11-Noise immunity test circuit.





92CS-24593



**Digital Integrated Circuits** 

Monolithic Silicon High-Reliability Slash (/) Series

CD4085B/...



### High-Reliability COS/MOS Dual 2-Wide 2-Input AND-OR-INVERT Gate

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- Medium-speed operation tpHL = 90 ns; tpLH = 125 ns (typ.) at 10 V
- Individual inhibit controls
- Standard B-series output drive

The RCA-CD4085B Slash (/) Series contains a pair of AND-OR-INVERT gates, each consisting of two 2-input AND gates driving a 3-input OR gate followed by an inverter. Individual inhibit controls are provided for both A-O-I gates. This device has equal source- and sink-current capabilities and conforms to standard B-Series output drive (see Static Electrical Characteristics).

These devices are electrically and mechanically identical with standard COS/MOS CD4085B types described in data bulletin 811 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types in the CD4085B "Slash" (/) Series can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4085B "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE         -65 to +150°C           OPERATING-TEMPERATURE RANGE         -55 to + 125°C           DC SUPPLY-VOLTAGE RANGE         -55 to + 125°C
DC SUPPLY-VULTAGE RANGE
V <sub>DD</sub> •
DEVICE DISSIPATION (PER PACKAGE)
ALL INPUTS $v_{SS} \leq v_1 \leq v_{DD}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm)
from case for 10 seconds max 265 <sup>0</sup> C

All voltage values are referenced to V<sub>SS</sub> terminal.

#### OPERATING CONDITIONS AT TA = 25°C

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	V <sub>DD</sub>	Min.	Max.	Units	Fig.
Supply Voltage Range	-	3	18	v	-
Input Voltage Swing (Recommended V <sub>SS</sub> to V <sub>DD</sub> )	-	0.2 V <sub>DD</sub> to 0.8 V <sub>DD</sub> (Any one input)	to V <sub>DD</sub> +	v	-


Fig. 1-CD4085B schematic diagram.

#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CO	NDIT	ONS			LI	MITS				UNITS	
			vo	VDD	-5	5°C		25°C		125	°C		
			v	v	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device <sup>1</sup>				5	_	0.5		0.01	0.5		30		
Current	۱ <sub>L</sub>			10	_	0.5 1•	-	-	0.5 1 <sup>●</sup>	-	30 20 <sup>●</sup>	μΑ	
							-	0.01	1-				
				15		_	-	0.01	-	-	-		
				3	_	0.55•	. –	-	0.5 <sup>●</sup>	-	-		
Output Voltage:1	VOL			5		0.01	-	0	0.01	-	0.05		
Low-Level	VOL			10	-	0.01	-	0	0.01	-	0.05		
				15	-	-	-	0	0.5 <sup>●</sup>	-	0.55 <sup>●</sup>	v	
				3	2.25 <sup>●</sup>	_	2.3 <sup>●</sup>	-	-	-	-		
	v <sub>он</sub>			5	4.99	-	4.99	5	-	4.95	-		
High-Level				10	9.99	-	9.99	10	-	9.95	-		
				15	-	-	14.5 <sup>●</sup>	15	-	14.45 <sup>●</sup>	-		
Threshold Voltage <sup>2</sup> N-Channel	V <sub>TH</sub> N	I <sub>D</sub> = -20 μA			-0.7 <sup>●</sup>	<b>−3</b> ●	-0.7 <sup>●</sup>	-1.5	3 <b>•</b>	0.3 <sup>●</sup>	-3 <b>•</b>		
P-Channel	V <sub>TH</sub> P	I <sub>D</sub> = 20	uА		0.7 <sup>●</sup>	3 <b>•</b>	0.7 <sup>●</sup>	1.5	3 <b>•</b>	0.3 <sup>●</sup>	3 <b>•</b>		
			4.2	5	1.5	-	1.5 <sup>●</sup>	2.25	-	1.4	_		
	V <sub>NL</sub>		9	10	3 <b>•</b>	_	3•	4.5	_	2.9 <sup>●</sup>	_	1	
	INL		13.5	15	-	_	_	6.75	_	_	_	1	
Noise Immunity <sup>1</sup>			0.8	5	1.4	-	1.5•	2.25	_	1.5	_	l v	
	V <sub>NH</sub>		1	10	2.9 <sup>●</sup>	_	3 <b>•</b>	4.5	-	3 <b>•</b>	_	1	
			1.5	15	_	_	-	6.75	_	-		1	
Output Drive Current: <sup>2</sup>			0.4	5	0.5	_	0.4•	0.8	_	0.3	_		
N-Channel (Sink)			0.5	10	1.1		0.9	1.8	-	0.65	_	1	
(SINK)	1 <sub>D</sub> N					-	3	6		_		mA	
			1.5	15	-								
			2.5	5	-2	-	-1.6•	-3.2	-	-1.15		-	
			4.6	5	-0.5		-0.4	-0.8	-	-0.3	-	1	
P-Channel	I <sub>D</sub> P		9.5	10	-1.1	_	−0.9 <sup>●</sup>	-1.8	-	-0.65	-	mA	
(Source)			13.5	15	-	-	-3	-6	-	-	-		
Diode Test <sup>3</sup>			1		1								
100 $\mu$ A Test Pin	VDF				-	1.5•	-	-	1.5 <b>•</b>	-	1.5 <sup>●</sup>	v	
Input Current	II.		-	15	_	_	-	±10-5	±1	-	-	μΑ	

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test all inputs and outputs to truth table. Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

		TEST CONDITIO	ONS *	LIM	ITS		
CHARACTERISTIC	SYMBOL		v <sub>DD</sub> v	Тур.	Max.	UNITS	
Propagation Delay			5	225	450 ●		
Time (Data): High-to-Low Level	<sup>t</sup> PHL		10	90	180 •	ns	
			15	65	-		
Low-to-High Level			5	310	620 <b>•</b>		
	<sup>τ</sup> ΡLΗ		10	125	250 •	ns	
			15	90	-		
Propagation Delay			5	150	300 •		
Time (Inhibit):	<sup>t</sup> PHL(INH)		10	60	120 •	ns	
High-to-Low Level			15	40	-		
			5	250	500 •		
Low-to-High Level	<sup>t</sup> PLH(INH)		10	100	200 •	ns	
			15	70	-		
			5	100	200 •		
Transition Time			10	50	100 •	ns	
	<sup>t</sup> TLH		15	40	80		
Average Input Capacitance	C <sub>l</sub>	Any Input		5	-	pF	

DYNAMIC ELECTRICAL CHARACTERISTICS AT  $T_A = 25^{\circ}C$ ,  $C_L = 50 \text{ pF}$ , input  $t_r$ ,  $t_f = 20 \text{ ns}$ 

Limits with black dot (•) designate 100% testing. Refer to HIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

\* Tests are either several inputs or several outputs.



Fig. 2- Min. and max. voltage transfer characteristics.



Fig. 3—Minimum output n-channel drain characteristics.







Fig. 7- Typical data propagation delay time vs. supply voltage.



Fig. 9- Typical power dissipation vs. frequency.





Fig. 10-Quiescent device current test circuit.

Fig. 11-Noise immunity test circuit.





Digital Integrated Circuits Monolithic Silicon High-Reliability Slash (/) Series CD4086B/...



# High-Reliability COS/MOS Expandable 4-Wide 2-Input AND-OR-INVERT Gate

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- Medium-speed operation tpHL = 90 ns; tpLH = 140 ns (typ.) at 10 V
- INHIBIT and ENABLE inputs
- Standard B-series output drive

The RCA-CD4086B "Slash" (/) Series contains one 4-wide 2-input AND-OR-INVERT gate with an INHIBIT/EXP input and an ENABLE/EXP input. For a 4-wide A-O-I function INHIBIT/EXP is tied to  $V_{SS}$  and ENABLE/EXP to  $V_{DD}$ . See Fig. 2 and its associated explanation for applications where a capability greater than 4-wide is required. This device has equal source- and sink-current capabilities and conforms to standard B-series output drive (see Static Electrical Charac-I terristics).

These devices are electrically and mechanically identical with standard COS/MOS CD4086B types described in data bulletin 812 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4086B "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE
DC SUPPLY-VOLTAGE RANGE
V <sub>DD</sub> * –0.5 to +18 V
DEVICE DISSIPATION (PER PACKAGE)
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm)
from case for 10 seconds max 265 <sup>0</sup> C

\* All voltage values are referenced to V<sub>SS</sub> terminal.

OPERATING CONDITIONS AT TA = 25°C

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	V <sub>DD</sub>	Min.	Max.	Units	Fig.
Supply Voltage Range	-	3	18	v	1
Input Voltage Swing (Recommended V <sub>SS</sub> to V <sub>DD</sub> )	-	0.2 V <sub>DD</sub> to 0.8 V <sub>DD</sub> (Any one input)		v	-



Fig. 2-Two CD4086B's connected as an 8-wide 2-input A-O-I gate.

Fig. 2 above shows two CD4086B's utilized to obtain an 8-wide 2-input A-O-I function. The output (J1) of one CD4086B is fed directly to the ENABLE/EXP2 line of the second CD4086B. In a similar fashion, any NAND gate

output can be fed directly into the ENABLE/ $\overline{\text{EXP}}$  input to obtain a 5-wide A-O-I function. In addition, any AND gate output can be fed directly into the INHIBIT/EXP input with the same result.

#### **STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	SYMBOL	TEST CO	NDIT	IONS			L	MITS				UNITS
			VO VDD		-5	5°C		25°C		125	°C	
			v	v	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	
Quiescent Device <sup>1</sup>				5		0.5		0.01	0.5		30	
Current	۱L			10	_	1.0		0.01	1.0		20 <sup>®</sup>	μA
				15	-	-	_	0.01	-	_	-	
				3	-	0.55 <sup>●</sup>		-	0.5		_	
Output Voltage: <sup>1</sup>				5	-	0.01	-	0	0.01		0.05	
Low-Level	VOL			10	-	0.01	-	0	0.01		0.05	
				15	-		-	0	0.5 <sup>●</sup>	-	0.55	v
				3	2.25 <sup>•</sup>		2.3 <sup>●</sup>	-	-	-	-	
High-Level	v <sub>он</sub>			5	4.99		4.99	5	-	4.95	-	
				10	9.99	-	9.99	10	-	9.95	-	
				15	-	_	14.5 <sup>●</sup>	15	-	14.45 <sup>●</sup>		
Threshold Voltage <sup>2</sup> N-Channel	V <sub>TH</sub> N	HN I <sub>D</sub> =20 μA			-0.7 <sup>●</sup>	<b>−</b> 3 <sup>●</sup>	-0.7●	-1.5	-3 <b>•</b>	0.3 <sup>●</sup>	-3 <sup>●</sup>	v
P-Channel	V <sub>TH</sub> P	I <sub>D</sub> = 20	ΑL		0.7 <sup>●</sup>	3 <b>•</b>	0.7 <sup>●</sup>	1.5	3 <b>•</b>	0.3 <sup>●</sup>	3 <b>•</b>	v
			4.2	5	1.5	-	1.5	2.25	-	1.4		
	V <sub>NL</sub>		9	10	3 <sup>●</sup>	-	3 <b>•</b>	4.5	-	2.9 <sup>●</sup>	-	
			13.5	15	-	-		6.75	-		-	
Noise Immunity <sup>1</sup>	V <sub>NH</sub>		0.8	5	1.4	-	1.5 <b>°</b>	2.25	-	1.5		v
	* INH		1	10	2.9 <sup>●</sup>	-	3•	4.5	-	3 <b>•</b>	-	1
			1.5	15		-	-	6.75	-	-		
Output Drive Current: <sup>2</sup> N-Channel			0.4	4.5	0.5	1	0.4•	0.8	-	0.3		
(Sink)	1. 11		0.5	10	1.1	-	0.9 <sup>•</sup>	1.8	-	0.65	-	
	IDN		1.5	15	-	-	3	6	-	_	-	mA
			2.5	5	2	-	-1.6 <sup>•</sup>	-3.2	-	-1.15	-	
		-	4.6	5	0.5		-0.4 <sup>•</sup>	-0.8	-	-0.3		
P-Channel	IDP		9.5	10	-1.1	-	-0.9 <sup>●</sup>	-1.8	-	-0.65	-	mA
(Source)	'Dr		13.5	15	-	-	-3	-6	-	-	-	
Diode Test <sup>3</sup> 100 µA Test Pin	V <sub>DF</sub>				-	1.5•	_	_	1.5•	-	1.5 <b>°</b>	v
Input Current	1		-	15	-	_	-	±10-5	±1	-	-	μA

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test.all inputs and outputs to truth table. Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

		TEST CONDIT			итѕ		
CHARACTERISTIC	SYMBOL		V <sub>DD</sub> Volts	ТҮР.	MAX.	UNITS	
Propagation Delay Time (Data):			5	225	450 <sup>©</sup>		
High-to-Low Level	t <sub>PHL</sub>		10	90	180	ns	
			15	60			
			5	350	700●		
Low-to-High Level	<sup>t</sup> PLH		10	140	280•	ns	
			15	100			
Propagation Delay Time (Inhibit):			5	150	300		
High-to-Low Level	<sup>t</sup> PHL(INH)		10	60	120	ns	
			15	40	-		
			5	250	500 <b>°</b>		
Low-to-High Level	<sup>t</sup> PLH(INH)		10	100	200	ns	
			15	70			
			5	100	200 <sup>@</sup>		
Transition Time	tTHL,		10	50	100	ns	
	<sup>t</sup> TLH		15	40	80		
Average Input Capacitance	CI	Any Input		5	-	pF	

DYNAMIC ELECTRICAL CHARACTERISTICS AT  $T_A = 25^{\circ}C$ ,  $C_L = 50 \text{ pF}$ , Input  $t_r, t_f = 20 \text{ ns}$ 

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash(/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

\* Tests are either several inputs or several outputs.



Fig.3- Min. and max. voltage transfer characteristics.



Fig.4-Minimum output n-channel drain characteristics.

104



92CS - 23869RI

- V<sub>DD</sub> 14 13 - D

-н

-ENABLE/EXP

-INHIBIT/EXP

2

3

4 н

5 10

6 9

7

(Top View)

CD4086B

12 - c

8 - G





**Digital Integrated Circuits** Monolithic Silicon High-Reliability Slash(/)Series

CD4514B/... CD4515B/...



# **High-Reliability** COS/MOS 4-Bit Latch/4-to-16 Line Decoder

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

CD4514B Output "High" on Select CD4515B Output "Low" on Select

#### Features:

- Strobed input latch
- Inhibit control

The RCA-CD4514B<sup>A</sup> and CD4515B<sup>A</sup> "Slash" (/) Series are monolithic integrated circuits consisting of a 4-bit strobed latch and a 4-to-16 line decoder. The latches hold the last input data presented prior to the strobe transition from 1 to 0. Inhibit control allows all outputs to be placed at 0 (CD4514B) or 1 (CD4515B) regardless of the state of the data or strobe inputs.

The decode truth table indicates all combinations of data inputs and appropriate selected outputs.

These devices are electrically and mechanically identical with standard COS/MOS CD4514B and CD4515B types described in data bulletin 814 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels -/1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels -/M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4514B and CD4515B "Slash" (/) Series types are supplied in 24-lead dual-in-line ceramic packages ("D" suffix), in 24-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

Formerly CD4064A and CD4065A, respectively.

#### Applications:

- Digital multiplexing
- Address decoding
- Hexadecimal/BCD decoding
- Program-counter decoding
- Control decoder

INHIBIT	D	άτα ι	NPUTS		SELECTED OUTPUT CD4514B = Logic 1 (High)
	D	С	в	Α	CD4515B = Logic 0 (Low)
0 0 0	0 0 0 0	0 0 0 0	0 0 1 1	0 1 0 1	S0 S1 S2 S3
0 0 0	0 0 0 0	1 1 1 1	0 0 1 1	0 1 0 1	S4 S5 S6 S7
0 0 0 0	1 1 1	0 0 0 0	0 0 1 1	0 1 0 1	58 59 510 511
0 0 0 0	1 1 1	1 1 1	0 0 1 1	0 1 0 1	S12 S13 S14 S15
1	×	×	×	×	All Outputs = 0, CD4514B All Outputs = 1, CD4515B

#### DECODE TRUTH TABLE (Strobe = 1)

X = Don't Care

#### 4 s6 · 5 20 **S**5 6 19 **S4** 7 18 **S**3 8 17 S١ 9 16

12 13

3 22

STROBE

DATA I

DATA 2

\$7

s2 10 15 S15

so İn. 14

v<sub>ss</sub>

TERMINAL ASSIGNMENT

CD4514B

CD4515B

24 1.

23

21

VDD

INHIBIT

DATA 4

DATA 3

- sio

- sii

- 58

- 59

- si4

- 512 SI3 92CS-24554

#### MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE
DC SUPPLY-VOLTAGE RANGE
V <sub>DD</sub> • –0.5 to +18 V
DEVICE DISSIPATION (PER PACKAGE)
ALL INPUTS $v_{SS} \leq v_1 \leq v_{DD}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm)
from case for 10 seconds max 265°C

\* All voltage values are referenced to V<sub>SS</sub> terminal.



#### Waveforms for setup time and strobe pulse width.

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

OPERATING CONDITIONS AT TA = 25°C

Characteristic	VDD	Min.	Max.	Units	Fig.
Supply Voltage Range	-	3	18	v	-
Input Voltage Swing (Recommended V <sub>SS</sub> to V <sub>DD</sub> )	-	0.2 V <sub>DD</sub> to 0.8 V <sub>DD</sub> (Any one input)	-0.5 V to V <sub>DD</sub> + 0.5 V	v	-
Setup Time	5 10	250 1.00	None	ns	A
Strobe Pulse Width	5 10	350 100	None	ns	A



Fig. 1-Logic diagram for CD4514B and CD4515B.

#### STATIC ELECTRICAL CHARACTERISTICS

CHARAC-	SYMBOL		TEST CONDI- TIONS				L	.IMITS				UNITS	
TERISTIC	STWDUL	Vo (V)		VDD	-55	–55 <sup>0</sup> C		25 <sup>0</sup> C	۲C 1		5°V	011110	
		•	*	v	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device 1				5		5	-	0.02	5	-	300		
Current	۱ <sub>۲</sub>			10		10•	-	0.02	10•	-	200•	μA	
				15	-	-	-	0.02	-	-	-		
Output Voltage 1				3	·	0.55•	-		0.5•	_	_		
Low-Level	VOL			5	. —	0.01	-	0	0.01	-	0.05		
LOW-Level	, VOL			10		0.01		0	0.01	-	0.05		
				15	_	-	-	0	0.5•	-	0.55•	v	
				3	2.25•	_	2.3•			· _	_		
High-Level	Voн			5	4.99	-	4.99	5	-	4.95			
i figit-Level	•ОН			10	9.99		9.99	10		9,95			
				15	-	-	14.5•	15	-	14.45•	-		
Threshold Voltage													
N-Channel	VTHN	I <sub>D</sub> = -	- <b>20</b> μΑ		-0.7•	-3●	-0.7●	1.5	-3•	-0.3●	-3●	- V	
P-Channel	VTHP	I <sub>D</sub> = 2	0 μΑ		0.7●	3•	0.7●	1.5	3●	0.3•	3•		
		0.8	4.2	5	1.5	-	1.5•	2.25	-	1.4	-		
	VNL	1	9	10	3●	-	3●	4.5	-	2.9•	-		
Noise Immunity <sup>1</sup>		1.5	13.5	15	-	-	-	6.75	-	-	-	v	
Any Input		4.2	0.8	5	1.4	-	1.5●	2.25	-	1.5	-	v	
* 1. S. S. S. S. S. S. S. S. S. S. S. S. S.	VNH	9	1	10	2.9•	-	3●	4.5	-	3•	-		
		13.5	1.5	15	<u> </u>	_		6.75	-	-	-		
Output Drive <sup>2</sup> Current:													
		0	.4	5*	0.5	-	0.4•	0.8	-	0.3	-		
N-Channel	IDN	0	.5	10†	1.1	-	0.9•	2	-	0.65	_	mA	
(Sink)		1	.5	15	-	_		7.8	-	-	_		
		4	.6	5*	-0.25	-	-0.2•	0.4	-	-0.15	_		
P-Channel		2	.5	5†	-1	-	-0.8•	-1.6	-	-0.60	· _		
(Source)	<sup>I</sup> D <sup>P</sup>	9	.5	10†	-0.62	-	0.5•	-0.9	-	-0.35	-	mA	
		13	3.5	15	-	-	-	-3.5	-	-	_		
Diode Test <sup>3</sup> 100 μA Test Pin	V <sub>DF</sub>				-	1.5•	_	_	1.5•		1.5•	v	
Input Current	L II	Any	Input	15	-	-	-	±10-5	±1	-	-	μA	

★ For CD4515B † See Note 2

Limits with black dot (
) designate 100% testing. Refer to RIC 102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table.

Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

CHARACTERISTIC	SYMBOL	TEST CON	LIN	UNITS			
			V <sub>DD</sub> Volts	TYP.	MAX.		
Propagation Delay Time:			5	550	1100•		
Strobe or Data			10	225	450 <sup>●</sup>		
	t <sub>PHL</sub> ,		15	150	_		
	<sup>t</sup> PLH	]	5	400	800 <sup>●</sup>	ns	
Inhibit			10	150	300 <b>•</b>		
			15	100	-		
Transition Time:			5	100	200 <b>•</b>		
High-to-Low	<sup>t</sup> THL		10	50	100 <sup>●</sup>		
		1	15	40	80	ns	
			5	200	400 <sup>●</sup>	115	
Low-to-High	t <sub>TLH</sub>		10	100	200 <b>°</b>		
			15	60	-		
Average Input Capacitance	CI	Any Ir	nput	- 5	-	рF	

DYNAMIC ELECTRICAL CHARACTERISTICS AT  $T_A = 25^{\circ}C$ ; Input  $t_r, t_f = 20 \text{ ns}, C_L = 50 \text{ pF}$ 

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

\* Tests are either several inputs or several outputs.



Fig. 2-Noise immunity test circuit.



Fig. 3-Quiescent device current test circuit.



Fig. 4 -Dynamic power dissipation test circuit and waveform.



Fig.5'-Switching time test circuit and waveforms.

9205 - 24543



Fig. 7 - Minimum output-P-channel drain characteristics.







Fig.11 – Typical high-to-low transition time vs. load capacitance.



Fig. 13 – Typical power dissipation vs. frequency.



**Digital Integrated Circuits** 

**Monolithic Silicon** 

High-Reliability Slash (/) Series CD4518B/..., CD4520B/...



# High-Reliability COS/MOS Dual Up Counters

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

#### CD4518B Dual BCD Up Counter

CD4520B Dual Binary Up Counter Features:

- Medium-speed operation 6-MHz typical clock frequency at 10 V
- Positive- or negative-edge triggering
- Standard B-series output drive
- Synchronous internal carry propagation

The RCA-CD4518B Slash (/) Series Dual BCD Up Counter and CD4520B Slash (/) Series Dual Binary Up Counter each consist of two identical, internally synchronous 4-stage counters. The counter stages are D-type flip-flops having interchangeable Clock and Enable lines for incrementing on either the positivegoing or negative-going transition. For single-unit operation the Enable input is maintained "high" and the counter advances on each positive-going transition of the Clock. The counters are cleared by high levels on their Reset lines.

The counter can be cascaded in the ripple mode by connecting Q4 to the enable input of the subsequent counter while the clock input of the latter is held low.

All outputs have equal source- and sink-current capabilities and conform to standard B-Series output drive (see Static Electrical Characteristics).

These devices are electrically and mechanically identical with standard COS/MOS CD4518B, CD4520B types described in data bulletin 808 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

#### Applications:

- Multistage synchronous counting
- Multistage ripple counting
- Synchronous frequency dividers

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4518B, CD4520B "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

TRUTH TABLE									
CLOCK	ENABLE	RESET	ACTION						
5	1	0	Increment Counter						
0		0	Increment Counter						
~	x	0	No Change						
x	5	0	No Change						
<u>_</u>	0	0	No Change						
1		0	No Change						
x	x	1	Q1 thru Q4 = 0						
X = Don't C	are 1	≡ High State	0 ≡ Low State						

CHARACTERISTIC	SYMBOL	TEST CONDITIONS *			TYPES MITS	UNITS	CHARACTERISTIC CURVES &	
	STIVIBOL		V <sub>DD</sub> Volts	Тур.	Max.	UNITS	TEST CIRCUITS FIG. NO.	
Propagation Delay Time:			5	280	560 <b>•</b>			
Clock or Enable			10	115	230•	ns	8	
to Output	<sup>t</sup> PHL <sup>,</sup>		15	80	-			
••••••••••••••••••••••••••••••••••••••	<sup>t</sup> PLH		5	330	660•			
Reset to Output			10	130	260•	ns	8	
			15	90	-			
	tTHL/		5	100	200•			
Transition Time	tTLH		10	50	100•	ns	9	
	- TER		15	40	80			
Average Input Capacitance	CI	Any Input		5	-	pF	-	

#### **DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C**, Input t<sub>r</sub>, t<sub>f</sub> = 20 ns, and C<sub>L</sub> = 50 pF

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

\* Tests are either several inputs or several outputs.

#### MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE
OPERATING-TEMPERATURE RANGE
DC SUPPLY-VOLTAGE RANGE
V <sub>DD</sub> ▲
DEVICE DISSIPATION (PER PACKAGE)
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm)
from case for 10 seconds max 265 <sup>0</sup> C

All voltage values are referenced to V<sub>SS</sub> terminal.

#### OPERATING CONDITIONS AT TA = 25°C

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	V <sub>DD</sub>	Min.	·Max.	Units	Fig.
Supply Voltage Range	-	3	18	v	-
Input Voltage Swing (Recommended V <sub>SS</sub> to V <sub>DD</sub> )	-	0.2 V <sub>DD</sub> to 0.8 V <sub>DD</sub> (Any one input)	to V <sub>DD</sub> +	×	1
Enable Pulse Width	5 10 15	440 200 140	None	ns	-
Clock Pulse Width	5 10 15	200 100 70	None	ns	1
Clock Input Frequency	5 10 15	DC	1.5 3 4	MHz	-
Clock or Enable Input Rise or Fall Time	4 - 15	None	15	μs	-
Reset Pulse Width	5 10 15	250 110 80	None	ns	-





#### **STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	SYMBOL	TES	ST CO	NDIT	ONS			LI	MITS				UNITS			
			v	'o	VDD	-5	5°C		25°C		125	°C	1			
			,	<b>v</b> .	v	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	1			
Quiescent Device <sup>1</sup>					5	_	5		0.02	5		300				
Current	۱L				10	_	10•		0.02	10•		200•	μΑ			
					15	-		_	0.02	-	_	_				
							h		0.02							
Output Voltage:1					3	-	0.55• 0.01	-	-	0.5 <sup>•</sup>	 	- 0.05	-			
Low-Level	VOL				10		0.01	_	0	0.01		0.05	1			
					15	_	-	_	0	0.5 <sup>•</sup>		0.55	ł			
					3	2.25 <sup>●</sup>	_	2.3 <sup>•</sup>	-	-		-	V			
					5	4.99	_	4.99	5	_	4.95	_	1			
High-Level	v <sub>он</sub>				10	9.99	_	9.99	10		9.95	_	ł			
	*UH				15	_		14.5 <sup>•</sup>	15	_	14.55•	_	ł			
Threshold Voltage <sup>2</sup>								14.5			1					
N-Channel V <sub>TH</sub> N			o = −20	) μΑ		-0.7 <sup>●</sup>	-3 <sup>●</sup>	0.7 <sup>●</sup>	-1.5	_3 <sup>●</sup>	-0.3 <sup>●</sup>	-3 <sup>●</sup>	. v			
P-Channel	V <sub>TH</sub> P	۱D	= 20 µ	ıΑ		0.7 <sup>●</sup>	3●	0.7 <sup>●</sup>	1.5	3 <b>•</b>	0.3 <sup>●</sup>	3 <b>•</b>	1 `			
	V <sub>NL</sub>		0.8	4.2	5	1.5	_	1.5 <sup>●</sup>	2.25	_	1.4	-				
			1	9	10	3 <b>°</b>	_	3•	4.5	-	2.9 <sup>●</sup>	_				
			1.5	13.5	15	-		-	6.75	-	-	_				
Noise Immunity <sup>1</sup>	V <sub>NH</sub>		0.8	4.2	5	1.4	_	1.5 <sup>●</sup>	2.25	-	1.5	_	l v			
	×NH		1	9	10	2.9 <sup>●</sup>	-	3 <b>•</b>	4.5	-	3•	-	1			
			1.5	13.5	15	-	-	-	6.75		-	_				
Output Drive Current: <sup>2</sup>			0	.4	5	0.5	_	0.4•	0.8	_	0.3	_				
N-Channel (Sink)			0	.5	10	1.1	-	0.9 <sup>●</sup>	1.8	-	0.65	-	1			
(	IDN		1	.5	15	_	-	3	6	-	-	_	mA			
-				.5	5	-2	-	-1.6•	-3.2	_	-1.2	_				
				.6	5	-0.5		-0.4	-0.8		-0.3	-	1			
				9.5	10	-1.1		-0.9 <sup>•</sup>	-1.8	-	-0.65	_	1			
P-Channel (Source)	I DP		<u> </u>	3.5	15	-	_	-3	6	_	-	-	mA			
Diode Test <sup>3</sup>																
100 µA Test Pin	V <sub>DF</sub>					-	1.5•	-	-	1.5 <b>•</b>	-	1.5 <sup>●</sup>	v			
Input Current	li li			-	15	-	-	-	±10-5	±1	-	-	μΑ			

Limits with black dot (
) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

...

Note 1: Complete functional test all inputs and outputs to truth table. Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.





Fig. 3-Binary counter (CD4520B) logic diagram for one of two identical counters.





Fig. 10-Ripple cascading of four counters with positive-edge triggering.

File No. 857 -







92CS-24513



Fig. 13-Quiescent device current test circuit.



Fig. 14-Power dissipation test circuit and waveform.

TERMINAL ASSIGNMENT CD4518B and CD4520B



vision

# **Digital Integrated Circuits**

# Application Note ICAN-6000

# Handling and Operating Considerations for MOS Integrated Circuits

by S. Dansky R. E. Funk

This Note describes practices for handling and operating MOS integrated circuits that will guard against device damage and assure optimum performance.

#### Handling Considerations

The input protection networks incorporated in all RCA COS/MOS devices are effective in a wide variety of device handling situations. To be totally safe, however, it is desirable to restate the general conditions for eliminating all possibilities of device damage.

Because MOS devices have extremely high input resistance, they are susceptible to damage when exposed to extremely high static electrical charges. To avoid possible damage to the devices during handling, testing, or actual operation, therefore, the following procedures should be followed:

- The leads of devices should be in contact with a conductive material, except when being tested or in actual operation, to avoid build-up of static charge.
- Soldering-iron tips, metal parts of fixtures and tools, and handling facilities should be grounded.
- Devices should not be inserted into or removed from circuits with the power on because transient voltages may cause permanent damage.
- 4. Signals should not be applied to the inputs while the device power supply is off.
- All unused input leads must be connected to either VSS (ground) or VDD (device supply), whichever is appropriate for the logic circuit involved.

Table I indicates general handling procedures recommended to prevent damage from static electrical charges.

#### Handling of Unmounted Chips

In handling of unmounted chips, care should be taken to avoid differences in voltage potential. A conductive carrier, or a carrier having a conductive overlay, should be used.

Another important consideration is the sequence in which bonds are made; the  $V_{DD}$  (device supply) connection should always be made before the  $V_{SS}$  (ground) bond.

#### Handling of Subassembly Boards

After COS/MOS units have been mounted on circuit boards, proper handling precautions should still be observed. Until these subassemblies are inserted into a complete system

	Should be conductive	Should be grounded to common point
Handling Equipment	x	
Metal Parts of Fixtures and Tools		×
Handling Trays	×	x
Soldering Irons		х
Table Tops	x	х
Transport Carts		(Static Dis- charge Straps)
Manufacturing Operating Personnel		<ul> <li>(Utilize grounded metal wrist straps)</li> </ul>
General Handling of Devices		<ul> <li>(Utilize grounded metal wrist straps)</li> </ul>

Total protection results when personnel and materials are all at the same or ground potential.

Dry weather (relative humidity less than 30%) tends to multiply the accumulation of static charges on any surface. Conversely, higher humidity levels tend to reduce the magnitude of the static voltage generated. In a low-humidity environment, the handling precautions listed above take on added importance and should be adhered to without exceptions.

1-megohm series resistor.

in which the proper voltages are applied, the board is no. more than an extension of the leads of the device mounted on the board.

It is good practice to put conductive clips or conductive tape<sup>1</sup> on the circuit-board terminals. This precaution prevents static charges from being transmitted through the board wiring to the devices mounted on the board.

#### Automatic Handling Equipment

When automatic handling equipment is used, static electricity may not always be eliminated through grounding

1 See Table II for sources of anti-static materials.

#### Table I — General Handling Considerations

techniques alone. Automatic feed mechanisms must be insulated from the devices under test at the point where the devices are connected to the test set. The device-insulated part of the automatic handling mechanism (anvil transport) can generate very high levels of static electricity which are developed by the continuous flow of devices sliding over and then separating from the anvil. Total control of these static voltages is critical because of the high throughputs associated with automatic handling.

Fortunately, the resolution of this problem is simple, practical, and inexpensive. Ionized-air blowers, which supply

large volumes of ionized air to objects that are to be charge neutralized, are commercially available from many supply sources. Field experience with ionized-air techniques reveals this method to be extremely effective in eliminating static electricity when grounding techniques cannot be used.

#### Lead Bending and Forming Considerations

Other problems that can occur in handling COS/MOS devices relate to the proper handling of leads during mounting of devices. In any method of mounting integrated circuits that involves bending or forming of the device leads, it is extremely important that the leads be supported and clamped between the bend and the package seal, and that bends be made with extreme care to avoid damage to lead plating. In no case should the radius of the bend be less than the diameter of the lead, or in the case of rectangular leads, such as those used in RCA 14-lead flat-packaged integrated circuits, less than the lead thickness. It is also extremely important that the ends of the bent leads be perfectly straight and parallel to assure easy insertion through the holes in the printed-circuit board.

Bending, forming, and clinching of integrated-circuit leads produce stresses in the leads and can cause stresses in the seals if the above precautions are not taken. In addition, wide variations in temperature during normal use result in stresses in the device leads. Tests of 14-lead flat-pack integrated circuits, conducted under worst-case conditions in which the packages were rigidly attached to posts extending from the printed-circuit board, showed that over a temperature swing of 180°C (from -55°C to +125°C) the stress developed in the leads, the tensile pull on the leads, the shear stress introduced on the seal, and the tensile stress developed in the seal were all well within the limits for these materials. The use of thermal-stress-relief bends is, therefore, not necessarv.

#### Soldering Time and Temperature

All device leads can withstand exposure to temperatures as high as  $265^{\circ}$ C for as long as ten seconds, and as close as  $1/16 \pm 1/32$  inch from the body of the device.

#### Storing of COS/MOS Chips

COS/MOS chips, unlike most packaged devices, are non-hermetic devices, fragile and small in physical size, and

therefore require the following special handling considerations:

- Chips must be stored under proper conditions to assure that they are not subjected to a moist and/or contaminated atmosphere that could alter their electrical, physical, or mechanical characteristics. After the shipping container is opened, the storage temperature should not exceed 40°C and the environment should be clean, dust-free, and less than 50% relative humidity.
- 2. After mounting and bonding, these non-hermetic chips should not be subjected to moist or contaminated atmospheres that might cause the development of electrical conductive paths across the relatively small insulating surfaces. In addition, proper consideration must be given to the protection of these devices from other harmful environments which could conceivably adversely affect their proper performance.

For further information on COS/MOS chip handling, refer to File No. 517, "CD4000AH Series COS/MOS Chips".

#### Storing of Printed-Circuit Boards

Excessive humidity (greater than 60%) should be avoided during circuit-board check-out to prevent the false impression of excessive device internal leakage. High relative humidity may cause leakage paths between closely spaced elements of the circuit boards, such as the terminals and insulated metallized connection strips. Normally this added leakage is not significant in non-COS/MOS devices. However, when the nanoampere-leakage advantages of COS/MOS devices are desired, leakage currents on circuit boards or non-hermetic modules which are affected by high humidity become of major concern and must be controlled by coating, cleaning, or better environmental controls.

#### Effects of Humidity on Static Electricity

Dry weather (relative humidity less than 30%) tends to multiply the accumulation of static charges on any surface. Conversely, higher humidity levels tend to reduce the magnitude of the static voltage generated. In a low-humidity environment, the handling precautions listed in Table I take on added importance and should be adhered to without exceptions.

#### Electrical Failure Modes Due To Improper Handling

When the possibilities exist for appreciable static-energy discharge, and proper handling techniques are not used, electrical damage can result as follows:

- (a) shorted input protection diodes,
- (b) shorted or open gates,
- (c) opening in metal paths from the device input.

The presence of this type of device damage can be detected by curve-tracer checks of the input protection diodes of the gate-oxide protection circuits described on page 3, and also by a check of the device characteristics, especially mutual transconductance (gm). ħ

#### **Operating Considerations**

Maximum Ratings	CD4000A Series
Storage Temperature Range	-65 to +150°C
Operating-Temperature Range:	
Ceramic-Package Types	-55 to +125°C
Plastic-Package Types	$-40 \text{ to} + 85^{\circ}\text{C}$
DC Supply-Voltage Range:	
V <sub>DD</sub> ~ V <sub>SS</sub>	-0.5 to +15 V
V <sub>DD</sub> - V <sub>EE</sub>	-0.5 to + 15 V
V <sub>CC</sub> - V <sub>SS</sub>	-0.5 to +15 V
DC Input-Voltage Range	$v_{SS} \leq v_I \leq v_{DD}$
for CD4009A, CD4010A	$v_{SS} \leq v_I \leq v_{DD} \geq v_{CC}$
for CD4049A, CD4050A	$V_{SS} \leq V_{I} \leq 15 V$
for CD4051A, CD4052A, CD4053A:	
Controls	$v_{SS} \leq v_1 \leq v_{DD}$
Signals	$V_{EE} \leq V_{I} \leq V_{DD}$
Device Dissipation (per package)	200 mW
Lead Temperature (during soldering)	
at a distance $1/16 \pm 1/32$ inch	
(1.59 ± 0.79 mm) from case for	
10 seconds maximum	+ 265°C

#### Operating Voltage

When operating near the maximum supply-voltage range of 15 volts, care should be taken to avoid or suppress power-supply turn-on or turn-off transients, power-supply ripple or regulation, and ground noise; any of the above conditions must not cause  $(V_{DD} - V_{SS})$  to exceed the absolute maximum rating.

Power supplies should have a current compliance compatible with actual COS/MOS current drain.

Another good power-supply practice is to use a zener protection diode in parallel with the power bus. The zener value should be above the expected maximum regulation excursion, but should not exceed 15 volts. Fig. 1 illustrates a practical zener shunt circuit. A current-limiting resistor is included if the supply-current compliance is higher than the zener power-dissipation rating for a given zener voltage. The shunt capacitance value is chosen to supply required peak current switching transients.



Fig. 1 - Zener-diode shunt circuit.

#### Unused Inputs

All unused input leads must be connected to either  $V_{SS}$  or  $V_{DD}$ , whichever is appropriate for the logic circuit

involved. A floating input on a high-current type (such as the CD4009A, CD4010A, CD4041A, CD4049A, CD4050A) not only can result in faulty logic operation, but can cause the maximum power dissipation of 200 milliwatts to be exceeded and may result in damage to the device. Another consideration with these high-current types is that a pull-up resistor from their inputs to  $V_{SS}$  or  $V_{DD}$  should be used if there is any possibility that the device may become temporarily unterminated (e.g., if the printed circuit board driving the high-current types is removed from the chassis). A useful range of values for such resistors is from 0.2 to 1 megohm.

#### Input Signals

Signals shall not be applied to the inputs while the device power supply is off unless the input current is limited to a steady-state value of typicallyless than 10 milliamperes. Input signal interfaces having the allowable 0.5 volt above  $V_{DD}$  or below  $V_{SS}$ , respectively, should be current-limited to typically 10 milliamperes or less.

Whenever the possibility of exceeding 10 milliamperes of input current exists, a resistor in series with the input is recommended. The value of this resistor can be as high as 10 kilohms without affecting static electrical characteristics. Speed, however, will be reduced due to the added RC delay. Particular attention should be given to long input-signal lines where high inductance can increase the likelihood of large signal pickup in noisy environments. In these cases, series resistance with shunt capacitance at the IC input terminals is recommended. The shunt capacitance should be made as large as possible consistent with the system speed requirements.

#### Interfacing with T<sup>2</sup>L Devices

The COS/MOS hex buffers (CD4009A, CD4010A, CD4049A, and CD4050A) are designed to drive two normal-power T<sup>2</sup>L loads. Other device types (such as the CD4041A, CD4048A, and CD4031A) can also directly drive at least one T<sup>2</sup>L load. Always consult the published data on the particular COS/MOS type for this capability. Most gates and inverters and some MSI types can drive one or more low-power T<sup>2</sup>L loads. To provide a good noise margin in the logic "1" state, T<sup>2</sup>L devices that drive COS/MOS devices require a pull-up resistor at the COS/MOS logic levels (5 to 15 volts) to T<sup>2</sup>L logic levels (5 volts), i.e., down-level conversion.

Rules for safe system design when COS/MOS interfaces with  $T^2L$  and both logic systems have independent power supplies of the same voltage level but possibly on at different times are as follows:

a) T<sup>2</sup>L driving COS/MOS – use 1 kilohm in series with COS/MOS input

b) COS/MOS driving T<sup>2</sup>L - connect directly

#### Interfacing with p-MOS Devices

COS/MOS devices can operate at  $V_{DD}$  = 0 and  $V_{SS}$  = 3 to -15 volts to interface directly with p-MOS devices with no degradation in noise immunity or other characteristics.

#### Interfacing with n-MOS Devices

COS/MOS devices can be interfaced directly with n-MOS devices over the +3 to +15 volt range of power supplies.

#### Fan-Out - COS/MOS to COS/MOS

All RCA COS/MOS devices have a dc fan-out capability of 50. The reduction in COS/MOS switching speed caused by added capacitive loading should, however, be consistent with high-speed system design. The input capacitance is typically 5 pF for most types; the CD4009A and CD4049A buffers have an input capacitance of typically 15 pF.

#### Maximum Clock Rise and Fall Time

All COS/MOS clocked devices show maximum clock riseand fall-time ratings (normally 5 to 15 microseconds). With longer rise or fall times, a device may not function properly.

#### Parallel Clocking

When two or more different COS/MOS devices use a common clock, the clock rise time must be kept at a value less than the sum of the propagation delay time, the output transition time, and the setup time. Most flip-flop and shift-register types are included in this rule and are so noted in the indiv lual data sheets.

#### **Noise Immunity**

COS/MOS inputs normally switch at 30 to 70 per cent of the power-supply voltage. For example, for a 10-volt supply, a logic "0" is 0 to 3 volts, and a logic "1" is 7 to 10 volts. For 5-volt operation, a logic "0" is 0 to 1.5 volts, and a logic "1" is 3.5 to 5 volts. COS/MOS noise immunity is 30 per cent of the supply voltage for the range from +3 to +15 volts.

The inherent 30-per-cent noise immunity of COS/MOS also permits a 1-volt noise margin when interfaced with  $T^2L$  or DTL. For example, standard  $T^2L$  and DTL interfacing with COS/MOS at a nominal  $V_{DD} = V_{CC} = 5$  volts provides at least 1-volt noise margin; i.e.,  $V_{OL}max(T^2L) = 0.4$  volt and  $V_{OL}min(DTL) = 0.45$  volt; 30% of 5 volts = 1.5 volts.

This example applies typically to the 5400/7400 series, the 9000 series, and the 8000 series. HI NIL (300 series) can interface with COS/MOS at a nominal  $V_{DD} = V_{CC} = 12$  volts with a worst-case noise margin of 2.1 volts.

Because COS/MOS voltage-transfer switching characteristics vary from 30 to 70 per cent of the supply voltage, system designers employing COS/MOS multivibrators, level detectors, and RC networks must consider this variation. Application Note ICAN-6267 illustrates an accurate multivibrator design technique which minimizes the switching-point variation.

#### **Output Short Circuits**

Shorting of outputs to V<sub>SS</sub> or V<sub>DD</sub> can cause the device power dissipation to exceed the safe value of 200 milliwatts for high-output-current types such as the CD4007A, CD4009A, CD4010A, CD4041A, CD4049A, and CD4050A. In general, outputs of these types can all be safely shorted when operated with V<sub>DD</sub> - V<sub>SS</sub>  $\leq$  5 volts, but may exceed the 200-milliwatt dissipation rating at higher power-supply voltages. For cases in which a short-circuited load, such as the base of a p-n-p or n-p-n bipolar transistor, is directly driven, the device output characteristics given in the published data should be consulted to determine the requirements for safe operation below 200 milliwatts.

#### COS/MOS Characteristics

Quiescent Device Leakage Current (IL):

Quiescent device leakage is measured for inputs tied high  $(I_{\rm DD})$  and also for all inputs tied low  $(I_{\rm SS})$ , as illustrated below:



Quiescent Device Dissipation ( $P_D$ ): Quiescent device dissipation is given by  $P_D = (V_{DD} - V_{SS}) I_L$ where  $I_L = I_{DD}$  or  $I_{SS}$  Output Voltage Levels (COS/MOS driving COS/MOS):

 $V_{OL}$  = Low-Level("0")Output = 10 mV\* at 25°C

 $V_{OH}$  = High-Level("1")Output =  $V_{DD}$  - 10 mV\* at +25°C

Noise Immunity:

- $V_{NL}$  = the maximum noise voltage that can be applied to a logic "0" input (added to  $V_{SS}$ ) before the output changes state.
- $V_{NH}$  = the maximum noise voltage that can be applied to a logic "1" input (subtracted from  $V_{DD}$ ) before the output changes state.

#### **Output Drive Current:**

- Sink Current  $(I_DN)$  = the output sink current provided by the n-channel transistor without exceeding a given output voltage  $(V_{\alpha})$  as shown on each data sheet.
- Source Current  $(I_DP)$  = the output source current provided by the p-channel transistor without dropping below a given output voltage (V<sub>o</sub>) as shown on each data sheet.

#### Input Current (I<sub>I</sub>):

Input current is typically 10 picoamperes (3 to 15 volts) at  $T_A = 25^{\circ}$ C. Maximum input currents for COS/MOS devices are normally below 10 nanoamperes at 15 volts, and below 50 nanoamperes at  $T_A = +125^{\circ}$ C.

#### AC (Dynamic) Characteristics:

Test parameters shown in the published data are measured at  $T_A = 25^{\circ}$ C with a 15-pF load and an input-signal rise or fall time of 20 nanoseconds. Actual system delays and transition times may be increased due to longer input rise and fall times. Graphs are included in the individual data sheets to illustrate typical variation of delays and transition times with capacitive loading. The designer should use a typical temperature coefficient of  $0.3\%/^{\circ}$ C for estimating speeds at temperatures other than +25°C. Propagation delays and transition times increase with rising temperature; maximum clock input frequencies decrease with rising temperatures.

Dynamic power dissipation for each device type is shown graphically in the published data as a function of device operating frequency.

#### **Gate-Oxide Protection Circuits**

Most COS/MOS gate inputs have the protection shown in Fig. 2. An exception to this statement is the input network for the CD4049A and CD4050A shown in Fig. 3. Figs. 4 and 5 illustrate the protection diodes inherently present at all transmission-gate input/output terminals and all inverter outputs. ICAN-6218 gives further information on protection circuits.

The protection networks can typically protect against 1-2 kilovolts of energy discharge from a 250-pF source.











Fig. 4 – Transmission gate-input-output protection.





<sup>\*</sup> THESE DIODES ARE INHERENTLY PART OF THE MANUFACTURING PROCESS

<sup>\*</sup> This voltage may be difficult to measure depending on accuracy, resolution, and offset voltage of test equipment used. Although device output "1" or "0" limits to which RCA tests in manufacture are 10 millivolts, a value of 50 millivolts may be used for customer measurements without compromise of device quality or system performance.

Company	Conductive Foam	Conductive Envelopes	Static Neutralizing Air Blowers	Anti-Static Sprays	Conductive Tape
Custom Material Inc. Chelmsford, Mass.	Velofoam #7672	Velobags #1798M	TEC Dynastat DS120		P. C. Contab Shunt
3M Company St. Paul, Minn.			Ionized Air Blower #905	See Technical Bulletins	Scotch Shielding Tapes
Scientific Enterprises, Inc. Bloomfield, Colo.			Micro Stat 575 Portable Ionizer		
Emerson & Cuming, Inc. Canton, Mass.	ECCOSORB LD26			See Technical Bulletins	

# Table II — Partial List of Materials and Equipment Available for the Control of Static Charge

Division

### **Digital Integrated Circuits**

# Application Note ICAN-6224

# Radiation Resistance of the COS/MOS CD4000A Series

by M. N. Vincoff

Complementary MOS (COS/MOS) integrated circuits possess many advantages which recommend their use in radiation-susceptible space and military environments. Several of the most significant of these advantages are: ultra-low standby-power consumption, high noise immunity,<sup>1</sup> extremely high packaging density, and inherently high reliability.<sup>2</sup> These advantages, along with the improved radiation resistance of the RCA CD4000A series over the CD4000 series described in earlier radiation studies,<sup>3</sup> exhibit the maturity reached by the MOS technology since 1971.

A number of studies of the radiation resistance of complementary MOS devices by NASA, the Navy and various companies in the space industry have revealed two areas of prime concern.<sup>4-15</sup> The first, *permanent* radiation exposure, as experienced in a space environment, causes a shift in threshold or switching voltage and a possible increase in leakage current, I<sub>L</sub>. The second, *transient* radiation exposure, as experienced in an atomic environment, causes the outputvoltage levels to respond to a pulse of ionizing radiation; this effect could change the state of the logic circuitry and require resetting of that circuitry for proper equipment or system operation.

#### Permanent-Radiation Resistance

The CD4000 series was resistant to permanent radiation levels of  $2 \times 10^4$  rads (approximately  $10^{12}$  e/cm<sup>2</sup>). Now, however, RCA CD4000A-series devices without special shielding have been found to be resistant to radiation levels up to  $2 \times 10^5$  rads (approximately  $10^{13}$  e/cm<sup>2</sup>), as shown in Fig. 1.<sup>3</sup> In this figure the change in switching voltage  $\Delta V_S$  is plotted as a function of dose. The value of  $\Delta V_S$  was calculated from the average value of  $\Delta V_{TN}$  and  $\Delta V_{TP}$  for the devices mentioned. The new radiation level of the CD4000A series represents a significant improvement over the CD4000 series. In addition, with minimal shielding (for example, 1/16-inch of aluminum) the CD4000A series can be used in application with levels of radiation up to  $3 \times 10^6$  rads (approximately  $10^{14}$  e/cm<sup>2</sup>).



Fig. 1 – Permanent radiation resistance of CD4000A- and CD4000series devices.

#### Transient-Radiation Resistance

The resistance of the CD4000A series to transient radiation is expected to be ten times better than that of the CD4000 series, which can withstand pulses of radiation of approximately  $10^{10}$  rads/s.<sup>5</sup>

#### **Design Considerations**

The resistance of the CD4000A-series devices to either permanent- or transient-radiation exposure can be increased by providing either minimal shielding through the design of the equipment enclosure containing the devices or by locating the devices deep within the equipment in which they are used. In any case, the action taken will depend on the constraints dictated by the radiation environment imposed by the system or program. Each application must be tested and the results analyzed with the data in this Note as criteria. Test items to be considered are radiation environment, which will vary greatly depending on dosage rate; time of exposure; amount of normal shielding; distance of the device from the radiation source; shielding afforded by the atmosphere; power-supply voltage selection; and switching cycles used during exposure. For example, consider the effects of permanent radiation on two spacecraft in 90-degree orbits at 600 and 1500 nautical miles from the earth, respectively. The dose-depth is determined as shown in the curves of Fig. 2. In these curves the dose in rads(A1)/day is plotted as a function of the thickness of spacecraft aluminum required to shield the devices from trapped electrons and protons.<sup>4</sup>



Fig. 2 – Dose-depth curves for trapped electrons and protons in spacecraft in orbit.

#### Conclusion

The RCA COS/MOS CD4000A series exhibits improved radiation resistance over the CD4000 series, and is well suited for use in many applications in which permanent and transient radiation effects are factors. When stringent radiation requirements are imposed, additional shielding can be employed to increase the radiation life of COS/MOS CD4000A-series devices to any desired level, i.e., to make their radiation resistance equivalent to that of bipolar devices.

Custom COS/MOS devices that can resist a radiation level of  $10^6$  rads are now being developed by means of an aluminum implantation process which requires one additional masking step in the production line.<sup>11-14</sup>

#### References

 Eaton, S. S., "Noise Immunity of RCA COS/MOS Integrated Circuit Logic Gates", RCA Application Note ICAN-6166.

- Vincoff, M. N. and Schnable, G. L., "COS/MOS is a High-Reliability Technology", RCA Technical Publication ST-6112.
- Ezzard, G., "Radiation Effects on COS/MOS Devices", RCA Application Note ICAN-6604 (covers CD4000 series).
- Brucker, G. J., "COS/MOS Device Sensitivity in Outer-Space Radiation Environment", Report No. X72002, Oct. 17, 1973, RCA Astro Electronics Division.
- Dennehy, W. J., et al., "Transient Radiation Response in Complementary-Symmetry MOS Integrated Circuits", RCA Technical Publication ST4308.
- Poch, W. J., and Holmes-Siedle, A. G., "Permanent Radiation Effects in COS/MOS Integrated Circuits", RCA Technical Publication ST-4174 (covers CD4000 series).
- Schambeck, W., "Radiation Resistance and Typical Applications of RCA COS/MOS Circuits in Spacecrafts", Telemetry Journal, June/July 1970 (covers CD4000 series).
- Schambeck, W., "Effects of Ionizing Radiation on Low-Threshold C-MOS Integrated Circuits", DFVLR Institute for Satellite Electronics, Oberpfaffen-hofen, W. Germany, April 1972 (covers CD4000A series).
- Danchenko, V., "Radiation Damage in MOS Integrated Circuits, Part I", Sept. 1971, Goddard Space Flight Center, Report X-711-71-410 (covers CD4000A series).
- Poch, W. J., and Holmes-Siedle, A. G., "The Long-Term Effects of Radiation on Complementary MOS Logic Networks", IEEE Transactions on Nuclear Science NS-17 (6), Dec. 1970 (covers CD4000 series).
- Smith, J. M., and Murray, L. A., "Radiation Resistant COS/MOS Devices", RCA Technical Publication ST-4723.
- King, E. E., Nelson, G. P., and Hughes, H. L., "The Effects of Ionizing Radiation on Various COS/MOS Integrated Circúit Structures", IEEE Transaction in Nuclear Science, No. 6, pg. 264, Dec. 1972, RCA Technical Publication ST-6161.
- Peel, John L., et al., "Radiation-Hardened Complementary MOS Using SiO<sub>2</sub> Gate Insulators", IEEE Transactions on Nuclear Science, No. 6, pg. 271, Dec. 1972.
- Schlesier, K. M., et al., "COS/MOS Hardening Techniques", IEEE Transactions on Nuclear Science, No. 6, pg. 275, Dec. 1972.



# **Digital Integrated Circuits**

# High-Reliability COS/MOS CD4000A Slash[/] Series Types

Screened to MIL-STD-883

RCA COS/MOS high-reliability slash (/) series digital integrated circuits are available for applications in aerospace, military, and industrial equipment. These COS/MOS circuits are supplied to six screening levels (/1N, /1R, /1, /2, /3, /4) which meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. These six screening levels are equivalent to MIL-STD-883 Classes A, B, and C and are summarized in Table 1.

RCA also offers standard commercial product with a 168-hour burn-in, designated level /5.

This bulletin defines the test procedures employed with COS/MOS devices to meet the reliability standards required by MIL-STD-883. The level /1N part includes SEM (Scanning Electron Microscope) Inspection to NASA-Goddard Specification GSFC-S-311-P-12A of MIL-M-38510, and Precap Visual Inspection, Condition A, Method 2010-1, MIL-STD-

883. The level /R part includes the SEM inspection in addition to the requirements of level /1 part. RCA also offers the CD4000A slash (/) series screened to MIL-M-38510 (Slash (/) 050-Series Types). For COS/MOS devices in this series, refer to RIC-104A, "High-Reliability COS/MOS MIL-M-38510 CD4000A-Series Types".

The Product Flow Diagram shown in Fig. 1 lists a summary of processing, screening tests, and sampling procedures followed in the manufacture of high-reliability COS/MOS devices.

Table 2 gives detailed information for the screening tests included in the Product Flow Diagram. Table 3 gives pre burn-in and post burn-in electrical tests and delta limits for critical test parameters. Tables 4 and 5 give test criteria for Final Electrical and Group A Electrical Tests. Tables 6 and 7 describe Group B and C Environmental Sampling Inspection tests.



Fig. 1 - Product flow diagram. See Tables 2, 4, 5, 6, and 7 for details.

	Screening Levels▲		
RCA Levels	Equivalent to MIL-STD-883, Method 5004.1	Application	Description
For Package	ed Devices		
/1N	Class A with SEM <sup>*</sup> Inspection and Condition A Precap Visual Inspection		For devices intended for use where maintenance and replace- ment are impossible and reliability is imperative
/1R	Class A with SEM <sup>*</sup> Inspection and Condition B Precap Visual Inspection	Aerospace and Missiles	
/1	Class A with Condition B Precap Visual Inspection		
/2	Class A with Condition B Precap Visual Inspection. Radiographic Inspection Omitted	Aerospace and Missiles	For devices intended for use where maintenance and replace- ment are extremely difficult or impossible and reliability is imperative
/3	Class B	Military and Industrial For example, in Airborne Electronics	For devices intended for use where maintenance and replace- ment can be performed but are difficult and expensive
/4	Class C	Military and Industrial For example, in Ground- Based Electronics	For devices intended for use where replacement can readily be accomplished
/5 Standard commercial plus burn-in	-	Commercial and Industrial	For devices intended for use where a higher level of reliability is required than can be provided by product without a burn-in
For Chips			
/N	SEM <sup>*</sup> Inspection and Condition A Precap Visual Inspection	Aerospace and	For hybrid applications where maintenance and replacement are extremely difficult and reliability is imperative
/R	SEM <sup>*</sup> Inspection and Condition B Precap Visual Inspection	Missiles	
/M	Condition B Precap Visual Inspection	Military and Industrial	For general applications

SEM — Scanning Electron Microscope Inspection per NASA Specification GSFC-S-311-P-12
 For details on Condition A and Condition B Precap Visual Inspection, refer to MIL-STD-883 Method 2010.1
 Lot acceptance testing for chips is available on a custom basis

#### **Ordering Information**

#### 1. Packaged Device and Chip Type Number Identification

When ordering a packaged device or a chip, it is important that the desired Screening Level and Package Designation for the Packaged Device, and the desired Screening Level for the Chip Version indicated by the appropriate suffix letters be added to the Part Number as shown below. For example, a CD4024A in a 14-lead dual-in-line ceramic package and processed to meet MIL-STD-883 Class A requirements with SEM Inspection plus Condition A Precap Visual would be identified as the CD4024AD/1N. In similar manner, a CD4024A Chip having SEM inspection plus Condition A Precap Visual would be identified as the CD4024AH/N.

#### 2. Data Supplied With Order for Packaged Devices

		For the Following
a)	Product Screening Data	RCA Screening Levels
	Certificate of Compliance Signed by RCA Representative –	
	Provides lot identity, customer order identity, lists and certifies tests, methods and	
	conditions of required processing per MIL-STD-883	.All except /5
	Group A Subgroup - Test Summary Attributes Data	All except /5
	Variables Data, Pre Burn-In and Post Burn-In	./1N, /1R, /1, /2
	Radiographic Inspection Film and Film Inspection Record	./1N, /1R, /1
	SEM Inspection Certificate of Compliance to NASA Specification GSFC-S-311-P-12	
	Includes lot identification and one worst-case photograph	./1N, /1R
b)	Lot Quality Conformance Data –	
	Group B and Group C Subgroups	
	Attributes Data Summary of the Latest Group B	
	and/or Group C Subgroup can be ordered at a nominal	
	charge.	
	Special Group B and/or Group C quality conformance	
	tests on samples from the specific lot of parts ordered	

will be considered on a custom basis only.

#### Description of RCA COS/MOS IC High-Reliability Part Numbers

Packaged Device	CD4000AD/1N		Chip Version, CD	4000AH/N	
CD4000A	D_	<u>/1N</u>	CD4000A	н	<u>/N</u>
	Package Suffix Letter	Screening Level		Package Suffix Letter	Screening Level
Type Designation	D = Dual-in-Line Ceramic Weld-Seal K = Ceramic Flat Pack F = Dual-in-Line Ceramic Frit-Seal	/1N /2 /1R /3 /1 /4 /5 For Description, See Table 1	Type Designation	H = Chip Version	/N /R /M For Description, See Table 1

Test	Conditions	MIL-	STD-883		RCA S	creeni	ng Leve	els*	
1631	conditions	Method	Conditions	/1N	/1R	/1	/2	/3	/4
SEM Inspection	NASA Per GSFC-S-311-P-12	-	-	х	x	-	-	-	-
Precap Visual	-	2010.1	A	х	-	-	-	-	-
Precap Visual	_	2010.1	В	-	x	x	x	x	x
Preseal Bake	16 to 32 hrs at 200°C	-	-	х	x	x	x	x	x
Seal & Lot Identification	-	-		х	x	x	x	x	x
Stabilization Bake	48 hrs. at 150°C	1008	с	х	x	x	x	x	x
Thermal Shock	15 cycles	1011	с	x	x	x	x	-	-
Temperature Cycling	10 cycles	1010	С	х	x	x	X	x	x
Mechanical Shock	5 pulses, Y <sub>1</sub> direction	2002	В	x	x	x	x	_	-
Centrifuge	Y <sub>2</sub> , Y <sub>1</sub> direction Y <sub>1</sub> direction only	2001 2001	E	x _	x _	x _	x _	- x	- x
Fine Leak	_	1014	A	x	x	x	x	x	x
Gross Leak	-	1014	°C	x	x	x	x	x	x
Electrical Tests	See Note 1		_	х	x	х	x	x	_
Serialize	-	_	-	х	х	х	x	_	
Pre Burn-in Electrical	see Table 3		_	х	х	х	x	-	~
Burn-in	240 hours 168 hours	1015 1015	D or E D or E	× _	× -	x _	x -	- x	
Post Burn-in Electrical	Delta Requirements (See Table 3)	-	-	х	х	х	×	-	-
Final Electrical	-	-	_	-	_	_		-	-
a) 25°C	see Table 4	-	-	х	х	х	х	x	х
b) -55 and +125°C	see Table 4	-	-	х	х	х	x	X	S
Radiographic Inspection	1 view	2012		х	х	х	-	-	-
External Visual	-	2009		х	x	х	х	x	х

#### Table 2 - Description of Total Lot Screening (X = 100% Testing)

Note 1: See specific type data bulletin for test conditions and limits

\* RCA screening level /5 consists of a 168-hour burn-in screen performed on standard commercial product. The ambient test temperature is the maximum possible without exceeding device thermal ratings. After burn-in, /5 devices meet all of the electrical requirements specified in the appropriate commercial data bulletin. Reference: RCA DATABOOK SSD-203.

Table 3 – Pre and Post Burn-In Electrical Tests and Delta Limits (T<sub>A</sub> = 25°C)

CRITICAL PARAMETERS (at V <sub>DD</sub> = 10 V)	SYMBOLS	LIMIT VALUES: For specific CD4000A Series Types and corresponding △ limits for High-Reliability Versions *										
QUIESCENT DEVICE CURRENT	Total I∟(max)	0.1	0.5	1	2	5	10	15	25	5 50	,	Unit μA
QUIESCENT DEVICE CORRENT	∆ار	0.05	0.2	0.3	0.5	1.0	1.3	1.5	2.	5 5.	0	μA
THRESHOLD VOLTAGE: "N" Channel	ΔV <sub>TH</sub> "N"	±0.3								v		
"P" Channel	Δντη"ρ"								V			
DEVICE DRAIN CURRENT: Total	Total I <u>DS</u> (min)	-0.1 ·	0.5	0.5 - 2	2 -	5	5 - 10	10 - 2	5	25 · 50	)	mA
"N" Channel	∆IDS"N"	±0.	1	±0.5	±0.7	75	±1	±2		±5		mA
"P" Channel	∆IDS"P"	±0.	1	±0.5	±0.7	75	±1	±2		±5		mA

\*For example, if a specific CD4000A Series type has a maximum quiescent device current of 0.5 μA at T<sub>A</sub> = 25°C, RCA will test to a Δlimit of 0.2 μA for the high-reliability version of that type. In a similar manner, if a type has a quiescent device current rating of 5 μA, RCA will test to a Δlimit of 1.0 μA.

#### Table 4 - Final Electrical Tests

		TEST CRITERIA					
TEMPERATURE (T <sub>A</sub> )	TEST	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4			
+25°C	Selected Static Parameters	100%	100%	100%			
+125°C	Selected Static Parameters	100%	100%				
-55°C	Selected Static Parameters	100%	100%	-			
+25°C	Selected Dynamic Parameters	100%	100%	-			

Table 5 - Group A Electrical Sampling Inspection

			LTPD					
SUBGROUP	TEST	CONDITION	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4			
1	Selected Static Parameters	T <sub>A</sub> = +25°C	5	5	5			
2	Selected Static Parameters	T <sub>A</sub> = +125°C	5	7	10			
3	Selected Static Parameters	T <sub>A</sub> = -55°C	5	7	10			
4	Selected Dynamic Parameters	T <sub>A</sub> = +25°C	5	5	5			

Details of static and dynamic tests, conditions, and limits appear in the High-Reliability Devices DATABOOK SSD-207. Tested static and dynamic characteristics are identified for each Slash (/) Series type by a dot ( $\bullet$ )

#### Table 6 - Group B Environmental Sampling Inspection (Note 1)

		T	MIL-STD-883	LTPD			
SUBGROUP	TEST	REFERENCE	CONDITIONS	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4	
1	Physical Dimensions	2008	Test Cond. A per applicable data sheet	10	15	20	
2	Marking Permanency	2008	Test Cond. B per Par. 3.2.1	4 devices (no failures)			
	Visual and Mechanical	2008	Test Cond. B 10 X mag.	1 device (no failure)			
	Bond Strength	2011	Test Cond. D 10 Devices minimum	5	15	20	
3	Solderability	2003		10	15	15	
4	Lead Fatigue	2004	Test Cond. B2 any 5 leads	10	15	15	
	Fine Leak	1014	Test Cond. A				
	Gross Leak	1014	Test Cond. C				

Note 1: Group B tests are performed on each inspection lot per requirements of MIL-M-38510.

Note 2: Operating life circuits are included in specific type high-reliability data bulletins.
		ħ	AIL-STD-883	LTPD		
SUBGROUP	TEST	REFERENCE	CONDITIONS	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4
1	Thermal Shock	1011	Test Cond. C	10	15	15
	Temperature Cycling	1010	Test Cond. C			
	Moisture Resistance	1004	No Voltage Applied			
	Fine Leak	1014	Test Cond. A			
	Gross Leak	1014	Test Cond. C			
	Critical Post Tests – Note 3					
2	Mechanical Shock	2002	Test Cond. B, 0.5 ms	10	15	15
	Vibration, Var. Freq.	2007	Test Cond. A			
	Constant Acceleration	2001	Test Cond. E			
	Fine Leak	1014	Test Cond. A			
	Gross Leak	1014	Test Cond. C			
	Critical Post Test — Note 3					
3	Salt Atmosphere	1009	Test Cond. A	10	15	15
			Omit Initial Conditioning			
4	High Temp. Storage	1008	Test Cond. C	7	7	7
	Critical Post Tests - Note 3		1000 hours			
5	Operating Life	1005	$T_{\Delta} = 125^{\circ}C$ , 1000 hrs.	5	5	5
Ĭ	Critical Post Tests – Notes 2		Test Circuit (Note 2)	J	3	5
	2 h			_		
6	Sleduy Slale Dias	1015	Test Cond. A, 72 hrs.	7	-	-
	Critical Post Tests – Note 3		At T <sub>A</sub> = 150°C (Note 3)			

Table 7 - Group C Environmental Sampling Inspection (Note 1)

Note 1: Group C tests are performed at 3-month intervals for reliability history.

Note 2: Operating life circuits are included in specific type highreliability data bulletins.

Note 3: Static parameters and limits are shown in High-Reliability Devices DATABOOK SSD-207, and in specific type highreliability data bulletins.

# RCP/IDigital Integrated CircuitsSolid StateHigh-Reliability COS/MOSDivisionMIL-M-38510 CD4000A Series Types

RCA COS/MOS high-reliability digital integrated circuits are available for applications in aerospace, military, and industrial equipment where screening requirements of MIL-M-38510 are specified. COS/MOS circuits are supplied to the three screening classes of MIL-M-38510 as specified in MIL-STD-883 Method 5004 Classes A, B, and C. Table 1 describes the screening levels.

This bulletin defines the procedures employed to manufacture COS/MOS CD4000A Series devices to meet the reliability requirements of MIL-M-38510. These COS/MOS devices are available in flat pack and dual-in-line ceramic packages.

Since 1970, RCA has been working closely with various aerospace and military agencies to qualify and provide COS/MOS devices to MIL-M-38510 specifications. Among these agencies are the NASA Goddard Space Flight Center, NASA Marshall Space Flight Center, NASA Headquarters Center in Washington, Rome Air Development Center, and the Defense Electronic Supply Center (DESC) at Dayton, a branch of the Defense Supply Agency.

MIL-M-38510 is the general specification for integrated circuits and is more comprehensive than MIL-STD-883. This general specification, introduced a year after MIL-STD-883 was in existence, adds a number of quality constraints not included in MIL-STD-883, which is a specification of test methods, procedures, and screening tests. COS/MOS parts are provided to MIL-M-38510 under a series of /050 numbers of which nine are in existence. These nine numbers cover twenty-seven COS/MOS types. Parts meet requirements similar to those of Classes A, B, and C of MIL-STD-883, Method 5004 screening, except that additional requirements, including more test conditions and tightened limits, are imposed. The Product Flow Diagram shown in Fig. 1 lists a summary of processing, screening tests, and sampling procedures followed in the manufacture of high-reliability COS/MOS devices. The additional criteria for each class of product are indicated by an X in Table 2. Also provided in MIL-M-38510 tests are PDA's (Per-Cent Defective Allowable) of 10 per cent for the three burn-in operations performed on Class A product, and 10 percent for the one burn-in of Class B product. Table 3 provides a list of the COS/MOS devices for which MIL-M-38510 /050-number specification sheets have been written. The /054(CD4008A) and /058(CD4016A) types are still in preliminary status and are available for custom screening. Table 4 compares the screening requirements for COS/MOS integrated circuits to Class A Parts of MIL-M-38510. Tables 5 and 6 give test criteria for Final Electrical and Group A Electrical Tests, Tables 7 and 8 describe Group B and C Environmental Sampling Inspection tests. Table 9 describes the product-assurance program RCA implements in the performance of MIL-M-38510. Table 10 provides a classification guide for COS/MOS circuits.

The processing of high-reliability COS/MOS integrated circuits is shown in Fig. 3. The wafer processing and metallization steps, the wafer finishing operations, and the wafer testing are the same as for standard-product COS/MOS devices. For Class A parts, an SEM inspection step is inserted after the wafer processing and metallization, as shown in Fig. 2. After these four basic operations are completed, the tested wafer is subjected to the special high-reliability processing. As shown in Fig. 3, thirty-five additional processing and screening operations are required for Class A COS/MOS parts.

### **Ordering Information**

Order COS/MOS MIL-M-38510 Series types by giving the appropriate reliability screen as shown in Fig. 4. For example, the CD4013AD processed to Class A requirements should be marked MIL-M-38510/05101ACA.

	Application	Description			
Class A Aerospace & Missiles (See Note 1)		For devices intended for use where maintenance and replacement are extremely difficult or impossible and Reliability is imperative			
Class B	Military & Industrial For example, in Airborne Electronics	For devices intended for use where maintenance and replacement can be performed but are difficult and expensive			
Class C	Military & Industrial For example, in Ground- Based Electronics	For devices intended for use where replacement can readily be accomplished			

Table 1: Description of MIL-M-38510 Screening Levels for RCA Integrated Circuits

Note 1: In the Condition A Visual Inspection of COS/MOS devices, the specification for metallization alignment in section 3.1.1.7(a) of the general specification will be changed, to read as follows:

- 1. Contact window that has less than 50 per cent of its area covered by the metallization.
- Contact which has less than 75 per cent of the length of two adjacent sides

I. A metallization path not intended

- cover a contact window which is separated from the window by less than 0.25 mil.
- 4. Any exposure of the gate oxide.



Fig. 1 - Product flow diagram for RCA high-reliability COS/MOS integrated circuits processed in accordance with MIL-M-38510.

Table 2 –	- MIL-M-38510 I	Processing and Screen	ing Requirements for	RCA High-Reliability	COS/MOS Integrated Circuits

MIL-M-38510 Processing	MIL-STD-883 METHOD Condition			-M-38 CLAS	
		·	Α	В	С
• Wafer					
SEM Inspection	GSFC-S-311-P-12	Photographs Available	×	-	-
Assembly					
Precap Visual	2010.1	A	X	-	-
Precap Visual	2010.1	В	-	X	X
Preconditioning					
Stabilization Bake	1008	C, 48 hours at 150°C	X	X	X
Thermal Shock	1011	C, 15 cycles, -65°C to +150°C	X	-	-
Temperature Cycle	1010	C, 10 cycles, -65°C to +150°C	х	X	X
Mechanical Shock	2002	B, 5 pulses	X	-	-
Centrifuge Y1	2001	E, 30000 G's	-	X	X
Centrifuge Y1 & Y2	2001	E, 30000 G's	X	-	-
Fine Leak	1014	A	X	X	X
Gross Leak	1014	C	X	X	X
Test and Burn-In					
Initial Test	-	MIL-M-38510/50 Series	X	X	-
Serialize			X	-	-
Bias Burn-In,	1015	A, Bias at 150°C	X	-	-
Two 36-Hr. Deltas			1		
Operating Burn-In,	1015	A, Bias at 150°C	X	·	-
240-Hr. Deltas					
Operating Burn-In 168 Hrs.	1015	D, Dynamic at +125°C	-	х	-
Final Electrical DC +25°C		MIL-M-38510/50 Series	X	х	X
Final Electrical AC +25 <sup>0</sup> C		MIL-M-38510/50 Series	X	X	S
Final Electrical DC - 55°C		MIL-M-38510/50 Series	X	х	s
Final Electrical AC - 55°C		MIL-M-38510/50 Series	s	S	s
Final Electrical DC +125°C		MIL-M-38510/50 Series	X	х	S
Final Electrical AC +125°C		MIL-M-38510/50 Series	S	S	S
• X-ray Inspection	NH853004(3E)	Two views	X	-	-



Fig. 3 - Flow Chart for COS/MOS High-Reliability Flat-Pack MIL-M-38510 Class A Device.

.

Detailed Electrical Specification, MIL-M-38510	Device Covered	Detailed Electrical Specification, MIL-M-38510	Device Covered
MIL-M-38510/050		MIL-M-38510/055	
01	CD4011A	01	CD4009A
02	CD4012A	02	CD4010A
03	CD4023A	03	CD4049A
MIL-M-38510/051		04	CD4050A
01	CD4013A	MIL-M-38510/056	
02	CD4027A	01	CD4017A
MIL-M-38510/052		02	CD4018A
01	CD4000A	03	CD4020A
02	CD4001A	04	CD4022A
03	CD4002A	05	CD4024A
04	CD4025A	MIL-M-38510/057	
MIL-M-38510/053		01	CD4006A
01	CD4007A	02	CD4014A
02	CD4019A	03	CD4015A
MIL-M-38510/054		04	CD4021A
01	CD4008A	05	CD4031A
		MIL-M-38510/058	
		01	CD4016A

### Table 3 – COS/MOS Devices For Which MIL-M-38510/50 Specifications Have Been Written

### Table 4 – Comparison of Screening Requirements for RCA Level /1N COS/MOS Devices and MIL-M-38510 Class A COS/MOS Devices

SCREENING PROCEDURES	RCA LEVEL /1N (PER MIL-STD-883)	CLASS A MIL-M-38510		
1. SEM Inspection	Yes	Yes		
2. Visual, Precap	2010.1 Cond. A	2010.1 Cond. A		
3. Pre-conditioning	MIL-STD-883	MIL-STD-883		
4. Bias Burn-in High	None	36 hrs @ 150°C, ∆ <sup>(2)</sup> PDA <sup>(1)</sup>		
5. Bias Burn-in Low	None	36 hrs @ 150°C, $\triangle^{(2)}$ 5%		
6. Operating Burn-in 240 hrs @ 125°C	Cirteria 10% Lot Reject Max; If Exceeded, Repeat Allowed	PDA 5% Max; if over 5% Reject Entire Lot $\Delta^{(2)}$		
7. DC Elect. Tests	Measurements on Selected Inputs and Outputs	Measurements on all Inputs and Outputs		
8. DC Test-Limit Resolution	50 nA Minimum; 10 mV Minimum	1 nA Minimum; 1 mV Minimum		
9. AC Dynamic Tests	Measurements on Selected Inputs and Outputs	Measurements on all Inputs and Outputs		
10. AC Test Limits	At 15-pF Load	AT 50-pF Load		
11. Radiographic	View in One Dimension	View in Two Dimensions		
12. Parts Qualification Requirement		9 Detailed Electrical Specifications		
13. Group B and C Qualification Conformance	10 Generic Families for 50 COS/MOS Types	9 Generic Families for 27 COS/MOS Types		

(2) $\Delta$  = Delta Variables, Data Required

### Table 5 - Final Electrical Tests

	TESTS TO	TEST CRITERIA					
TEMPERATURE (T <sub>A</sub> )	MIL-M-38510 SPECIFICATIONS	Class A	Class B	Class C			
+25°C	DC & Functional Parameters	100%	100%	100%			
+125°C	DC & Functional Parameters	100%	100%	-			
-55°C	DC & Functional Parameters	100%	100%	-			
+25°C	AC Parameters	100%	100%	-			

Table 6 – Group A Electrical Sampling Inspection

SUBGROUP OF	TESTS TO		LTPD			
MIL-STD-883 5005.1	MIL-M-38510 SPECIFICATIONS	CONDITION	Class A	Class B	Class C	
1, 7	DC & Functional Parameters	T <sub>A</sub> = +25°C	5	5	5	
2, 8	DC & Functional Parameters	T <sub>A</sub> = +125°C	5	7	10	
3, 8	DC & Functional Parameters	T <sub>A</sub> = -55°C	5	7	10	
4, 9	AC Parameters	T <sub>A</sub> = +25°C	5	5	5	
10	AC Parameters	T <sub>A</sub> = +125°C	5	5	-	
11	AC Parameters	T <sub>A</sub> = -55°C	7	7	-	

Details of static, functional, and dynamic tests, conditions, and limits appear in the specific MIL-M-38510/050 series specifications.

### Table 7 – Group B Environmental Sampling Inspection to MIL-M-38510 (Note 1)

		Γ	LTPD			
SUBGROUP	TEST	REFERENCE	CONDITIONS	CLASS A	CLASS B	CLASS C
1	Physical Dimensions	2008	Test Cond. A per applicable data sheet	10	15	20
2	Marking Permanency	2008	Test Cond. B per Par. 3.2.1	4 devices (no failures)		
	Visual and Mechanical	2008	Test Cond. B 10 X mag.	1 device (no failure)		
	Bond Strength	2011	Test Cond. D 10 Devices minimum	5	15	20
3	Solderability	2003		10	15	15
4	Lead Fatigue	2004	Test Cond. B2 any 5 leads	10	15	15
	Fine Leak	1014	Test Cond. A		l.	
	Gross Leak	1014	Test Cond. C			

Note 1: Group B tests are performed on each inspection lot per requirements of MIL-M-38510. Note 2: Operating life circuits are included in MIL-M-38510 detailed specifications (/ sheets).

		n	LTPD			
SUBGROUP	TEST	REFERENCE	CONDITIONS	CLASS A	CLASS B	CLASS C
1	Thermal Shock Temperature Cycling Moisture Resistance Fine Leak Gross Leak Critical Post Tests – Note 3	1011 1010 1004 1014 1014	Test Cond. C Test Cond. C No Voltage Applied Test Cond. A Test Cond. C	10	15	15
2	Mechanical Shock Vibration, Var. Freq. Constant Acceleration Fine Leak Gross Leak Critical Post Test – Note 3	2002 2007 2001 1014 1014	Test Cond. B, 0.5 ms Test Cond. A Test Cond. E Test Cond. A Test Cond. C	10	15	15
3	Salt Atmosphere	1009	Test Cond. A Omit Initial Conditioning	10	15	15
4	High Temp. Storage Critical Post Tests – Note 3	1008	Test Cond. C 1000 hours	7	7	7
5	Operating Life Critical Post Tests – Notes 2	1005	T <sub>A</sub> = 125°C, 1000 hrs. Test Circuit (Note 2)	5	5	5
6	Steady State Bias and 3 Critical Post Tests – Note 3	1015	Test Cond. A, 72 hrs. At T <sub>A</sub> = 150°C (Note 3)	7	-	-

Table 8 - Group C Environmental Sampling Inspection to MIL-M-38510 (Note 1)

Note 1: Group C tests are performed at 3-month intervals.

Note 2: Operating life circuits are included in MIL-M-38510 detailed specifications (/ sheets).

Note 3: Static parameters and limits are shown in MIL-M-38510 detailed specifications (/ sheets).

# Table 9 – MIL-M-38510 Product-Assurance Program Requirements

	n-House Documentation Covering These areas	In	-House Records Covering These Areas	А	Program Plan Covering These Areas
a.	Conversion of customer requirements into	a.	Personnel training and testing		Functional block organization chart
	manufacturer's internal instructions	b.	Inspection operations	b.	Manufacturing flow chart
b.	Personnel training and testing	c.	Failure reports and analyses	c.	Proprietary-document listing
c.	Inspection of incoming materials, utilities and work in process	d.	Changes in design, materials, or processing	d.	Examples of design, material, equip- ment, and processing instructions
d.	Quality-control operations	e.	Equipment calibrations	e.	Examples of records
e.	Quality-assurance operations	f.	Process utility and material controls	f.	Examples of design, material and
f.	Design, processing, tool and materials	g.	Product lot identification		process change control documents
	standards and instructions			g.	Examples of failure and defect
g.	Cleanliness and atmospheres in work areas				analysis and feedback documents
h,	Design, material, and process change control	d l		h.	Examples of corrective action and
. <b>i.</b>	Tool and test equipment maintenance and calibration				evaluation documents
j.	Failure and defect analysis and data feedbac	ck			

- k. Corrective action and evaluation
- I. Incoming, in process, and outgoing inventory
- control

General Specification (See Note 1)		J MIL-M-3851		
Detail Specification	Specific Device	Device Class	Package Outline	Lead Finish
/051 or "Slash" 051 is for CMOS flip-flops Note 1: A "J" or "JAN"	L	A = Class A B = Class B C = Class C lified parts.	D = 14-Terminal Flat Pack (1/4" x 3/8")	A = Solder over Nickel-plated Kovar

Fig. 4 – Guide to the reliability, class, package, and lead finish of RCA high-reliability COS/MOS integrated circuits processed in accordance with MIL-M-38510.

DRIVE CURRENT TEST CIRCUIT CONNECTIONS To be used as an example of test method.

04000A IDP			ad Types			[	1			Г
и Пост	14		~ -[-	16 -	<b>v</b> ₀₀ -0	Туре	M♦	Ground	VDD	⊢
	13	٥(י		14		CD4024A* (K,D)	IDN	1,7	2,14	
$\sim$ $-$		×8(1	P)- ⊒:	12			IDP	2,7	14	
-0.5 V-9.5 V	8			9		CD4024A*	IDN	1,12	2,3	ĺ
o•iov ≟	920	5-17892		9205-11	889R(		IDP	3.12	2	
Туре	M♦	Ground	VDD	vo		CD4025A	IDN	1-4,7,8,11-13	5,14	
CD4000A	IDN	1-4,7,8,11,13	5,14	6			IDP	1-5,7,8,11-13	14	ĺ
	IDP	1-5,7,8,11-13	14			CD4026A	IDN	1-3,8,15	16	F
CD4001A	IDN	2,5-9,12,13	1,14	3			IDP	1.2.8	3,15,16	l
	IDP	1,2,5-9,12,13	14			CD4027A	IDN	3,5-13	4,16	⊢
CD4002A	IDN	3-5,7,9-12	2,14	'			IDP	3-6,8-13	7.16	ĺ
	IDP	2-5,7,9-12	14			0040004				⊢
CD4006A*	IDN	1,4-7	14	13		CD4028A	IDN	8,10-13	16	-
	I DP	4-7	1,14			CD4029A	IDP IDN	8,10-13 3,4,8,10,12,	16	-
CD4007A	IDN	3,7,10	6,14	8		CD4029A	1Div	13,15	1,5,9,16	İ
00.000	1DP	3,6,7,10	14	13			IDP	5,8,15	1,3,4,9,10,12, 13,16	
CD4008A		1-9,15 8	16	14		CD4030A	IDN	1,2,5-9,12,13	14	h
CD4009A	I DP	o 5,7-9,11,14	1.3,16	2			IDP	2,5-9,12,13	1,14	
CD4003A		3,5,7-9,11,14	1,16	- 1		CD4031A	IDN	1,2,8,10,15	7,16	
CD4010A	I <sub>D</sub> N	3,5,7-9,11,14	1,16	2			IDP	1,2,7,8,10,15	16	
00101071	IDP	5,7-9,11,14	1,3,16	$\frac{1}{1}$		CD4032A		2,3,5-8,10-15	16	⊢
CD4011A	IDN	5-9,12,13	1,2,14	3		CD4032A	IDN			
	IDP	1,5-9,12,13	2,14	1			I DP	2,3,5,6,8,10-15	7,16	┡
CD4012A	IDN	7,9-12	2-5,14	1		CD4033A	IDN	1-3,8,14	15,16	
	IDP	2,7,9-12	3-5,14	1			IDP	1-3,8,15	14,16	L
CD4013A	IDN	3,5-11	4,14	1		CD4034A	IDN	1-8,10-12,15	9,13,14,24	
	IDP	3-5,7-11	6,14	1			1 DP	10-12,15	1-9,13,14,24	
CD4014A*	IDN	1,4-8,11,13-15	9,16	3		CD4035A	1 <sub>D</sub> N	2-4,6-12	2,5,16	Γ
	IDP	4-8,11,13-15	1,9,16				IDP	2-4,6-12	5,16	
CD4015A*	IDN	1,6-8,14,15	16	5		CD4036A	IDN	3-12,21-23	1,2,24	
	۱ <sub>D</sub> P	1,6,8,14,15	7,16				IDP	11,12,21-23	1-10,24	ļ
CD4017A	IDN	8	13-16	3		CD4037A	IDN	7	1-5,14	t
	IDP	8	13-16	2			IDP	2-7	14	
CD4018A	IDN	1-3,7-10,12	14-16	1"		CD4038A	IDN	2,3,5-8,10-15	10,11,16	┢
	IDP	1-3,7,8,10	9,12,14-16			CD4036A				
CD4019A	IDN	1-9	14-16	13			IDP	2,3,5,6,8,12-15	7,10,11,16	┡
	I DP	1-8	9,14-16			CD4039A	IDN	3-12,21-23	1,2,24	
CD4020A*	IDN	8,11	16	9			I DP	11,12,21-23	1-10,24	L
CD4021A	IDP IDN	8,11	16 9.16	3		CD4040A*	IDN	8,10	11,16	
		13-15					IDN	8,11	16	
	I DP	4-8,10,11,13-15	1,9,16	2		CD4041A	IDN	3,6,7,10,13	14	Γ
CD4022A *	I <sub>D</sub> N	8,13,15 8,13,15	16			(TRUE)	IDP	6,7,10,13	3,14	1
0040224	1DP	8,13,15	16	6		CD4041A	I <sub>D</sub> N	6,7,10,13	3,14	t
CD4023A	IDN	1.2,7,8,11-13	4,5,14	-  °		(COMP)	IDP	3,6,7,10,13	14	ł

Refer to applicable data sheet for  $V_{\rm O}$  values. Voltage outputs shall be supplied by an external power supply.

\* These types must be clocked into the proper state.

M = Measurement

## DRIVE-CURRENT TEST-CIRCUIT CONNECTIONS (Cont'd)

Туре	м♦	Ground	VDD	٧o	Туре	м♦	Ground	V <sub>DD</sub>	٧o
CD4042A	IDN	4,7,8,13,14	5,6,16	2	CD4062AK*	IDN	2-5,8	11,13,16	7
	IDP	7,8,13,14	4-6,16		CLD	IDP	3-5,8	2,11,13,16	1
CD4043A	IDN	4,6-8,11,12 14,15	3,5,16	2		IDN	2-5,8	11,13,16	12
	IDP	3,6-8,11,12	4,5,16		٥	IDP	3-5,8	2,11,13,16	
		14,15			CD4062AT*	IDN	2-5,7	9,11,12	6
CD4044A	IDN	4,8	3,5-7,11,12, 14-16	13	CLD	1 <sub>D</sub> P	3-5,7	2,9,11,12	
	1DP	3,8	47,11,12,			IDN	2-5,7	9,11,12	10
CD4045A	IDN	2,14	14-16 1,3	8	<u>a</u>	IDP	3-5,7	2,9,11,12	<u> </u>
(¢ to 16)	IDP	2,14	1,3		CD4063B	IDN	1,3,4,8-15	3,16 4,16	5
0540404			3,14,16	2	0040004	1DP	1-3,8-15	4,10	├
CD4046A	1 <sub>D</sub> N	5,8,9		1	CD4066A	I <sub>D</sub> N I <sub>D</sub> P		0N, IDP	
COMP 1	IDP	5,8,9,14	3,16		CD4068B	I <sub>D</sub> N	7	2-5,9-12,14	13
	IDN	5,8,9,14	3,16	13	CD4003B		, 2-5,7,9-12	14	1.0
COMP 2	1DP	5,8,9	3,14,16		CD4069B	IDN	7	1,3,5,9,11,13,14	2
CD4047A	IDN	5,7,12	4,6,8,9,14	10		1 <sub>D</sub> P	1,3,5,7,9,11,13	14	1
	1 <sub>D</sub> P	7,9	3-6,8,12,14		CD4071B	I <sub>D</sub> N	1,2,5-9,12,13	14	10
CD4048A	IDN	3-14	2,15,16	1		IDP	7	1,2,5-9,12,13,14	
	IDP	2-14	15,16		CD4072B	IDN	2-5,7,9-12	14	1
CD4049A	1 <sub>D</sub> N	5,7-9,11,14	1,3	2		1 <sub>D</sub> P	7	2-5,9-12,14	
	1 <sub>D</sub> P	5,7-9,11,14	1		CD4073B	IDN	1-5,7,8,11-13	14	6
CD4050A	- IDN	3,5,7-9,11,14	1	2		1 <sub>D</sub> P	7	1-5,8,11-14	
	IDP	5,7-9,11,14	1,3		CD4075B	IDN	1-5,7,8,11-13	14	6
CD4054A	I <sub>D</sub> N	2.7-15	1.16	3		IDP	7	1-5,8,11-14	-
	IDP	2,7-14	1,15,16	Ŭ	CD4078B	IDN	7	2-5,9-12,14	13
CD4055A	i <sub>D</sub> N	2-4.6-8	5,16	9	CD4081B	IDP	2-5,7,9-12	14	3
CD4055A				9	CD4081B		1,2,5-9,12,13 7	1,2,5,6,8,9,	1 3
	IDP	2-8	16	_	CD4082A	IDN	2-5,7,9-12	12-14	$\frac{1}{1}$
CD4056A	IDN	2-4,6-8	1,5,16	9	OD 1002/1	IDP	7	2-5,9-12,14	1
CD4057A	IDN	2-8 1-3,6,7,14,21	1,16 8,9,13,15,19,	24	CD4085B	I <sub>D</sub> N	1,2,5-9,11-13	10-14	3
CD4057A	, Div	23,25,27,28	22,26	24		1 <sub>D</sub> P	1,2,5-13	14	1
ZERO IND	1 <sub>D</sub> P	6,14,21,23 25,28	1-3,7-9,13,15, 19,20,22,26,27		CD4086B	IDN	1,2,5-9,11,13	11,14	3
	IDN	1-3,6,14,21,23,	7-9,13,15,19	4		IDP	1,2,5-10,12,13	11,14	
	1.0	25,27,28	20,22,26		CD4514B	IDN	2,3,12,21,22	1,2,3,24	11
NEG IND	IDb	1-3,6,7,14,21, 23,25,27,28	8,9,13,15,19, 20,22,26			IDP	2,3,12,21-23	1,24	┣_
	IDN	1-3,5,7-9,14,19 22,23,25,27,28	6,13,15,20, 21,26	17	CD4515B	IDN	2,3,12,21-23	1,24	11
OVERFLOW IND	IDP	5.7-9.14.19.22.	1-3,6,13,15,20,			IDP*	2,3,12,21,22	1,23,24	-
OTHER OUTPUTS	1 - 11	23,25,28	21,26,27 8,9,13,15,19,20,	1	CD4518B*	IDN	1,2,7-10	15,16	14
OTHER OUTFOIS	IDN	0,7,21,25	22,23,26		CD4520B		1,2,7,8,10,15	15,16	14
DATA OUT 1 & 3	۱DP	6,7,21,22,25	8,9,13,15,19,20, 23,26	27	CD4520B		1,2,7,8,10,15	16	17
CD4060A*	IDN	8,11	12,16	7	<b>A</b> 14 - 14 - 14 - 14 - 14 - 14 - 14 - 14				L
	1DP	8,12	16		M = Measurement These types mus		ed into the proper	state.	
CD4061A*	۱ <sub>D</sub> N	1-4,6,7,9-12, 15,16	5	13					
	IDP	1-4,6,7,9-11,	5,12						

# THRESHOLD-VOLTAGE TEST-CIRCUIT CONNECTIONS

	[	N-Chan	nel Tests			P-Channe	el Tests		
		1         14           2         13           3         12           4         11           5         10           6         9           7         8	10 V → 0 -20/4 A SUPPLN → -10/4 A SUPPLN → -10/4 A SUPPLN						
-		1         16           2         15           3         14           4         13           5         12           6         11           7         10           9         9           92ccS-22944	10 V - 20 / A SUPPL 			1         16           2         15           3         14           4         13           5         12           6         11           7         10           8         9           92cc5-22945			
			VTHN me				VTHP mea		
Type CD4000A	Ground 3	10V 14	-20 µA Supply	-10 µA Supply	Ground 3	-10V	20 µA Supply	10 μA Supply 14	
CD4000A	3	14		1,2,4,5,7,8, 11-13	3	1,2,4,5,7,8, 11-13		14	
CD4001A	1	14		2,5-9,12,13	1	2,5-9,12,13		14	
CD4002A	2	14		3-5,7,9-12	2	3-5,7,9-12		14	
CD4006A	3	14	1,4-7		3	1,4-7	14		
CD4007A CD4008A	6 9	14,8	12570	7	6 9	7,13	2401510	14	
CD4008A CD4009A	3	2,4,6,15,16 1,16	1,3,5,7,8	5,7-9,11,14	3	1,3,5,7,8 5,7-9,11,14	2,4,6,15,16	1,16	
CD4003A	3	1,16		5,7-9,11,14	3	5,7-9,11,14		1,16	
CD4011A	2	1,10		5-9,12,13	2	5-9,12,13		1,14	
CD4012A	2	3-5,14		7,9-12	2	7,9-12		3-5,14	
CD4013A	3	14		4-11	3	4-11		14	
CD4014A	10	16	1,4-9,11,13-15		10	1,4-9,11,13-15	16		
CD4015A	1	16	6-9,14,15		1	6-9,14,15	16		
CD4016A	13	5,6,12,14		7	13	5-7,12		14	
CD4017A	15	16	8,13,14		15	8	13,14,16		
CD4018A	15	16	1-3,7-10,12,14		-15	1-3,7-10,12,14	16		
CD4019A	9	14-16	1-8		9	1-8	14-16		
CD4020A	10,11	16	8		10	8,11	16		
CD4021A	10	16	1,4-9,11,13-15		10	1,4-9,11,13-15	16		
CD4022A CD4023A	14 3	13,15,16 4,5,14	8	1,2,7,8,11-13	14 3	8,13,15 1,2,7,8,11-13	16	45.14	
CD4023A CD4024A (K,D)	1,2	14	7	1,2,7,0,11-13	1	2,7	14	4,5,14	
CD4024A (T)	1,3	2	12		1	3,12	2		
CD4025A	3	14		1,2,4,5,7,8, 11-13	3	1,2,4,5,7,8, 11-13		14	
CD4026A	1	2,3,15,16		8	1 .	2,3,8,15		16	
CD4027A	13	3-7,9-12,16		8	13	3-12		16	
CD4028A CD4029A	10 10	16 1,3-5,9,12,13, 15 16	8,11-13 8		10 10	8,11-13 1,3-5,8,9,12, 13,15	16 16		
CD4030A	8	15,16 14		1,2,5-7,12,13	8	1,2,5-7,9,12,13		14	
CD4030A	2	1,10,15,16*	8	1,2,57,12,13	2	1,8,10,15*	16		
CD4031A	3	2,5-7,10-16		8	3	2,5-8,10-15		16	
CD4033A	1	2,3,14-16	8		1	2,3,8,14,15	16		

# THRESHOLD-VOLTAGE TEST-CIRCUIT CONNECTIONS (CONT'D)

		N-0	Channel Tests	ļ		P-Channel	Tests	
_			VTHN measured at					easured at
Туре	Ground	10V	-20 µA Supply	-10 $\mu$ A Supply	Ground	-10V	20 µA Supply	10 µA Supply
CD4034A	10	9,11,13-24		12	10	1.9,11.15		24
CD4035A	6	16	2-5,7-12		6	2.5,7.12	16	
CD4036A	23	1-11,21,22,14	12		23	1-12,21,22	24	
CD4038A	3	2,5,6,10-16		8	3	2,5-8,10-15		16
CD4039A	23	1-11,21,22,24	12		23	1-12,21,22	24	
CD4040A	10,11	16	8		10	8,11	16	
CD4041A	3	14		6,7,10,13	3	6,7,10,13		14
CD4042A	6	16		4,5,7,8,13,14	6	4,5,7,8,13,14		16
CD4043A	5	16		3,4,6-8,11,12, 14,15	5	3,4,6-8,11,12, 14,15		16
CD4044A	5	16		3,4,6-8,11,12, 14,15	5	3,4,6-8,11,12, 14,15		16
CD4045A	16	1,3 <b>°</b>		2,14,15	16	2,14,15		1,3
CD4046A	3,5.8,14	9,11,12,16		10	3,5-9,11,14	16		12
CD4047A	4,8,12	3,5,6,14		7	4,8,12	3,5-7,9		14
CD4048A	10	16	2-9,11-15		10	2-9,11-15	16	
CD4049A	3	1		5,7-9,11,14	3	5,7-9,11,14		1
CD4050A	3	1		5,7-9,11,14	3	5,7-9,11,14		1
CD4057A	L		A special det	ailed test set-up is	reuired			
CD4060A	12	16		9-11	12	9,10,11		16
CD4061A	1	2,3,5,6,7,9,10	4		1	2-4,6,7,9-12, 15,16	5	
CD4062AK	5	10,13,16	2-4,8		10	2.5,8	13,16	
CD4062AT	5	8.11.12	2.4.7		8	2-5,7	11,12	
CD4063B	1	16	2-4,8-15		1	2-4,8-15	16	
CD4066A	13	5,6,12,14		7	13	5-7,12		14
CD4068B	2	3-5.14		7.9-12	2	7.9.12		3-5.14
CD4069B	1	14		3,5,7,9,11,13	1	3,5,7,9,11,13		14
CD4071B	1	14		2,5-9,12,13	1	2,5-9,12,13		14
CD4072B	2	14		3-5,7,9-12	2	3-5.7.9-12		14
CD4073B	3	4,5,14		1,2,7,8,11-13	3	1,2,7,8,11-13		4,5,14
CD4075B	3	14		1,2,4,5,7,8, 11,12,13	3	1,2,4,5,7,8, 11-13		14
CD4078B	2	14		3-5,7,9-12	2	3-5,7,9-12		14
CD4081B	2	1,14		5-9,12,13	2	5-9,12,13		1,14
CD4082B	2	3-5,14		7,9-12	2	7,9-12		3-5,14
CD4085B	1	2,14		5-13	1	5-13		2,14
CD4086B	1	2,14		5-13	1	5-13		2,14
CD4514B	1	24		2,3,12,21-23	1	2,3,12,21-23		24
CD4515B	1	24		2,3,12,21-23	1	2,3,12,21-23		24
CD4518B	15	16	1,2,7-10		15	1,2,7-10	16	·····
CD4520B	15	16	1,2,7-10		15	1,2,7-10	16	

Use 5V for n-channel test, -5V for p-channel test.
Use 4V for n-channel test, -4 V for p-channel test.

# LIFE-TEST CIRCUIT CONNECTIONS

1	Operating Life Tests Biased Life Tests												
	Operating	Lite l'ests					Diased LI		iov				
		CONNECTIONS TO ALL MADE THROUGH 47 LI CONNECTIONS TO ALL MADE THROUGH 47 LI CONNECTIONS TO ALL MADE THROUGH 47 LI	CONVECTIONS TO ALL TERMINALS (EXCEPT 7 BIOL 4 13 5 12 5 12 6 11 7 10 9 9 9 205-22942 CONVECTIONS TO ALL TERMINALS 100 100 100 100 100 100 100 10										
_	Occup Ground 51/ 10/ 50/KHz 25/KHz					tor							
	Open	Ground	5V	10V	50-KHz	25-KHz	Open	Ground	10V				
CD4000A		1,2,4,5,7,12,13	6,9,10	14	3,8.11		6,9,10	1-5,7,8	11-14				
CD4001A		2,6,7,9,13	3,4,10,11	14	1,5,8,12		3,4,10,11	1,2,5-7	8,9,12-14				
	6,8	3-5,7,10-12	1,13	14	2,9		1,6,8,13	2-5,7	9-12,14				
	2	7	8-13	14	3	1,4-6	2,8-13	5-7	1,3,4,14				
CD4007A		1,4,7,9,13	12	2,5,11,14	3,6,10		1,5,8,12,13	4,6,7,9	2,3,10,11,14				
CD4008A CD4009A	13	8	10-14	16	2,4,6,15	1,3,5,7,9 3,5	10-14	4.9	1-3,15,16				
		8	2,4,6,10,12,15	1,16	7,9,11,14		2,4,6,10,12 13,15	3,5,7,8	1,9,11,14,16				
	13	8	2,4,6,10,12,15	1,16	7,9,11,14	3,5	2,4,6,10,12, 13,15	3,5,7,8	1,9,11,14,16				
CD4011A		7	3,4,10,11	2,6,9,13,14	1,5,8,12		3,4,10,11	1,2,5-7	8,9,12-14				
	6,8	7	1,13	3-5,10-12,14	2,9		1,6,8,13	2-5,7	9-12,14				
CD4013A CD4014A		4,6-8,10	1,2,12,13	14	3,11	5,9 11	1,2,12,13	6,7,9-11	3-5,8,14				
CD4014A		1,4-9,13-15	2,3,12	10	10		2,3,12	1,4,6,8,14	15,16				
CD4015A		6,8,14	2-5,10-13	16	1,9	7,15	2-5,10-13	1.6,8,15	7,9,14,16				
CD4016A		7	2,3,9,10	14	5,6,12,13	1,4,8,11	2,3,9,10	1,6-8,12	4,5,11,13,14				
CD4017A		8,13,15	1-7,9-12	16	14		1-7,9-12	8,13,15	14,16				
CD4018A		2,8,9,15	4-6,11,13	1,3,12,16	7,14	10	4-6,11,13	2,7,8,12,15	1,3,9,10,14,16				
CD4019A		2,4,6,8,9,15	10-13	14,16	1,3,5,7		10-13	4-9	1-3,14-16				
CD4020A		8,11	1-7,9,12-15	16	10		1-7,9,12-15	8-11	10,16				
CD4021A		1,4-9,13-15	2,3,12	16	10	11	2,3,12	1,4,6,8,14	5,7,9-11,13 15.16				
CD4022A	6,9	8,13,15	1-5,7,10-12	16	14		1-7,9-12	8,13,15	14,16				
CD4023A		7	6,9,10	1,2,4,5,12-14		3,8,11	6,9,10	1-5,7,8	11-14				
CD4024A (K,D)	8,10,13	2,7	3-6,9,11,12	14	1		3-6,8-13	2,7	1,14				
	8	3,12	4-7,9-11	2	1		4-11	3,12	1,2				
CD4025A		1,2,4,5,7,12,13	6,9,10	14	3,8,11		6,9,10	1.5,7,8	11-14				
CD4026A	4,6,7,9-14	2,3,8,15	5	16	1		4-7,9-14	8	1,2,3,15,16				
CD4027A		4,7-9,12	1,2,14,15	5,6,10,11,16	3,13		1,2,14,15	8-13	3-7,16				
CD4028A	1-3,6,7,9,14,15	8	4,5	10,12,13,16	15	11	1-7,9,14,15	8,10,11	12,13,16				
CD4029A		1,3-5,8,12,13	2,6,7,11,14		2,6,7,11,14	1,3-5,8-10, 12,13,15	16						
CD4030A		2,6,7	3,4,10,11	9,13,14	1,5,8,12		3,4,10,11	2,5-8	1,9,12-14				
CD4031A	3-5,7,9,11-14	1,8,10	6	16	2	15	3-7,9,11-14	1,2,8,10	15,16				
CD4032A		2,5-8	1,4,9	10	3,11,13,15	10,12,14	1,4,9	2,3,5-8,10-13	14,16				
CD4033A	4,6,7,9-13	2,3,8,14,15	5	16	1		4-7,9-14	8	1-3,15,16				
	16-23	9,12-14	1-8	11,24	15	10	1-8	10,12,15,17, 19,21,23	9,11,13,14, 16,18,20,22,24				

# LIFE-TEST CIRCUIT CONNECTIONS (CONT'D)

-	Operating	Life Tests					Biased L	ife Tests	
Туре	Open	Ground	5V	10V	Oscillate 50-KHz	or 25-KHz	Open	Ground	10V
CD4035A	Jumpered 1,3,4	2,5,7-12,14,15	13	16	6		1,13-15	4-10	2,3,11,12,16
CD4036A		11,12,21,22	13-20	2,24	1,23	3-10	1,13-20	3-12,21,22	2,23,24
CD4038A		2,5-8	1,4,9	16	3,11,13,15	10,12,14	1,4,9	2,3,5-8,10-13	14-16
CD4039A		11,12	13-20	24	1,2,21-23	3-10	1,13-20	3-12,21,22	2,23,24
CD4040A		8,11	1-7,9,12-15	16	10		1-7,9,13-15	8,11	10,16
CD4041A		7	1,2,4,5,8, 9,11,12	14	3,6,10,13		1,2,4,5, 8,9,11,12	3,6,7	10,13,14
CD4042A		8	1,2,3,9-12,15	6,16	5	4,7,13,14	1-3,9-12,15	6,8,13,14	4,5,7,16
CD4043A	13	8	1,2,9,10	5,16	4,6,12,14	3,7,11,15	1,2,9,10,13	3,7,8,12,14	4,5,6,11,15,16
CD4044A	2	8	1,9,10,13	5,16	4,6,12,14	3,7,11,15	1,2,9,10,13	4,6,8,11,15	3,5,7,12,14,16
CD4045A	4-6,9-13,15	2,14•		1,3•,7,8	16		4-6,9-13,15	2,14•	1,3•, 7, 8, 16
CD4046A	1,4,6,7 10,11,13,15	8,9	2	3,5,12,16	14		1,2,4,6,7, 10,11,13,15	3,8,9,14	5,12,16
CD4047A		7,9,12	1,2,10,11,13	4,5,14	6,8	3	1,2,10,11,13	4,7,12	3,5,6,8,9,14
CD4048A		8,15	1	2,16	9-14	3-7	1	3-6,8,15	2,7,9-14,16
CD4049A	13	8	2,4,6,10, 12,15	1,16	7,9 11,14	3,5	2,4,6,10 12,13,15	3,5,7,8	1,9,11,14,16
CD4050A	13	8	2,4,6,10, 12,15	1,16	3,5,7,9 11,14		2,4,6,10, 12,13,15	3,5,7,8	1,9,11,14,16
CD4057A		1,8-10,18,19, 21-23,25	4,16,17,24	2,3,5,6,26	2	29		1-3,8-10 13,21,22,25	6,7,15,18, 20,23,26,27
CD4060A		8,12	1-7,9,10,13-15	16	11		1-7,9,10,13-15	8,11	12,16
CD4061A	8	4,15	13,14	5,12	16	1-3,6,7,9-11	8,13,14	4,15,16	1-3,5-7,9-12
CD4062AK	5-7,9-11,14,15	3,4,8,13	12	16	1	2	1,6,7,9,10, 12,14,15	2-5, 8	11,13,16
CD4062AT	5,6,8,9	3,4,7,11	10	12	1	2	1,6,8,10	2-5,7	9,11,12
CD4063B		1,2,4,8,10, 11,13	5-7	3,16	12.15	9,14		1,2,4,8-12	3,13-16
CD4066A		7	2,3,9,10	14	5,6,12,13	1,4,8,11	2,3,9,10	1,6-8,12	4,5,11,13,14
CD4068B	1,6,8	7	13	14	2-5,10-12		1,6,8,13	2-5,7	9-12,14
CD4069B		7	2,4,6,8,10,12	14	1,3,5,9,11,13	2,4,6,8,10,12	1,3,5,7	9,11,13,14	
CD4071B		2,6,7,9,13	3,4,10,11	14	1,5,8,12		3,4,10,11	1,2,5,7	8,9,12,14
CD4072B	6,8	3,5,7,10,12	1,13	14	2,9		1,6,8,13	2,5,7	9,12,14
CD4073B		7	6,9,10	1,2,4,5,12-14		3,8,11	6,9,10	1,5,7,8	11-14
CD4075B		1,2,4,5,7,12,13	6,9,10	14	3,8,11	_	3,4,10,11	1,5,7,8	11,14
CD4078B	1,6,8	7	13	14	3,5,9,11	2,4,10,12	1,6,8,13	2-5,7	9-12,14
CD4081B		7	3,4,10,11	2,6,9,13,14	1,5,8,12		3,4,10,11	1,2,5-7	8,9,12-14
CD4082B	6,8	7	1,13	3-5,10-12,14	2,9		1,6,8,14	2-5,7	9-12,14
CD4085B		7,10,11	3,4	2,6,9,13,14	1,5,8,12		3,4	2,6,9-11,13	1.5.8,12,14
CD4086B		7,10	3	1,5,8,11,12,14	2,6,9,13		3	1,5,7,8,10,12	2,6,9,11,14
CD4514B		2,3,12	4-11,13-20	21,22,24	1	23	4-11,13-20	12,21-23	1-3,24
CD4515B		2,3,12	4-11,13-20	21,22,24	1	23	4-11,13-20	12,21-23	1-3,24
CD4518B		7,8,15	3-6.11-14	16	1.9	2,10		1,2,7,8	9.10.15.16
		7,8,15	3-6,11-14	16	1,9	2,10		1,2,7,8	9,10,15,16

No 47-KΩ resistor.

### DIMENSIONAL OUTLINES FOR INTEGRATED CIRCUITS Ceramic Flat Packs

14-LEAD CERAMIC FLAT PACKAGE MIL-M-38510 CASE OUTLINE F-2

SYMBOL	INC	HES	NOTE	MILLIN	AETERS
STRIDUL	MIN.	MAX.	NOTE	MIN.	MAX.
A	0.045	0.085		1.14	2.16
b	0.010	0.019	5	0.25	0.48
C	0.003	0.006	5	0.08	0.15
D	·	0.390	3		9.91
E	0.235	0.280	3	5.97	7.11
E1	0.125			3.18	
E2	0.030			0.76	
e	0.05	BSC	4,6	1.27 BSC	
L	0.250	0.370		6.35	9.40
L1	0.735			18.67	
Q	0.010	0.040	2	0.25	1.02
S	0.005		7,8	0.13	
S1		0.045	7		1.14

### NOTES:

- 1. Index area; a notch or a pin one identification mark shall be located adjacent to pin one and shall be within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. This dimension allows for off-center lid, meniscus, and glass overrun. 4. The basic pin spacing is 0.050 in. (1.25 mm) between centerlines. Each pin centerline shall be located within ±0.005 in. (0.13 mm) of its exact
- longitudinal position relative to pins 1 and 14. 5. All leads.
- 6. Twelve spaces.
- 7. Applies to all four corners (lead numbers 1, 7, 8, and 14).
- 8. Dimension S may be 0.000 in. (0.00 mm) if lead numbers 1, 7, 8, and 14 bend toward the cavity of the package within one lead width from the point of entry of the lead into the body or if the leads are brazed to the metallized ceramic body. 92CS-24772

16-LEAD CERAMIC FLAT PACKAGE
MIL-M-38510 CASE OUTLINE F-5

SYMBOL	INC	HES	NOTE	MILLI	METERS
STMDUL	MIN.	MAX.	NOTE	MIN.	MAX.
Α	0.045	0.085		1.14	2.16
b	0.015	0.019	5	0.38	0.48
c	0.003	0.006	5	0.08	0.15
D		0.440	3		11.18
E	0.245	0.305	3	6.22	7.75
E1	0.130			3.30	
E2	0.030			0.76	
e	0.050	BSC	4,6	1.27 BSC	
L	0.250	0.370		6.35	9.40
L1	0.745			18.92	
٩	0.010	0.040	2	0.25	1.02
S	0.005		7,8	0.13	
\$ <sub>1</sub>		0.045	7		1.14

### NOTES:

- 1. Index area; a notch or a pin one identification mark shall be located adjacent to pin one and shall be within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. This dimension allows for off-center lid, meniscus, and glass overrun.
- 4. The basic pin spacing is 0.050 in. (1.25 mm) between centerlines. Each pin centerline shall be located within ±0.005 in. (0.13 mm) of its exact longitudinal position relative to pins 1 and 16.
- 5. All leads.
- 6. Fourteen spaces.
- 7. Applies to all four corners (lead numbers 1, 8, 9, and 16).
- 8. Dimension S may be 0.000 in. (0.00 mm) if lead numbers 1, 8, 9, and 16 bend toward the cavity of the package within one lead width from the point of entry of the lead into the body or if the leads are brazed to the metallized ceramic body.

9205-24786



The lead finish for the packaged types is in accordance with MIL-M-38510, Paragraph 3.6.2.5, Lead Finish "A". When these devices are supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

### Ceramic Flat Packs (Cont'd)

### 24-LEAD CERAMIC FLAT PACK

SYMBOL	INC	HES	NOTE	MILLIN	IETERS
STINDOL	MIN.	MAX.	NOTE	MIN.	MAX.
A	0.075	0.120		1.91	3.04
В	0.018	0.022	1	0.458	0.558
С	0.004	0.007	1	0.102	0.177
е	0.050 TP		2	1.27 TP	
E	0.600	0.700		15.24	17.78
н	1.150	1.350		29.21	34.29
L	0.225	0.325		5.72	8.25
N	2	4	3	- 2	4
Q	0.035	0.070		0.89	1.77
S	0.060	0.110	1	1.53	2.79
Z	0.700		4	17.78	
Z1	0.7	750	4	19	.05

<sup>9205-19949</sup> 

### 28-LEAD CERAMIC FLAT PACK

SYMBOL	INC	HES	NOTE	MILLIN	IETERS
STMBOL	MIN.	MAX.	NOTE	MIN.	MAX.
Α	0.075	0.120		1.91	3.04
В	0.018	0.022	1	0.458	0.558
С	0.004	0.007	1	0.102	0.177
e	0.050 TP		2	1.27 TP	
E	0.600	0.700		15.24	17.78
н	1.150	1.350		29.21	34.29
L	0.225	0.325		5.72	8.25
N	2	8	3	2	8
Q	0.035	0.070		0.89	1.77
S	0	0.060	1	0	1.53
Z	0.700		4	17.78	
Z1	0.1	750	4	19	.05

92CS-20972



The lead finish for the packaged types is in accordance with MIL- M-38510, Paragraph 3.6.2.5, Lead Finish "A". When these devices are supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

### **Ceramic Dual-in-Line Packages**

### 14-LEAD DUAL-IN-LINE CERAMIC PACKAGE MIL-M-38510 CASE OUTLINE D-1

SYMBOL	INC	HES	NOTE	MILLIN	<b>METERS</b>
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX.
Α		0.200			5.08
b	0.014	0.023	8	0.36	0.58
b1	0.030	0.070	2, 8	1.02	1.78
C	0.008	0.015	8	0.20	0.38
D		0.796	4		20.22
E	0.220	0.310	4	5.59	7.87
E1	0.290	0.320	7	7.37	8.13
E2	0.100			2.54	
E3	0.045			1.14	
e	0.100	BSC :	5, 9	2.54 BSC	
L	0.125	0.200		3.18	5.08
L1	0.150			3.81	
Q	0.015	0.060	3	0.38	1.52
Q1	0.020			0.51	
S	0.005		6	0.13	
S1		. 0.098	6		2.49
a	00	15 <sup>0</sup>		00	15 <sup>0</sup>

### NOTES:

- Index area; a notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- The minimum limit for dimension b<sub>1</sub> may be 0.020 in. (0.51 mm) for lead numbers 1, 7, 8, and 14 only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-center lid, meniscus, and glass overrun.
- The basic pin spacing is 0.100 in. (2.54 mm) between centerlines. Each pin centerline shall be located within ±0.010 in. (0.25 mm) of its exact longitudinal position relative to pins 1 and 14.
   Applies to all four corners (lead numbers 1, 7, 8, and 14).
- b. Applies to all four corners (lead numbers 1, 7, 8, and 14
- 7. Lead center when a is  $0^{\rm O}.$  E1 shall be measured at the centerline of the leads.
- 8. All leads.
- 9. Twelve spaces.

92CS-24773

16-LEAD DUAL-IN-LINE CERAMIC PACKAGE
MIL-M-38510 CASE OUTLINE D-2

SYMBOL	INC	HES	NOTE	MILLI	METERS
STWDUL	MIN.	MAX.	NOTE	MIN.	MAX.
A		0.200			5.08
b	0.014	0.023	8	0.36	0.58
b1	0.030	0.070	2, 8	1.02	1.78
C	0.008	0.015	8	0.20	0.38
D		0.896	4		22.76
E	0.220	0.310	4	5.59	7.87
E1	0.290	0.320	7	7.37	8.13
E2	0.100			2.54	
E3	0.045			1.14	
е	0.100	BSC	5, 9	2.54 BSC	
L	<b>Ö.125</b>	0.200		3.18	5.08
L1	0.150			3.81	
Q	0.015	0.060	3	0.38	1.52
Q1	0.020			0.51	
S	0.005		6	0.13	
S1		0.098	6		2.49
a	00	15 <sup>0</sup>		00	15 <sup>0</sup>

### NOTES:

- Index area; a notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- The minimum limit for dimension b<sub>1</sub> may be 0.020 in. (0.51 mm) for lead numbers 1, 8, 9, and 16 only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-center lid, meniscus, and glass overrun.
- The basic pin spacing is 0.100 in. (2.54 mm) between centerlines. Each pin centerline shall be located within ±0.010 in. (0.25 mm) of its exact longitudinal position relative to pins 1 and 16.
- 6. Applies to all four corners (lead numbers 1, 8, 9, and 16).
- 7. Lead center when a is 0°. E<sub>1</sub> shall be measured at the centerline of the leads.

9. Fourteen spaces.

92CS-24787



The lead finish for the packaged types is in accordance with MIL- M-38510, Paragraph 3.6.2.5, Lead Finish "A". When these devices are supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

<sup>8.</sup> All leads.

### Ceramic Dual-in-Line Packages (Cont'd)

### 14-LEAD DUAL-IN-LINE CERAMIC (FRIT-SEAL) PACKAGE JEDEC MO-001-AB

SYMBOL	INCHES		NOTE	MILLIN	METERS
STMBOL	MIN.	MAX.	NOTE	MIN.	MAX.
A	0.155	0.200		3.94	5.08
A1	0.020	0.050		0.51	1.27
В	0.014	0.020		0.356	0.508
B1	0.050	0.065		1.27	1.65
C	0.008	0.012		0.204	0.304
D	0.745	0.770		18.93	19.55
E	0.300	0.325		7.62	8.25
E1	0.240	0.260		6.10	6.60
e1	0.1	00 TP	2	2.54 TP	
eд	0.3	00 TP	2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L2	0.000	0.030		0.000	0.76
a	00	150	4	00	150
N	1	4	5	1	4
N1	0		6		0
Q1	0.040	0.075		1.02	1.90
S	0.065	0.090		1.66	2.28

9255-4296R2

### 16-LEAD DUAL-IN-LINE CERAMIC (FRIT-SEAL) PACKAGE

JEDEC MO-001-AC

SYMBOL	INCHES		NOTE	MILLI	AETERS
STMBUL	MIN.	MAX.	NOTE	MIN.	MAX.
A	0.155	0.200		3.94	5.08
A1	0.020	0.050		0.51	1.27
В	0.014	0.020		0.356	0.508
<sup>B</sup> 1	0.035	0.065		0.89	1.65
С	0.008	0.012		0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E1	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.1	00 TP	2	2.54 TP	
₽A	0.3	00 TP	2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
a	0 <sup>0</sup>	15 <sup>0</sup>	4	00	15 <sup>0</sup>
N	16		5	16	
N1	0		6		0
0 <sub>1</sub>	0.040	0.075		1.02	1.90
s	0.015	0.060		0.39	1.52

92CM-15967R2





NOTES:

- 1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
- 2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at guage plane with maximum material condition and unit installed.
- 3.  $e_A$  applies in zone  $L_2$  when unit installed.
- 4. a applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6. N1 is the quantity of allowable missing leads.

The lead finish for the packaged types is in accordance with MIL-M- 38510, Paragraph 3.6.2.5, Lead Finish "A". When these devices are supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

### Ceramic Dual-in-Line Packages (Cont'd)





### NOTES

- Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- 3. e<sub>A</sub> applies in zone L<sub>2</sub> when unit installed.
- 4. a applies to spread leads prior to installation.

### 16-LEAD DUAL-IN-LINE CERAMIC (FRIT-SEAL) PACKAGE

JEDEC MO-001-AG

(CD4026AF, CD4029AF, CD4031AF, CD4033AF ONLY)

	INCHES			MILLIN	METERS
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX.
Α	0.165	0.210		4.20	5.33
A1	0.015	0.045	· ·	0.381	1.14
В	0.015	0.020		0.381	0.508
B1	0.045	0.070	7	1.15	1.77
С	0.009	0.011		0.229	0.279
D .	0.750	0.795		19.05	20.19
E	0.295	0.325		7.50	8.25
. E1	0.245	0.300		6.23	7.62
. 07	0.10	00 TP _	2	2.54 TP	
ед	0.30	00 TP	2, 3	7.62 TP	
L	0.120	0.160		3.05	4.06
L2	0.000	0.030		0.000	0.76
a	20	15º	4	20	15 <sup>0</sup>
N	16		5	1	6
N1	. 0		6		0
Q <sub>1</sub>	0.050	0.080		1.27	2.03
S	0.010	0.060		0.254	1.52

- 5. N is the maximum quantity of lead positions.
- N1 is the quantity of allowable missing leads.
   B1 applies to all leads except the four end leads which have one-half the normal width
- leads which have one-half the normal width  $(B_1 \text{ min.} = 0.025 \text{ in.})$



16-LEAD DUAL-IN-LINE SIDE-BRAZED CERAMIC PACKAGE

The lead finish for the packaged types is in accordance with MIL-M-38510, Paragraph 3.6.2.5, Lead Finish "A". When these devices are supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

### Ceramic Dual-in-Line Packages (Cont'd)

### 24-LEAD CERAMIC DUAL-IN-LINE PACKAGE

SYMBOL	INCHES		NOTE	MILLIN	TERS
STINBUL	MIN.	MAX.	NOTE	MIN.	MAX.
A	0.090	0.150		2.29	3.81
A1	0.020	0.065	2	0.51	1.65
В	0.015	0.020		0.381	0.508
B1	0.045	0.055		1.143	1.397
С	0.008	0.012		0.204	0.304
D	1.15	1.22		29.21	30.98
E	0.600	0.625		15.24	15.87
E1	0.480	0.520		12.20	13.20
e1	0.10	00 TP	3	2.54 TP	
ед	0.60	00 TP	3	15.24 TP	
L	0.100	0.180		2.54	4.57
L2	0.000	0.030	3	0.00	0.76
a	00	15 <sup>0</sup>	4	0o	15 <sup>0</sup>
N	2	24		2	4
N1	0		6		D
Q1	0.020	0.080		0.51	2.03
S	0.020	0.060		0.51	1.52

9205-19948

### 28-LEAD CERAMIC DUAL-IN-LINE PACKAGE JEDEC MO-015-AH

IEBEO MO OTO AT					
	INC	HES	MILLIMETERS		NOTES
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
А	.100	.200	2.6	5.0	2
A1	.000	.070	0	1.77	2
В	.015	.020	.381	.508	
B1	.015	.055	.39	1.39	
С	.008	.012	.204	.304	
D	1.380	1.420	35.06	36.06	
E	.600	.625	15.24	15.87	
E1	.485	.515	12.32	13.08	
e1		0 TP	2.54 TP		3
ед	.60	IO TP	15.24 TP		3
L	.100	.200	2.6	5.0	1.1
L2	.000	.030	0	.76	
а	0	15	00	15 <sup>0</sup>	4
N		28		8	5
N1	0		0		6
Q1 .	.020	.070	.51	1.77	
S	.040	.070	1.02	1.77	
See Note	1				

92CM-20250





### NOTES:

- 1. REFER TO RULES FOR DIMENSIONING (JEDEC PUBLICATION No. 13) AXIAL LEAD PRODUCT OUTLINES.
- 2. WHEN BASE OF BODY IS TO BE ATTACHED TO HEAT SINK, TERMINAL LEAD STAND. OFFS ARE NOT RECUIRED AND A1 = 0. WHEN A1 = 0, THE LEADS EMERGE FROM THE BODY WITH THE B1 DIMENSION AND REDUCE TO THE B DIMENSION ABOVE THE SEATING PLANE.
- 3. e1 AND eA APPLY IN ZONE L2 WHEN UNIT INSTALLED. LEADS WITHIN .005" RADIUS OF TRUE POSITION (TP) AT GAUGE PLANE WITH MAXIMUM MATERIAL CONDITION.
- APPLIES TO SPREAD LEADS PRIOR TO INSTALLATION.
- 5. N IS THE MAXIMUM QUANTITY OF LEAD POSITIONS.
- 6. N<sub>1</sub> IS THE QUANTITY OF ALLOWABLE MISSING LEADS.

The lead finish for the packaged types is in accordance with MIL-M-38510, Paragraph 3.6.2.5, Lead Finish "A". When these devices are supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

### 8-LEAD TO-5 WITH DUAL-IN-LINE FORMED LEADS



92CS-20296RI

### 8-LEAD TO-5 STYLE PACKAGE MIL-M-38510 CASE OUTLINE A-1



SYMBOL	INCH	IES	NOTE	MILLI	METERS
STMBUL	MIN.	MAX.	NOTE	MIN.	MAX.
Α	0.165	0.185		4.19 ·	4.70
φb	0.016	0.019	1	0.41	0.48
øb1	0.016	0.021	1	0.41	0.53
φD	0.335	0.370		8.51	9.40
φD1	0.305	0.335		7.75	8.51
φD2	0.120	0.160		3.05	4.06
e	0.200 BSC		3	5.08 BSC	
e1	0.100	BSC	3	2.54 BSC	
F		0.040			1.02
k	0.027	0.034		0.69	0.86
k1	0.027	0.045	2	0.69	1.14
L	0.500	0.750	1	12.70	19.05
L1	0.000	0.050	1	0.00	1.27
L2	0.250		1	6.35	
٥	0.010	0.045		0.25	1.14
a	45 <sup>0</sup>	45° BSC		450	BSC

NOTES:

- 1. (All leads)  $\phi b$  applies between L1 and L2.  $\phi b_1$  applies between L2 and 0.500 in. (12.70 mm) from the reference plane. Diameter is uncontrolled in  $L_1$  and beyond 0.500 in. (12.70 mm) from the reference plane.
- 2. Measured from the maximum diameter of the product.
- Leads having a maximum diameter 0.019 in. (0.48 mm) measured in gaging plane 0.054 in. (1.37 mm) +0.001 in. (0.03 mm) -0.000 in. (0.00 mm) below the base plane of the product shall be within 0.007 in. (0.18 mm) of their true position relative to a maximum width tab. 4. The product may be measured by direct methods or by gage.

92CS-24774

The lead finish for the packaged types is in accordance with MIL-M-38510, Paragraph 3.6.2.5, Lead Finish "A".

### TO-5 Style Packages (Cont'd)

### 10-LEAD TO-5 STYLE PACKAGE JEDEC MO-006-AF

SYMBOL	INCHES		NOTE	MILLIMETERS	
3111001	MIN.	MAX.	NOTE	MIN.	MAX.
а	0.23	80 TP	2	5.8	4 TP
A1	0	10		0	0
A2	0.165	0.185		4.19	4.70
φB	0.016	0.019	3	0.407	0.482
¢B1	0	0		0	0
¢B2	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
øD1	0.305	0.335		7.75	8.50
F1	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L1	0.000	0.050	3	0.00	1.27
L2	0.250	0.500	3	6.4	12.7
۲3	0.500	0.562	3	12.7	14.27
α	36º TP			360	ТР
N	10		6	10	
N1	1		5		1

92CS-15835

### 12-LEAD TO-5 PACKAGE JEDEC MO-006-AG

SYMBOL	INCHES NOTE		NOTE	MILLIM	ETERS
STINBUL	MIN.	MAX.	NOTE	MIN.	MAX.
а	0.2	230	2	5.84	I TP
A1	0	0		0	0
A <sub>2</sub>	0.165	0.185		4.19	4.70
¢Β	0.016	0.019	3	0.407	0.482
φB1	0	0		0	0
φB2	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD1	0.305	0.335		7.75	8.50
F1	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L1	0.000	0.050	3	0.00	1.27
L2	0.250	0.500	3	6.4	12.7
L3	0.500	0.562	3	12.7	14.27
α	30° TP			30°	ТР
N	12		6	1	2
N1		1	5		

92CS-19774



NOTES:

- 1. Refer to Rules for Dimensioning Axial Lead Product Outlines.
- 2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3.  $\phi$ B applies between L<sub>1</sub> and L<sub>2</sub>.  $\phi$ B<sub>2</sub> applies between L<sub>2</sub> and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L<sub>1</sub> and beyond 0.500" (12.70 mm).
- 4. Measure from Max.  $\phi$ D.
- 5. N1 is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.

# **Solid State Devices**

Solid State

Operating Considerations 1CE-402

# Operating Considerations for RCA Solid State Devices

Solid state devices are being designed into an increasing variety of electronic equipment because of their high standards of reliability and performance. However, it is essential that equipment designers be mindful of good engineering practices in the use of these devices to achieve the desired performance.

This Note summarizes important operating recommendations and precautions which should be followed in the interest of maintaining the high standards of performance of solid state devices.

The ratings included in RCA Solid State Devices data bulletins are based on the Absolute Maximum Rating System, which is defined by the following Industry Standard (JEDEC) statement:

Absolute-Maximum Ratings are limiting values of operating and environmental conditions applicable to any electron device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

The device manufacturer chooses these values to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in device characteristics.

The equipment manufacturer should design so that initially and throughout life no absolute-maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supplyvoltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in device characteristics.

It is recommended that equipment manufacturers consult RCA whenever device applications involve unusual electrical, mechanical or environmental operating conditions.

### GENERAL CONSIDERATIONS

The design flexibility provided by these devices makes possible their use in a broad range of applications and under many different operating conditions. When incorporating these devices in equipment, therefore, designers should anticipate the rare possibility of device failure and make certain that no safety hazard would result from such an occurrence.

The small size of most solid state products provides obvious advantages to the designers of electronic equipment. However, it should be recognized that these compact devices usually provide only relatively small insulation area between adjacent leads and the metal envelope. When these devices are used in moist or contaminated atmospheres, therefore, supplemental protection must be provided to prevent the development of electrical conductive paths across the relatively small insulating surfaces. For specific information on voltage creepage, the user should consult references such as the JEDEC Standard No. 7 "Suggested Standard on Thyristors," and JEDEC Standard RS282 "Standards for Silicon Rectifier Diodes and Stacks".

The metal shells of some solid state devices operate at the collector voltage and for some rectifiers and thyristors at the anode voltage. Therefore, consideration should be given to the possibility of shock hazard if the shells are to operate at voltages appreciably above or below ground potential. In general, in any application in which devices are operated at voltages which may be dangerous to personnel, suitable precautionary measures should be taken to prevent direct contact with these devices.

Devices should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the devices.

### **TESTING PRECAUTIONS**

In common with many electronic components, solid-state devices should be operated and tested in circuits which have reasonable values of current limiting resistance, or other forms of effective current overload protection. Failure to observe these precautions can cause excessive internal heating of the device resulting in destruction and/or possible shattering of the enclosure.

### TRANSISTORS AND THYRISTORS WITH FLEXIBLE LEADS

Flexible leads are usually soldered to the circuit elements. It is desirable in all soldering operatings to provide some slack or an expansion elbow in each lead to prevent excessive tension on the leads. It is important during the soldering operation to avoid excessive heat in order to prevent possible damage to the devices. Some of the heat can be absorbed if the flexible lead of the device is grasped between the case and the soldering point with a pair of pliers.

### TRANSISTORS AND THYRISTORS WITH MOUNTING FLANGES

The mounting flanges of JEDEC-type packages such as the TO-3 or TO-66 often serve as the collector or anode terminal. In such cases, it is essential that the mounting flange be securely fastened to the heat sink, which may be the equipment chassis. Under no circumstances, however, should the mounting flange of a transistor be soldered directly to the heat sink or chassis because the heat of the soldering operation could permanently damage the device. Soldering is the preferred method for mounting thyristors; see "Rectifiers and Thyristors," below. Devices which cannot be soldered can be installed in commercially available sockets. Electrical connections may also be made by soldering directly to the terminal pins. Such connections may be soldered to the pins close to the pin seals provided care is taken to conduct excessive heat away from the seals; otherwise the heat of the soldering operation could crack the pin seals and damage the device.

During operation, the mounting-flange temperature is higher than the ambient temperature by an amount which depends on the heat sink used. The heat sink must have sufficient thermal capacity to assure that the heat dissipated in the heat sink itself does not raise the device mountingflange temperature above the rated value. The heat sink or chassis may be connected to either the positive or negative supply.

In many applications the chassis is connected to the voltage-supply terminal. If the recommended mounting hardware shown in the data bulletin for the specific solid-state device is not available, it is necessary to use either an anodized aluminum insulator having high thermal conductivity or a mica insulator between the mounting-flange and the chassis. If an insulating aluminum washer is required, it should be drilled or punched to provide the two mounting holes for the terminal pins. The burrs should then be removed from the washer and the washer anodized. To insure that the anodized insulating layer is not destroyed during mounting, it is necessary to remove the burrs from the holes in the chassis.

It is also important that an insulating bushing, such as glass-filled nylon, be used between each mounting bolt and the chassis to prevent a short circuit. However, the insulating bushing should not exhibit shrinkage or softening under the operating temperatures encountered. Otherwise the thermal resistance at the interface between device and heat sink may increase as a result of decreasing pressure.

### PLASTIC POWER TRANSISTORS AND THYRISTORS

RCA power transistors and thyristors (SCR's and triacs) in molded-silicone-plastic packages are available in a wide range of power-dissipation ratings and a variety of package configurations. The following paragraphs provide guidelines for handling and mounting of these plastic-package devices, recommend forming of leads to meet specific mounting requirements, and describe various mounting arrangements, thermal considerations, and cleaning methods. This information is intended to augment the data on electrical characteristics, safe operating area, and performance capabilities in the technical bulletin for each type of plastic-package transistor or thyristor.

### Lead-Forming Techniques

The leads of the RCA VERSAWATT in-line plastic packages can be formed to a custom shape, provided they are not indiscriminately twisted or bent. Although these leads can be formed, they are not flexible in the general sense, nor are they sufficiently rigid for unrestrained wire wrapping

Before an attempt is made to form the leads of an in-line package to meet the requirements of a specific application, the desired lead configuration should be determined, and a lead-bending fixture should be designed and constructed. The use of a properly designed fixture for this operation eliminates the need for repeated lead bending. When the use of a special bending fixture is not practical, a pair of long-nosed pliers may be used. The pliers should hold the lead firmly between the bending point and the case, but should not touch the case.

When the leads of an in-line plastic package are to be formed, whether by use of long-nosed pliers or a special bending fixture, the following precautions must be observed to avoid internal damage to the device:

- 1. Restrain the lead between the bending point and the plastic case to prevent relative movement between the lead and the case.
- 2. When the bend is made in the plane of the lead (spreading), bend only the narrow part of the lead.
- When the bend is made in the plane perpendicular to that of the leads, make the bend at least 1/8 inch from the plastic case.
- 4. Do not use a lead-bend radius of less than 1/16 inch.
- 5. Avoid repeated bending of leads.

The leads of the TO-220AB VERSAWATT in-line package are not designed to withstand excessive axial pull. Force in this direction greater than 4 pounds may result in permanent damage to the device. If the mounting arrangement tends to impose axial stress on the leads, some method of strain relief should be devised.

Wire wrapping of the leads is permissible, provided that the lead is restrained between the plastic case and the point of the wrapping. Soldering to the leads is also allowed. The maximum soldering temperature, however, must not exceed  $275^{\circ}C$  and must be applied for not more than 5 seconds at a distance not less than 1/8 inch from the plastic case. When wires are used for connections, care should be exercised to assure that movement of the wire does not cause movement of the lead at the lead-to-plastic junctions.

The leads of RCA molded-plastic high-power packages are not designed to be reshaped. However, simple bending of the leads is permitted to change them from a standard vertical to a standard horizontal configuration, or conversely. Bending of the leads in this manner is restricted to the 90-degree bends; repeated bendings should be avoided.

### Mounting

Recommended mounting arrangements and suggested hardward for the VERSAWATT package are given in the data bulletins for specific devices and in RCA Application Note AN-4142. When the package is fastened to a heat sink, a rectangular washer (RCA Part No. NR231A) is recommended to minimize distortion of the mounting flange. Excessive distortion of the flange could cause damage to the package. The washer is particularly important when the size of the mounting hole exceeds 0.140 inch (6-32 clearance). Larger holes are needed to accommodate insulating bushings; however, the holes should not be larger than necessary to provide hardware clearance and, in any case, should not exceed a diameter of 0.250 inch.

Flange distortion is also possible if excessive torque is used during mounting. A maximum torque of 8 inch-pounds is specified. Care should be exercised to assure that the tool used to drive the mounting screw never comes in contact with the plastic body during the driving operation. Such contact can result in damage to the plastic body and internal device connections. An excellent method of avoiding this problem is to use a spacer or combination spacer-isolating bushing which raises the screw head or nut above the top surface of the plastic body. The material used for such a spacer or spacer-isolating bushing should, of course, be carefully selected to avoid "cold flow" and consequent reduction in mounting force. Suggested materials for these bushings are diallphtalate, fiberglass-filled nylon, or fiberglass-filled polycarbonate. Unfilled nylon should be avoided.

Modification of the flange can also result in flange distortion and should not be attempted. The package should not be soldered to the heat sink by use of lead-tin solder because the heat required with this type of solder will cause the junction temperature of the device to become excessively high.

The TO-220AA plastic package can be mounted in commercially available TO-66 sockets, such as UID Electronics Corp. Socket No. PTS-4 or equivalent. For testing purposes, the TO-220AB in-line package can be mounted in a Jetron Socket No. DC74-104 or equivalent. Regardless of the mounting method, the following precautions should be taken:

- 1. Use appropriate hardware.
- 2. Always fasten the package to the heat sink before the leads are soldered to fixed terminals.
- 3. Never allow the mounting tool to come in contact with the plastic case.

- 4. Never exceed a torque of 8 inch-pounds.
- 5. Avoid oversize mounting holes.
- Provide strain relief if there is any probability that axial stress will be applied to the leads.
- Use insulating bushings to prevent hot-creep problems. Such bushings should be made of diallphthalate, fiberglass-filled nylon, or fiberglass-filled polycarbonate.

The maximum allowable power dissipation in a solid state device is limited by the junction temperature. An important factor in assuring that the junction temperature remains below the specified maximum value is the ability of the associated thermal circuit to conduct heat away from the device.

When a solid state device is operated in free air, without a heat sink, the steady-state thermal circuit is defined by the junction-to-free-air thermal resistance given in the published data for the device. Thermal considerations require that a free flow of air around the device is always present and that the power dissipation be maintained below the level which would cause the junction temperature to rise above the maximum rating. However, when the device is mounted on a heat sink, care must be taken to assure that all portions of the thermal circuit are considered.

To assure efficient heat transfer from case to heat sink when mounting RCA molded-plastic solid state power devices, the following special precautions should be observed:

- 1. Mounting torque should be between 4 and 8 inchpounds.
- 2. The mounting holes should be kept as small as possible.
- Holes should be drilled or punched clean with no burrs or ridges, and chamfered to a maximum radius of 0.010 inch.
- 4. The mounting surface should be flat within 0.002 inch/inch.
- Thermal grease (Dow Corning 340 or equivalent) should always be used on both sides of the insulating washer if one is employed.
- Thin insulating washers should be used. (Thickness of factory-supplied mica washers range from 2 to 4 mils).
- 7. A lock washer or torque washer, made of material having sufficient creep strength, should be used to prevent degradation of heat sink efficiency during life.

A wide variety of solvents is available for degreasing and flux removal. The usual practice is to submerge components in a solvent bath for a specified time. However, from a reliability stand point it is extremely important that the solvent, together with other chemicals in the solder-cleaning system (such as flux and solder covers), do not adversely affect the life of the component. This consideration applies to all non-hermetic and molded-plastic components.

It is, of course, impractical to evaluate the effect on long-term device life of all cleaning solvents, which are marketed with numerous additives under a variety of brand names. These solvents can, however, be classified with respect to their component parts as either acceptable or unacceptable. Chlorinated solvents tend to dissolve the outer package and, therefore, make operation in a humid atmosphere unreliable. Gasoline and other hydrocarbons cause the inner encapsulant to swell and damage the transistor. Alcohol is an acceptable solvent. Examples of specific, acceptable alchols are isopropanol, methanol, and special denatured alcohols, such as SDA1, SDA30, SDA34, and SDA44.

Care must also be used in the selection of fluxes for lead soldering. Rosin or activated rosin fluxes are recommended, while organic or acid fluxes are not. Examples of acceptable fluxes are:

- 1. Alpha Reliaros No. 320-33
- 2. Alpha Reliaros No. 346
- 3. Alpha Reliaros No. 711
- 4. Alpha Reliafoam No. 807
- 5. Alpha Reliafoam No. 809
- 6. Alpha Reliafoam No. 811-13
- 7. Alpha Reliafoam No. 815-35
- 8. Kester No. 44

If the completed assembly is to be encapsulated, the effect on the molded-plastic transistor must be studied from both a chemical and a physical standpoint.

### **RECTIFIERS AND THYRISTORS**

A surge-limiting impedance should always be used in series with silicon rectifiers and thyristors. The impedance value must be sufficient to limit the surge current to the value specified under the maximum ratings. This impedance may be provided by the power transformer winding, or by an external resistor or choke.

A very efficient method for mounting thyristors utilizing the "modified TO-5" package is to provide intimate contact between the heat sink and at least one half of the base of the device opposite the leads. This package can be mounted to the heat sink mechanically with glue or an expoxy adhesive, or by soldering, the most efficient method.

The use of a "self-jigging" arrangement and a solder preform is recommended. If each unit is soldered individually, the heat source should be held on the heat sink and the solder on the unit. Heat should be applied only long enough to permit solder to flow freely. For more detailed thyristor mounting considerations, refer to Application Note AN3822, "Thermal Considerations in Mounting of RCA Thyristors".

### MOS FIELD-EFFECT TRANSISTORS

Insulated-Gate Metal Oxide-Semiconductor Field-Effect Transistors (MOS FETs), like bipolar high-frequency transistors, are susceptible to gate insulation damage by the electrostatic discharges of energy through the devices. Electrostatic discharges can occur in an MOS FET if a type with an unprotected gate is picked up and the static charge, built in the handler's body capacitance, is discharged through the device. With proper handling and applications procedures, however, MOS transistors are currently being extensively used in production by numerous equipment manufacturers in military, industrial, and consumer applica-

\*Trade Mark: Emerson and Cumming, Inc.

tions, with virtually no problems of damage due to electrostatic discharge.

In some MOS FETs, diodes are electrically connected between each insulated gate and the transistor's source. These diodes offer protection against static discharge and in-circuit transients without the need for external shorting mechanisms. MOS FETs which do not include gateprotection diodes can be handled safely if the following basic precautions are taken:

 Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs attached to the device by the vendor, or by the insertion into conductive material such as "ECCOSORB\* LD26" or equivalent.

(NOTE: Polystyrene *insulating* "SNOW" is not sufficiently conductive and should not be used.)

- When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means, for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- Devices should never be inserted into or removed from circuits with power on.

### **RF POWER TRANSISTORS**

### Mounting and Handling

Stripline rf devices should be mounted so that the leads are not bent or pulled away from the stud (heat sink) side of the device. When leads are formed, they should be supported to avoid transmitting the bending or cutting stress to the ceramic portion of the device. Excessive stresses may destroy the hermeticity of the package without displaying visible damage.

Devices employing silver leads are susceptible to tarnishing; these parts should not be removed from the original tarnish-preventive containers and wrappings until ready for use. Lead solderability is retarded by the presence of silver tarnish; the tarnish can be removed with a silver cleaning solution, such as thiourea:

The ceramic bodies of many rf devices contain beryllium oxide as a major ingredient. These portions of the transistors should not be crushed, ground, or abraded in any way because the dust created could be hazardous if inhaled.

### Operating

Forward-Biased Operation. For Class A or AB operation, the allowable quiescent bias point is determined by reference to the infrared safe-area curve in the appropriate data bulletin. This curve depicts the safe current/voltage combinations for extended continuous operation.

Load VSWR. Excessive collector load or tuning mismatch can cause device destruction by over-dissipation or secondary breakdown. Mismatch capability is generally included on the data bulletins for the more recent rf transistors.

See RCA RF Power Transitor Manual, Technical Series RMF-430, pp 39-41, for additional information concerning the handling and mounting of rf power transistors.

### INTEGRATED CIRCUITS

Handing All COS/MOS gate inputs have a resistor/diode gate protection network. All transmission gate inputs and all outputs have diode protection provided by inherent p-n junction diodes. These diode networks at input and output interfaces protect COS/MOS devices from gate-oxide failure in handling environments where static discharge is not excessive. In low-temperature, low-humidity environments, improper handling may result in device damage. See ICAN-6000, "Handling and Operating Considerations for MOS Integrated Circuits", for proper handling procedures.

### Mounting

Integrated circuits are normally supplied with lead-tin plated leads to facilitate soldering into circuit boards. In those relatively few applications requiring welding of the device leads, rather than soldering, the devices may be obtained with gold or nickel plated Kovar leads.\* It should be recognized that this type of plating will not provide complete protection against lead corrosion in the presence of high humidity and mechanical stress. The aluminum-foil-lined cardboard "sandwich pack" employed for static protection of the flat-pack also provides some additional protection against lead corrosion, and it is recommended that the devices be stored in this package until used.

When integrated circuits are welded onto printed circuit boards or equipment, the presence of moisture between the closely spaced terminals can result in conductive paths that may impair device performance in high-impedance applications. It is therefore recommended that conformal coatings or potting be provided as an added measure of protection against moisture penetration.

In any method of mounting integrated circuits which involves bending or forming of the device leads, it is extremely important that the lead be supported and clamped between the bend and the package seal, and that bending be done with care to avoid damage to lead plating. In no case should the radius of the bend be less than the diameter of the lead, or in the case of rectangular leads, such as those used in RCA 14-lead and 16-lead flat-packages, less than the lead thickness. It is also extremely important that the ends of the bent leads be straight to assure proper insertion through the holes in the printed-circuit board.

### Operating

### **Unused Inputs**

All unused input leads must be connected to either  $V_{SS}$ or  $V_{DD}$ , whichever is appropriate for the logic circuit involved. A floating input on a high-current type, such as the CD4049 or CD4050, not only can result in faulty logic operation, but can cause the maximum power dissipation of 200 milliwatts to be exceeded and may result in damage to the device. Inputs to these types, which are mounted on printed-circuit boards that may temporarily become unterminated, should have a pull-up resistor to V<sub>SS</sub> or V<sub>DD</sub>. A useful range of values for such resistors is from 10 kilohms to 1 megohm.

### Input Signals

Signals shall not be applied to the inputs while the device power supply is off unless the input current is limited to a steady state value of less than 10 milliamperes. Input currents of less than 10 milliamperes prevent device damage; however, proper operation may be impaired as a result of current flow through structural diode junctions.

### **Output Short Circuits**

Shorting of outputs to VSS or VDD can damage many of the higher-output-current COS/MOS types, such as the CD4007, CD4041, CD4049, and CD4050. In general, these types can all be safely shorted for supplies up to 5 volts, but will be damaged (depending on type) at higher power-supply voltages. For cases in which a short-circuit load, such as the base of a p-n-p or an n-p-n bipolar transistor, is directly driven, the device output characteristics given in the published data should be consulted to determine the requirements for a safe operation below 200 milliwatts.

For detailed COS/MOS IC operating and handling considerations, refer to Application Note ICAN-6000 "Handling and Operating Considerations for MOS Integrated Circuits".

### SOLID STATE CHIPS

Solid state chips, unlike packaged devices, are nonhermetic devices, normally fragile and small in physical size, and therefore, require special handling considerations as follows:

- Chips must be stored under proper conditions to insure that they are not subjected to a moist and/or contaminated atmosphere that could alter their electrical, physical, or mechanical characteristics. After the shipping container is opened, the chip must be stored under the following conditions:
  - A. Storage temperature, 40°C max.
  - B. Relative humidity, 50% max.
  - C. Clean, dust-free environment.
- The user must exercise proper care when handling chips to prevent even the slightest physical damage to the chip.
- During mounting and lead bonding of chips the user must use proper assembly techniques to obtain proper electrical, thermal, and mechanical performance.
- 4. After the chip has been mounted and bonded, any necessary procedure must be followed by the user to insure that these non-hermetic chips are not subjected to moist or contaminated atmosphere which might cause the development of electrical conductive paths across the relatively small insulating surfaces. In addition, proper consideration must be given to the protection of these devices from other harmful environments which could conceivably adversely affect their proper performance.

\*Mil-M-38510A, paragraph 3.5.6.1 (a), lead material.

	Page		Page
	Nos.		Nos.
4		Consumer's risk	13
		Control chart, quality	13
Acceptance criteria	12	Control limits, quality	13
Acceptable guality level (AQL)	12	Controlled solder process	23
Acceptable reliability level	12	COS/MOS chips:	
Aerospace high-reliability requirements	11	Handling of (ICAN-6000)	706
Alpha (a) risk	14	Storing of (ICAN-6000)	707
Aluminum, glass-passivated	. 69	COS/MOS CD4000A slash-series types	
Aluminum TO-3 packages, hermeticity evaluation of		screened to MIL-STD-883 (RIC-102C)	714
(AN-6071)	51	Electrical-test and delta limits (RIC-102C)	718
Engineering problem (AN-6071)	52	Environmental sampling inspections (RIC-102C	) 718
Failure analysis (AN-6071)	51	Final electrical tests (RIC-102C)	718
Failure data (AN-6071)	51	Ordering information (RIC-102C)	716
Thermal-cycling test results (AN-6071)	52	Part-number code (RIC-102C)	716
AND gates, high-relaibility COS/MOS		Product-flow diagram (RIC-102C)	719
(technical data, File No. 844)	671	Screening levels, description of (RIC-102C)	717
Arrays, high-reliability integrated-circuit		Total lot screening, description of (RIC-102C)	717
(technical data):		COS/MOS integrated circuits, high-reliability 2	28, 427-731
Diode (File Nos. 722, 704)	316, 336	COS/MOS life-test data	238
Transistor (File No. 762)	.308	COS/MOS MIL-M-38510 CD4000A series types	
Assignable causes of variation	12	(RIC-104A)	720
Average	12	Electrical sampling inspection (RIC-104A)	723
Average outgoing quality (AOQ)	12	Environmental sampling inspection (RIC-104A)	
Average outgoing quality limit (AOQL)	13	Final electrical tests (RIC-104A)	723
		Processing and screening requirements (RIC-104	
		Product flow diagram (RIC-104A)	720
B		Product-number code (RIC-104A)	725
		Screening levels (RIC-104A)	720
Ballasting, emitter-site	68, 71	Specification numbers (RIC-104A)	724
Ballasting resistors	68	Counters, high-reliability COS/MOS	
Beta (β) risk	13	(technical data, 733, 736, 755) 5	17, 533, 584
Bulk leakages	21	Current density, effect on reliability	74, 179
Burn-in	13	Current gain	20
		Currents, collector leakage	20
	1		

# С

Case-temperature effects	72
Catastrophic failure	13
Chance failure	13
Characteristic	13
Collector current, reverse	20
Collector-to-emitter saturation voltage	20
Collector leakage currents	20
Bulk leakages	21
Surface leakage	21
Collector mismatch	72
Commercial reliability requirements	13
Comparator, high-relability COS/MOS	
(technical data, File No. 852)	644
Comparator, high reliability bipolar integrated	
circuit (technical data, File 832)	259
Confidence interval	13
Confidence level	13

# D

Darlington power transistor	
(technical data)	46, 48
DC safe area	69
Defect	13
Defective	13
Degradation failure	-13
Delta tests or limits	233
Derating curve, power-transistor	20
Differential amplifiers, integrated-circuit	
high-relaibility types (technical data,	
File Nos. 705, 706, 711, 707)	276-287,
	325-335, 345
Diffusion current	20
Dimensional outlines (for integrated circuits)	732
Diode array (technical data, File No. 722, 704)	316, 336
Dissipated-limited region	20

# Subject Index

	Page Nos.
E	
Effect of temperature on silicon transistors	20
Electrical considerations power-transistor	16
Electromigration	69, 179
Emitter-finger structure	68
Emitter-site ballasting	68, 71
Energy-handling capability, power-transistor	19
Environment	4
Excess-phase factor	73
F	
Failure analysis	194
Failure, catastrophic	13
Failure, chance or random	13
Failure, degradation	13
Failure mechanism	13
Failure mode	13
Failure rate	13
Final Qualification	240
Forward-bias second breakdown	17

G

Gain, current	15
General-purpose transistor	42-44
Glass-passivated aluminum	69
Group A inspections, power-transistor	24

н

Hermetic rf transistor packages	70
Heterogeneity	13
High-power transistors (technical data)	47
High-reliability COS/MOS CD4000A	
slash-series types (RIC-102C)	714
High-reliability integrated circuits	225
Applications	228
Device nomenclature	227
General considerations	226
Life-test data, COS/MOS	238
Manufacturing controls	226
MIL-M-38510 requirements	234
MIL-STD-883 requirements	228
Packages	226
Technical data, COS/MOS types	427-705
Technical data, DMOS types	403-414
Technical data, linear types	241-402
• • •	

1	Page Nos
High-reliability power transistors	15 51
Application notes on	51
Electrical considerations	
JAN, JANTX, and JANTXV types	25, 30-37 25
Processing and screening	25 16
Reliability considerations Special rating considerations	16
Technical data on RCA types	30-50
High-reliability power transistors	50-50
(technical data)	30-50
High-reliability rf power transistors	67
Application note on	179
Design features	68
JAN, JANTX, and JANTXV types	75, 74-84
HR-series types	75, 85-134
Premium and ultra-high-reliability types	77, 135-182
Special rating concepts	70
Technical data	79-178
High-reliability solid-state devices	
Commercial requirements	-11
Index to RCA types	6
Introduction to	11
Military and aerospace requirements	11
Military specifications for	11
High-reliability terms and definitions	12, 239
High-reliability thyristors	193
Basic reliability considerations	194
Basic reliability testing	196
Failure analysis	196
Processing and screening	197
Technical data	200-224
High-speed power transistors	
(technical data)	39-42, 45
High-voltage power transistors	
(technical data)	42, 46
Homogeniety	13
Hometaxial-base power transistors	
(technical data)	30-32, 38, 40, 43
Hot-spot thermal resistance	71
HR-series rf power transistors	75, 85-134
Burn-in test measurements	77
Product-flow diagram	77
Processing and screening	75
Reliability levels	76
Technical data	85-134
1	
Inductive voltage-breakdown tesing,	
power-transistor	19
Inherent reliability	13
Inspection:	
By attributes	13
By variables	13

	Nos.
inspection act	13
Inspection, final	13
Inspection item	13
Inspection lot	14
Inspection point	14
Inspection process	14
Inspection, sampling	14
Integrated circuit, high-reliability	188
Integrated circuits (1CE-402):	
Handling and mounting	744
Input signals (for COS/MOS types)	744
Operating considerations	744
Output short circuits (in COS/MOS types)	744
Unused inputs (for COS/MOS types)	744
Interim Qualification	187
Ionizing electromagnetic pulse (AN-6320)	58
Irradiated power-transistor switches (AN-6320)	59

# J

JAN, JANTX, and JANTXV power transistors	25
RCA types	26
Processing and screening	25
Technical data	30-37
JAN, JANTX, JANTXV rf power transistors:	
RCA types	75
Technical data	79-84
Junction temperature, effect on reliability	74

# L

Lambda	13
Layer, polycrystalline silicon	69
Lead-forming techniques (1CE-402)	_
Life-test conditions (for rf power transistors)	74
Life-test failure rate	14
Life, useful	14
Line Certification	339
Linear integrated circuits, CA3000	
MIL-M-38510 series types (RIC-204)	421
Linear integrated circuits (CA3000 slash-series types)	
screened to MIL-STD-883 (RIC-202A)	415
Electrical sampling inspection (RIC-202A)	419
Environmental sampling inspection (RIC-202A)	420
Final electrical tests (RIC-202A)	419
Ordering information (RIC-202A)	420
Part-number code (RIC-202A)	420
Product flow diagram (RIC-202A)	415
Screening levels (RIC-202A)	416
Total lot screening (RIC-202A)	418

		Page Nos.
	Lot tolerance per cent defective	1403.
	(LTPD)	13, 229
	LTPD sampling plans	28
	Μ	
	Manufacturing Certification	186
	Mathematical reliability	14
	Mean time between failure	14
	Medium power transistor	
	(technical data)	38, 41, 45
	Microwave power-transistor reliability	
	(AN-6229)	179
	Microwave power transistors	
	(technical data)	113-130
	Military high-reliability requirements	11
	Military specifications	12
	MIL-M-38510	12
	MIL-S-19500	12, 26
	MIL-STD-750	26
	MIL-STD-883 requirements	228
	COS/MOS integrated circuits	228
	Linear integrated circuits	233
	Mismatch, collector	72
	MOS field-effect transistors, handling	
	and mounting (1CE-402)	743
	MOS integrated circuit,	
	handling considerations (ICAN-6000)	706
1	MTTF or MTBF	240

# N

Page

Neutron-damage coefficeint,	
derivation of (AN-6320)	65
Neutron testing (AN-6320)	59
Neclear radiation, effects of	24

# 

Operating time	14
Operational amplifiers, high-reliability	
COS/MOS-bipolar (technical data, File No. 823	) 397
Operational amplifiers, high-reliability integrated	-
circuit general-purpose types (technical data,	
File Nos. 826, 827, 832, 829, 718, 715)	241-275, 302
Operation amplifier, high-reliability micro power	
(technical data, File No. 831)	356

# Subject Index

	Page	1
	Nos.	
Operation amplifier, high-reliability power-		Programmab
hybrid, multipurpose (technical data,		high-reliabi
File No. 789)	183	(technical o
Operational transconductance amplifier		
(technical data, File No. 709)	363	
Operating considerations for RCA solid-state		Q
device (1CE-402)		
Integrated circuits	744	Quality-cont
MOS transistors.	741, 743	Quality-cont
RF power transistors	743	Quality leve
Rectifiers	743	Quality leve
Solid-state chips	744	Quality limit
Testing precautions	740	Qualified Pa
Thyristors	743	Qualified pro
Transistors	741	
Operating-life-test program, microwave-		
transistor (AN-6229)	179	R
Estimated MTF	182	
Failure mode	181	Radiation de
Test conditions	180	Radiation, e
Test data	181	Displaceme
Test vehicle	181	Photocurre
Overlay transistor structure	69	Radiation-er
		Dedication by

# Ρ

_	
Parameter	. 14
Photocurrent characteristics, transistor (AN-	-6320) 65
Photocurrent testing (AN-6320)	63
Plan, sampling	14
Polycrystalline silicon layer	69
Population (universe)	14
Power-switch/amplifier, programmable	
(technical data, File No. 692)	375
Power transistors, high-reliability:	
Electrical considerations	16
JAN, JANTX, and JANTXV types	27, 30-36
Manufacturing controls	26
Reliability considerations	16
Power transistors (technical data):	
Darlington types	46, 48
High-current types	34
High-power types	47
High-speed types	32, 34-37, 42, 46
JAN, JANTX, and JANTXV types	30-36
Radiation-hardened types	49
Precision	14
Premium-and ultra-high-reliability	
rf power transistors technical data	135-178
Process average	14

	Pa Nc
Programmable power-switch amplifier,	
high-reliability integrated-circuit	
(technical data, File No. 692)	37

Quality-control chart	1:
Quality-control limits	1:
Quality level, acceptable	1:
Quality level, indifference	15
Quality limit, average outgoing	12
Qualified Parts List (QPL)	- 240
Qualified products list	12

Radiation dose rate	25
Radiation, effect on power transistors	24
Displacement damage	25
Photocurrents	25
Radiation-enery effects, transient (AN-6320)	65
Radiation-hardened power transistors	
(technical data)	49
Radiation levels	25
Radiation parameter	25
Radiation resistance of COS/MOS	
CD4000A (ICAN-6224)	712
Random access memory, RAM	
(technical data, File Nos. 751, 842)	561, 630
Random failure	13
Random selection	14
Range	. 14
Real-time control	. 14
Redandancy	14
Reliability:	
As a function of current density	• 66
As a function of junction temperature	66
Classes (MIL-M-38510)	12
Inherent	13
Levels (MIL-S-19500)	12
Mathematical	14
Requirements	12
Terms and definitions	12
Risk:	
Alpha	14
Beta	13
Consumer's	13
Producer's	14
Reverse collector current	20
RF avalanche breakdown voltage	73

# Subject Index

	Page Nos.
;	
afe-area systems, plused	21
Safe-operating-area chart	21
Sample	14
Sampling inspection	14
Sampling plan	14
Sampling plans, LTPD	28
Sampling plans, single, for normal inspection	29
Sample size code letters	29
Saturation current	20 27
Screening tests, power-transistor	16
Second breakdown SEM specification	240
Shelf life	14
Shift registers, high-reliability COS/MOS	14
(technical data, File Nos. 689, 720, 730,	
738, 740, 751)	433, 468, 502,
	543, 552, 557
"Slash" sheets	186
Solid-state chips, handling considerations	-
Specification	14
Specification, military	13
Stralified sample	14
Surface leakage	20
т	
•	
Temperature, effect of on silicon transistors	20
Test circuits and connections for COS/MOS	
Integrated circuits	726
Thermal-cycling capability	23
Effect of assembly methods on	23
Effect of package materials on	24, 51
Thermal-cycling rating chart	23
Thermal fatigue	22
Thermal-fatigue testing	24
Thermal resistance, hot-spot Thyristor package, hermetic	70
Tolerance	14
Transistor packages, hermetic (AN-6071)	50
Transistor structure, overlay	68
······································	
U	

Universe		
Useful life		

	Page Nos.
v	
Variables testing	14
Video amplifier, high-reliability	
integrated-circuit (technical data,	
File No. 714)	282
Voltage:	
Base-to-emitter	20
Collector-to-emitter saturation	20
Voltage regulator, positive,	
high-reliability integrated-circuit	
(technical data, File No. 708)	370
w	

 Wide-band operational amplifier,

 high-relaibility intergrated-circuit

 (technical data, File No. 825)

 383

Zero-voltage switch, high-reliability integrated-circuit (technical data, File No. 703)

z

14 14 350

