

**PLASTIC**

**MRTL**

**INTEGRATED CIRCUITS**

**LOW-POWER**

**AND**

**MEDIUM-POWER**

**MC700P/MC800P SERIES**

**MILLIWATT AND MEDIUM-POWER**  
**PLASTIC MRTL**  
**INTEGRATED CIRCUITS**

**INDEX**

**General Information**

Summary of Devices Available in mW MRTL (low power)

Summary of Devices Available in MRTL (medium power)

**DEVICE SPECIFICATIONS**

**POWER**

MC715P, MC815P	Dual 3-Input Gates	MRTL
— MC816P	J-K Flip-Flop (see MC723P)	MRTL
MC717P, MC817P	Quad 2-Input Gates	mW MRTL
MC718P, MC818P	Dual 3-Input Gates	mW MRTL
MC719P, MC819P	Dual 4-Input Gates	mW MRTL
MC722P, MC822P	J-K Flip-Flops	mW MRTL
MC723P, MC816P	J-K Flip-Flops	MRTL
MC724P, MC824P	Quad 2-Input Gates	MRTL
MC725P, MC825P	Dual 4-Input Gates	MRTL
MC726P, MC826P	J-K Flip-Flops	MRTL
MC764P, MC864P	Dual Exclusive OR-NOR Gate	mW MRTL
MC767P, MC867P	Quad Latch	mW MRTL
MC770P, MC870P	BCD-to-Decimal Decoder	mW MRTL
MC771P, MC871P	Quad Exclusive OR Gates	MRTL
MC775P, MC875P	Dual Half-Adders	MRTL
MC776P, MC876P	Dual J-K Flip-Flops	mW MRTL
MC777P, MC877P	Binary Up Counter	MRTL
MC778P, MC878P	Dual Type D Flip-Flops	mW MRTL
MC779P, MC879P	1 J-K Flip-Flop, 1 Expander, 2 Buffers	MRTL
MC780P, MC880P	Decade Up Counter	MRTL
MC783P, MC883P	Dual Half-Shift Registers With Inverter	MRTL
MC784P, MC884P	Dual Half-Shift Registers	MRTL
MC785P, MC885P	Quad 2-Input Expanders	MRTL
MC786P, MC886P	Dual 4-Input Expanders	MRTL
MC787P, MC887P	1 J-K Flip-Flop, 1 Inverter, 2 Buffers	MRTL
MC788P, MC888P	Dual Buffers, Non-Inverting	MRTL
MC789P, MC889P	Hex Inverters	MRTL
MC790P, MC890P	Dual J-K Flip-Flops	MRTL
MC791P, MC891P	Dual J-K Flip-Flops	MRTL
MC792P, MC892P	Triple 3-Input Gates	MRTL
MC793P, MC893P	Triple 3-Input Gates	mW MRTL
MC794P, MC894P	Serial-Parallel Shift Register	MRTL
MC796P, MC896P	Dual Full Adders	MRTL
MC797P, MC897P	Dual Full Subtractors	MRTL
MC798P, MC898P	Dual Buffers	mW MRTL
MC799P, MC899P	Dual Buffers, Inverting	MRTL
MC9701P, MC9801P	Dual 4-Channel Data Selector	MRTL
MC9704P, MC9804P	4-Bit Parallel Full Adder	MRTL
MC9707P, MC9807P	Dual 4-Channel Data Distributor	MRTL
MC9709P, MC9809P	Quad Schmitt Trigger	MRTL
MC9713P, MC9813P	Quad 2-Input AND Gate	MRTL
MC9714P, MC9814P	Quad 2-Input NAND Gate	MRTL
MC9715P, MC9815P	Quad 2-Input OR Gate	MRTL
MC9718P, MC9818P	Hex Inverter	mW MRTL
MC9719P, MC9819P	Hex Expanders	MRTL
MC9720P, MC9820P	Hex Expander	mW MRTL
MC9721P, MC9821P	Quad 2-Input Expanders	mW MRTL
MC9722P, MC9822P	Dual J-K Flip-Flop	mW MRTL
MC9760P, MC9860P	BCD-to-Decimal Decoder Driver	MRTL

## FUNCTIONS AND CHARACTERISTICS MRTL

$V_{CC} = 3.6 \text{ V} \pm 10\%$ ,  $T_A = 25^\circ\text{C}$

Function	Type		Case	Output Loading Factor Each Output		Propagation Delay $t_{pd}$ ns typ	Total Power Dissipation mW typ/pkg
	+15 to +55°C	0 to +75°C		mW	MRTL		

### GATES

Dual 3-Input Gates Quad 2-Input Gates Dual 4-Input Gates Quad Exclusive OR Gates Triple 3-Input Gates Quad 2-Input AND Gate Quad 2-Input NAND Gate Quad 2-Input OR Gate	MC715P MC724P MC725P MC771P MC792P MC9713P MC9714P MC9715P	MC815P MC824P MC825P MC871P MC892P MC9813P MC9814P MC9815P	605 605 605 605 605 605 605 605	16 16 16 16 16 16 16 16	5 5 5 5 5 5 5 5	12 12 12 12 12 28 14 ⑤ 14 ⑤	55/15 ② 100/30 ② 60/15 ② 87 82/24 ② 100 145 28/100 ②
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	---------------------------------------------------------------------------------	---------------------------------------------------------------------------------	------------------------------------------------------	----------------------------------------------	--------------------------------------	--------------------------------------------------	---------------------------------------------------------------------------

### BUFFERS

Dual Buffers, Non-Inverting Dual Buffers, Inverting	MC788P MC799P	MC888P MC899P	605 605	80 80	25 25	24 20	145/56 ② 50/100 ②
--------------------------------------------------------	------------------	------------------	------------	----------	----------	----------	----------------------

### FLIP-FLOPS

J-K Flip-Flops J-K Flip-Flops J-K Flip-Flops Dual J-K Flip-Flops Dual J-K Flip-Flops	— MC723P MC726P MC790P MC791P	MC816P — MC826P MC890P MC891P	605 605 605 605 605	— 10 16 10 16	3 — 5 3 5	35 35 35 35 40	91/79 ③ 91/79 ③ 100/86 ③ 182/158 ③ 190/160 ③
--------------------------------------------------------------------------------------------------	-------------------------------------------	-------------------------------------------	---------------------------------	---------------------------	-----------------------	----------------------------	----------------------------------------------------------

### INVERTER

Hex Inverters	MC789P	MC899P	605	16	5	12	130/15 ②
---------------	--------	--------	-----	----	---	----	----------

### EXPANDERS

Quad 2-Input Expanders Dual 4-Input Expanders Hex Expanders	MC785P MC786P MC9719P	MC885P MC886P MC9819P	605 605 605	— — —	— — —	12 12 12	20/- ② 20/- ② 13/- ②
-------------------------------------------------------------------	-----------------------------	-----------------------------	-------------------	-------------	-------------	----------------	----------------------------

### MULTI-FUNCTION DEVICES

1 J-K Flip-Flop, 1 Expander, 2 Buffers 1 J-K Flip-Flop, 1 Inverter, 2 Buffers	MC779P MC787P	MC879P MC887P	605 605	— —	— —	— —	141/124 ④ 138/132 ④
----------------------------------------------------------------------------------	------------------	------------------	------------	--------	--------	--------	------------------------

### ADDERS AND SUBTRACTORS

Dual Half-Adders Dual Full Adders Dual Full Subtractors 4-Bit Parallel Full Adder	MC775P MC796P MC797P MC9704P	MC875P MC896P MC897P MC9804P	605 605 605 612	16 16 16 6	5 5 5 2	20 60 60 125	120 225 225 265
--------------------------------------------------------------------------------------------	---------------------------------------	---------------------------------------	--------------------------	---------------------	------------------	-----------------------	--------------------------

### SHIFT REGISTERS

Dual Half-Shift Registers With Inverter Dual Half-Shift Registers Serial-Parallel Shift Register	MC783P MC784P MC794P	MC883P MC884P MC894P	605 605 605	13 13 16	4 4 5	22 22 55	140 100 225
--------------------------------------------------------------------------------------------------------	----------------------------	----------------------------	-------------------	----------------	-------------	----------------	-------------------

### COUNTERS

Binary Up Counter Decade Up Counter	MC777P MC780P	MC877P MC880P	605 605	10 10	3 3	— —	180 250
----------------------------------------	------------------	------------------	------------	----------	--------	--------	------------

### DATA ROUTING FUNCTION

Dual 4-Channel Data Selector Dual 4-Channel Data Distributor	MC9701P MC9707P	MC9801P MC9807P	612 612	16 16	5 5	25 25	100 150
-----------------------------------------------------------------	--------------------	--------------------	------------	----------	--------	----------	------------

### SCHMITT TRIGGER

Quad Schmitt Trigger	MC9709P	MC9809P	605	16	5	30	95
----------------------	---------	---------	-----	----	---	----	----

### DECODER/DRIVER

BCD-to-Decimal Decoder Driver	MC9760P	MC9860P	612	—	—	—	115
-------------------------------	---------	---------	-----	---	---	---	-----

**FUNCTIONS AND CHARACTERISTICS** (continued)  
**mW MRTL**

Function	Type		Case	Output Loading Factor Each Output	Propagation Delay t <sub>pd</sub> ns typ	Total Power Dissipation mW typ/pkg
	+15 to +55°C	0 to +75°C				
<b>GATES</b>						
Quad 2-Input Gates	MC717P	MC817P	605	4	27	20/5.0 ②
Dual 3-Input Gates	MC718P	MC818P	605	4	27	12/2.5 ②
Dual 4-Input Gates	MC719P	MC819P	605	4	27	13/2.5 ②
Dual Exclusive OR-NOR Gate	MC764P	MC864P	605	3,4	35,65	25
Triple 3-Input Gates	MC793P	MC893P	605	4	27	18/3.5 ②
<b>FLIP-FLOPS</b>						
J-K Flip-Flops	MC722P	MC822P	605	4	70	24/20 ③
Quad Latch	MC767P	MC867P	612	9	50	110
Dual J-K Flip-Flops	MC776P	MC876P	605	2	50	41/29 ③
Dual Type D Flip-Flops	MC778P	MC878P	605	3	60	48/35 ①
Dual J-K Flip-Flop	MC9722P	MC9822P	605	4	75	24/- ③
<b>BUFFER</b>						
Dual Buffers	MC798P	MC898P	605	30	57	14/46 ②
<b>INVERTERS</b>						
Hex Inverter	MC9718P	MC9818P	605	4	27	7.0/3.0 ②
<b>EXPANDERS</b>						
Hex Expander	MC9720P	MC9820P	605	—	12	30/- ②
Quad 2-Input Expanders	MC9721P	MC9821P	605	—	27	20/- ②
<b>DECODER</b>						
BCD-to-Decimal Decoder	MC770P	MC870P	612	7	36	100/- ②

① Direct Set and Direct Clear Low, All other Inputs High/All Inputs Low.

② Inputs High/Inputs Low

③ Only Clock Inputs High/Inputs Low

④ Only Clock Input high on flip-flop, other element Inputs High/Inputs Low


⑤ Operating frequency (MHz)

## GENERAL INFORMATION

# PLASTIC MRTL MC700P/800P series

### PACKAGING

Plastic MRTL 14-lead devices are in Case 605 (TO-116); 16-lead devices are in Case 612.



### MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$

Rating	Symbol	Value	Unit
Input Voltage	—	$\pm 4.0$	Vdc
Power Supply Voltage (Pulsed $\leq 1.0$ s)	—	+12	Vdc
Operating Temperature Range MC700P Series MC800P Series	$T_A$	+15 to +55 0 to +75	°C
Storage Temperature Range	$T_{Stg}$	-55 to +125	°C

### TEST CONDITION TOLERANCES

$$V_{SOT} = \pm 10 \text{ mV} \quad V_{CC} = \pm 10 \text{ mV} \quad V_{in} = \pm 2 \text{ mV} \quad V_R = \pm 1\% \quad V_{on} = \pm 2 \text{ mV} \quad V_{off} = \pm 2 \text{ mV} \quad V_{UL} = \pm 2 \text{ mV}$$

### DEFINITIONS

- $I_{A2}, I_{A3}$ : Minimum available output current from a device with an output loading factor of 2, 3, 4, 5, 10, 13, and 16 respectively. Output voltage not to fall below the value of  $V_{in}$ .
- $I_{A5}$ : Minimum available output current from a buffer. Output voltage not to fall below the value of  $V_{on}$ .
- $I_{AM}$ : The maximum available current from the output of a Dual Gate.
- $I_{CEX}$ : Collector current of a circuit when  $V_{in}$  is applied to the output pin and  $V_{off}$  is applied to the input pins.
- $I_{in}$ : Maximum input current drawn by one input of a gate with  $V_{in}$  applied. All other gate inputs are returned to  $V_{SOT}$ .
- 1.8  $I_{in}$** : Current drawn from the  $V_{in}$  supply by the Toggle pin of the Flip-Flop.
- 2  $I_{in}$** : Maximum input current drawn by one input of a device with 2 bases internally tied together.
- $I_L$ : Isolation leakage current.

$I_o$ : Output load current.

$V_{SOT}$ : A high value voltage applied to an input of a device to insure saturation of the driven transistor.

$V_{CC}$ : Supply voltage.

$V_{CE(SAT)}$ : Maximum saturation voltage with  $V_{SOT}$  applied to the input.

$V_{in}$ : Minimum high level voltage applied to the input of a device.

$V_{LL}$ : A supply voltage low enough to allow flow of leakage currents only.

$V_{off}$ : The maximum voltage which may be applied to an input terminal without turning the transistor on.

$V_{on}$ : The minimum voltage which may be applied to an input terminal that will turn the transistor on.

$V_{out}$ : The maximum output voltage with  $V_{on}$  applied to the input.

$V_R$ : Value of external resistor connected to  $V_{CC}$  for test purposes.

$V_{RH}$  = highest node resistor value

$V_{RL}$  = lowest node resistor value

### • EXPANDER RULES:

1. The MC785P/885P, MC786P/886P and MC9719P/9819P MRTL expanders can be used to expand medium-power MRTL output nodes only. The MC9721P/9821P expander can be used to expand mW MRTL output nodes only.
  2. mW MRTL and MC800 MRTL Series: When using the MC885P, MC886P, MC9819P or MC9721/9821 subtract 0.5 from the output loading factor of the expanded gate for each expander node that is connected; also increase the input loading factor of the expanded gate by a factor of 1.33.
  3. MC700 MRTL Series: When using the MC785P, MC786P or MC9719P subtract 2.0 from the output loading factor of the medium-power MRTL expanded gate for each expander node that is connected; also increase the input loading factor of the medium-power expanded gate by a factor of 3.75.
- The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output.
  - When mixing MRTL and mWMRTL in the same system, the loading factors must be normalized in accordance with the input current of the units being driven.
  - All unused inputs should be returned to ground.

### GENERAL RULES

## LOW-POWER mW MRTL DEVICES

The logic diagrams shown describe the MC700P/MC800P Series of low-power resistor-transistor logic integrated circuits and permit quick selection of those circuits required for the implementation of a system design. Pertinent information such as logic equations, truth tables, typical propagation delay time ( $t_{pd}$ ), typical package power dissipation ( $P_D$ ), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (if on the circuit input terminal) or load driving ability – fan-out – (if on the circuit output terminal).

Using the indicated loading factors, these low-power mW MRTL circuits are compatible with the medium-power MRTL circuits shown in this section. The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output. The loading data is valid over the temperature range of +15 to +55°C for the MC700P Series, and 0 to +75°C for the MC800P Series, with  $V_{CC} = 3.6 \text{ V} \pm 10\%$ .


## GATES

<b>MC718P • MC818P</b> Dual 3-Input Gate $3 = \overline{2 + 12 + 13}$ $t_{pd} = 27 \text{ ns}$ $P_D = 12 \text{ mW (Input High)}$ $2.5 \text{ mW (Inputs Low)}$	<b>MC719P • MC819P</b> Dual 4-Input Gate $12 = \overline{2 + 3 + 13 + 14}$ $t_{pd} = 27 \text{ ns}$ $P_D = 13 \text{ mW (Input High)}$ $2.5 \text{ mW (Inputs Low)}$	<b>MC793P • MC893P</b> Triple 3-Input Gate $3 = \overline{1 + 2 + 14}$ $t_{pd} = 27 \text{ ns}$ $P_D = 18 \text{ mW (Input High)}$ $3.5 \text{ mW (Inputs Low)}$
<b>MC717P • MC817P</b> Quad 2-Input Gate $3 = \overline{1 + 2}$ $t_{pd} = 27 \text{ ns}$ $P_D = 20 \text{ mW (Input High)}$ $5.0 \text{ mW (Inputs Low)}$	<b>MC764P • MC864P</b> Dual Exclusive OR-NOR Gate $12 = (\overline{1+2}) \cdot (\overline{13+14})$ $3 = \overline{\overline{1+2}} + \overline{\overline{13+14}}$ $t_{pd} = 65 \text{ ns (Pins 5 and 3)}$ $t_{pd} = 35 \text{ ns (Pins 10 and 12)}$ $P_D = 25 \text{ mW}$	

# LOW-POWER mW MRTL DEVICES (continued)

## FLIP-FLOPS

MC722P • MC822P  
J-K Flip-Flop



$f_{Tog} = 1 \text{ MHz}$   
 $P_D = 24 \text{ mW (Only Clock Input High)}$   
 $20 \text{ mW (Inputs Low)}$

DIRECT INPUT OPERATION ①


S <sub>D</sub>	C <sub>D</sub>	Q	Q̄
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT OPERATION ③

t <sub>n</sub> ④		t <sub>n+1</sub> ④	
S	C	Q	Q̄
1	1	Q <sub>n</sub> ⑤	Q̄ <sub>n</sub>
1	0	1	0
0	1	0	1
0	0	Q̄ <sub>n</sub>	Q <sub>n</sub> ⑤

1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from  $S_D = C_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
5.  $Q_n$  is the state of the Q output in the time period  $t_n$ .
6. Clock pulse fall time must be  $< 100 \text{ ns}$ .

MC767P • MC867P  
Quad Latch




$t_{pd(\text{avg})}^* = 50 \text{ ns typ}$   
 $P_D = 110 \text{ mW typ}$

$$* \text{Avg } t_{pd} = \frac{t_{on} + t_{off}}{2}$$

TRUTH TABLE

E	D	Q <sub>n+1</sub>	Q̄ <sub>n+1</sub>
0	0	Q <sub>n</sub>	Q̄ <sub>n</sub>
0	1	Q <sub>n</sub>	Q̄ <sub>n</sub>
1	0	0	1
1	1	1	0

MC776P • MC876P  
Dual J-K Flip-Flop



$f_{Tog} = 3 \text{ MHz}$   
 $P_D = 41 \text{ mW (Only Clock Input High)}$   
 $29 \text{ mW (Inputs Low)}$

CLOCKED INPUT OPERATION


t <sub>n</sub>		t <sub>n+1</sub>	
S	C	Q	Q̄
1	1	Q <sub>n</sub>	Q̄ <sub>n</sub>
1	0	1	0
0	1	0	1
0	0	Q̄ <sub>n</sub>	Q <sub>n</sub>

1. Direct input ( $C_D$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .
4. Clock pulse fall time must be  $< 100 \text{ ns}$ .

## LOW-POWER mW MRTL DEVICES (continued)

### FLIP-FLOPS (continued)

**MC778P • MC878P**  
Dual Type D Flip-Flop



$f_{Tog} = 1 \text{ MHz}$   
 $P_D = 48 \text{ mW}$  (Direct Set ( $S_D$ ) and Direct Clear ( $C_D$ ) Low; all other Inputs High)  
 $35 \text{ mW}$  (All Inputs Low)

DIRECT INPUT OPERATION ①


$S_D$	$C_D$	$Q$	$\bar{Q}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT OPERATION ③

$t_n$ ④	$t_{n+1}$ ④		
$S$	$Q$		
1	1	0	
0	0	1	

1. Clock (T input) must be high.
2. The output state will not change when the input state goes from  $S_D = C_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .

**MC9722P • MC9822P**  
Dual J-K Flip-Flop



CLOCKED INPUT OPERATION ①


$t_n$ ②	$t_{n+1}$ ②		
$S$	$C$	$Q$	$\bar{Q}$
1	1	$Q_n$ ③	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ③

$f_{Tog} = 4.0 \text{ MHz}$   
 $t_{pd} = 75 \text{ ns typ}$   
 $P_D = 24 \text{ mW typ}$  (Only Clock Input High)

1. Direct input ( $C_D$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .

### BUFFER


**MC798P • MC898P**  
Dual 2-Input Buffer



$3 = \overline{2 + 13}$   
 $t_{pd} = 57 \text{ ns}$   
 $P_D = 14 \text{ mW}$  (Input High)  
 $46 \text{ mW}$  (Inputs Low)

### INVERTER

**MC9718P • MC9818P**  
Hex Inverter




$7 = \overline{8}$   
 $t_{pd} = 27 \text{ ns}$   
 $P_D = 7.0 \text{ mW}$  (Input High)  
 $3.0 \text{ mW}$  (Input Low)

## LOW-POWER mW MRTL DEVICES (continued)


### EXPANDERS

**MC9720P • MC9820P**  
Hex Expander



$t_{pd} = 12 \text{ ns}$   
 $P_D = 30 \text{ mW (Inputs High)}$   
 Negligible (Inputs Low)


**MC9721P • MC9821P**  
Quad 2-Input Expander



$t_{pd} = 27 \text{ ns}$   
 $P_D = 20 \text{ mW typ (Input High)}$   
 Negligible (Inputs Low)

### DECODER

**MC770P • MC870P**  
BCD-to-Decimal Decoder



TRUTH TABLE	
INPUT (BCD)	OUTPUT (DECIMAL)
2 <sup>3</sup> 2 <sup>2</sup> 2 <sup>1</sup> 2 <sup>0</sup>	0 1 2 3 4 5 6 7 8 9
14 15 11 12	10 9 8 7 6 5 3 2 1 16
0 0 0 0	0 1 0 0 0 0 0 0 0 0
0 0 0 1	0 0 1 0 0 0 0 0 0 0
0 0 1 0	0 0 0 1 0 0 0 0 0 0
0 0 1 1	0 0 0 0 1 0 0 0 0 0
0 1 0 0	0 0 0 0 0 1 0 0 0 0
0 1 0 1	0 0 0 0 0 0 1 0 0 0
0 1 1 0	0 0 0 0 0 0 0 1 0 0
0 1 1 1	0 0 0 0 0 0 0 0 1 0
1 0 0 0	0 0 0 0 0 0 0 0 0 1
1 0 0 1	0 0 0 0 0 0 0 0 0 0
1 0 1 0	0 0 0 0 0 0 0 0 0 0
1 0 1 1	0 0 0 0 0 0 0 0 0 0
1 1 0 0	0 0 0 0 0 0 0 0 0 0
1 1 0 1	0 0 0 0 0 0 0 0 0 0
1 1 1 0	0 0 0 0 0 0 0 0 0 0
1 1 1 1	0 0 0 0 0 0 0 0 0 0

$t_{pd} = 36 \text{ ns}$   
 $P_D = 100 \text{ mW typ (All inputs high)}$


## MEDIUM-POWER MRTL DEVICES

The logic diagrams shown describe the MC700P/MC800P Series of medium-power resistor-transistor logic integrated circuits and permit quick selection of those circuits required for the implementation of a system design. Pertinent information such as logic equations, truth tables, typical propagation delay time ( $t_{pd}$ ), typical package power dissipation ( $P_D$ ), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis or brackets indicates the input loading factor (if on the circuit input terminal) or load driving ability — fan-out — (if on the circuit output terminal). The bracketed number is the loading factor when working with other medium-power devices; e.g., [1] is the MRTL load factor defined as 1 times the MRTL basic gate input current (600  $\mu$ Adc @ +25°C). The number

in parenthesis is the loading factor when working with mW MRTL devices; e.g., (3) is the MRTL load factor defined as 3 times the mW MRTL basic gate input current (140  $\mu$ Adc @ +25°C).

Using the parenthetic loading factors, these medium-power MRTL circuits are compatible with the low-power mW MRTL circuits shown in this section. The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output. The loading data is valid over the temperature range of +15 to +55°C for the MC700P Series, and 0 to +75°C for the MC800P Series, with  $V_{CC} = 3.6$  V  $\pm 10\%$ .


## GATES

MC715P • MC815P  
Dual 3-Input Gate

$$3 = 2 + 12 + 13$$

$$t_{pd} = 12 \text{ ns}$$



$P_D = 55$  mW (Input High)  
15 mW (Inputs Low)

MC724P • MC824P  
Quad 2-Input Gate

$$3 = \overline{1 + 2}$$

$$t_{pd} = 12 \text{ ns}$$


$P_D = 100$  mW (Input High)  
30 mW (Inputs Low)

MC771P • MC871P  
Quad Exclusive "OR" GateMC725P • MC825P  
Dual 4-Input Gate

$$12 = 2 + 3 + 13 + 14$$

$$t_{pd} = 12 \text{ ns}$$


$P_D = 60$  mW (Input High)  
15 mW (Inputs Low)

MC792P • MC892P  
Triple 3-Input Gate

$$3 = \overline{1 + 2 + 14}$$

$$t_{pd} = 12 \text{ ns}$$

$P_D = 82$  mW (Input High)  
24 mW (Inputs Low)



$$3 = 1 \cdot \overline{2} + \overline{1} \cdot 2$$

$$t_{pd} = 12 \text{ ns}$$

$P_D = 87$  mW

## MEDIUM-POWER MRTL DEVICES (continued)

### GATES (continued)

MC9713P • MC9813P Quad 2-Input AND Gate	MC9714P • MC9814P Quad 2-Input NAND Gate	MC9715P • MC9815P Quad 2-Input OR Gate
<p>[1] (3) 1 [1] (3) 2 [1] (3) 6 [1] (3) 7 [1] (3) 9 [1] (3) 10 [1] (3) 12 [1] (3) 13</p> <p>3 = 1 + 2</p> <p>Avg <math>t_{pd}</math>* = 28 ns typ  <math>P_D</math> = 100 mW typ  Operating f = 14 MHz typ  <math>*Avg t_{pd} = \frac{t_{on} + t_{off}}{2}</math></p>	<p>[1] (3) 1 [1] (3) 2 [1] (3) 6 [1] (3) 7 [1] (3) 9 [1] (3) 10 [1] (3) 12 [1] (3) 13</p> <p>3 = 1 + 2</p> <p><math>P_D</math> = 145 mW typ  Operating f = 14 MHz typ</p>	<p>[1] (3) 1 [1] (3) 2 [1] (3) 6 [1] (3) 7 [1] (3) 9 [1] (3) 10 [1] (3) 12 [1] (3) 13</p> <p>3 = 1 + 2</p> <p><math>P_D</math> = 100 mW typ (Inputs Low)  = 28 mW typ (Inputs High)  Operating f = 14 MHz typ</p>

### BUFFERS

MC788P • MC888P Dual 3-Input Buffer (Non-Inverting)	MC799P • MC899P Dual Buffer
<p>[1] (3) 1 [1] (3) 2 [1] (3) 3</p> <p>[1] (3) 5 [1] (3) 6 [1] (3) 7</p> <p>14 = 1 + 2 + 3  <math>P_D</math> = 145 mW (Input High)  56 mW (Inputs Low)      13 = 1 + 2 + 3  Outputs 12, 13, or 14 may not be used simultaneously.  Outputs 8, 9, or 10 may not be used simultaneously.</p>	<p>9 [2] (6) 6 [2] (6) 13 12</p> <p>10 (16) [5] 5 (80) [25] 3 (80) [25] 2 (16) [5]</p> <p>10 = 6  <math>P_D</math> = 50 mW (Input High)  100 mW (Inputs Low)  Outputs 2 and 3 may not be used simultaneously.  Outputs 5 and 10 may not be used simultaneously.</p>

### EXPANDERS

MC785P • MC885P Quad 2-Input Expander	MC786P • MC886P Dual 4-Input Expander	MC9719P • MC9819P Hex Expander
<p>[1.3] (3.75) 1 [1.3] (3.75) 2 [1.3] (3.75) 6 [1.3] (3.75) 7 [1.3] (3.75) 9 [1.3] (3.75) 10 [1.3] (3.75) 12 [1.3] (3.75) 13</p> <p>3 = 1 + 2</p> <p><math>t_{pd}</math> = 12 ns  <math>P_D</math> = 20 mW (Input High)  Negligible (Inputs Low)</p>	<p>[1.3] (3.75) 2 [1.3] (3.75) 3 [1.3] (3.75) 13 [1.3] (3.75) 14</p> <p>[1.3] (3.75) 5 [1.3] (3.75) 6 [1.3] (3.75) 7 [1.3] (3.75) 9</p> <p>12 = 2 + 3 + 13 + 14  <math>t_{pd}</math> = 12 ns  <math>P_D</math> = 20 mW (Input High)  Negligible (Inputs Low)</p>	<p>[1.3] (3.75) 8 [1.3] (3.75) 9 [1.3] (3.75) 10 [1.3] (3.75) 12 [1.3] (3.75) 13 [1.3] (3.75) 14</p> <p>7 = 8</p> <p><math>t_{pd}</math> = 12 ns  <math>P_D</math> = 13 mW (Input High)  Negligible (Inputs Low)</p>

## MEDIUM-POWER MRTL DEVICES (continued)

### FLIP-FLOPS


<table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">DIRECT INPUT OPERATION ①</th> </tr> <tr> <th>S<sub>D</sub></th> <th>C<sub>D</sub></th> <th>Q</th> <th><math>\bar{Q}</math></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>②</td> <td>②</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th colspan="3">CLOCKED INPUT OPERATION ③ all types</th> </tr> <tr> <th>t<sub>n</sub> ④</th> <th>t<sub>n+1</sub> ④</th> <th></th> </tr> <tr> <th>S</th> <th>C</th> <th>Q</th> <th><math>\bar{Q}</math></th> </tr> </thead> <tbody> <tr> <td>1</td> <td>1</td> <td>Q<sub>n</sub> ⑤</td> <td><math>\bar{Q}_n</math></td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> <td><math>\bar{Q}_n</math></td> <td>Q<sub>n</sub> ⑤</td> </tr> </tbody> </table>	DIRECT INPUT OPERATION ①			S <sub>D</sub>	C <sub>D</sub>	Q	$\bar{Q}$	0	0	②	②	1	0	1	0	0	1	0	1	1	1	0	0	CLOCKED INPUT OPERATION ③ all types			t <sub>n</sub> ④	t <sub>n+1</sub> ④		S	C	Q	$\bar{Q}$	1	1	Q <sub>n</sub> ⑤	$\bar{Q}_n$	1	0	1	0	0	1	0	1	0	0	$\bar{Q}_n$	Q <sub>n</sub> ⑤	<b>J-K FLIP-FLOP TRUTH TABLES</b> <ol style="list-style-type: none"> <li>1. Clock (T) to remain unchanged.</li> <li>2. The output state will not change when the input state goes from S<sub>D</sub> = <math>\bar{C}_D</math> to S<sub>D</sub> = C<sub>D</sub> = 0. The output state cannot be predetermined in the case where the input goes from S<sub>D</sub> = C<sub>D</sub> = 1 to S<sub>D</sub> = C<sub>D</sub> = 0.</li> <li>3. Direct inputs (C<sub>D</sub> and S<sub>D</sub>) must be low.</li> <li>4. The time period prior to the negative transition of the clock pulse is denoted t<sub>n</sub> and the time period subsequent to this transition is denoted t<sub>n+1</sub>.</li> <li>5. Q<sub>n</sub> is the state of the Q output in the time period t<sub>n</sub>.</li> <li>6. Clock pulse fall time must be &lt; 100 ns.</li> </ol>	<b>MC791P • MC891P</b> <b>Dual J-K Flip-Flop</b> <p>[1] (3) 3—S Q—13 (16) [5]  [2] (5) 2—T  [1] (3) 1—C C<sub>D</sub> <math>\bar{Q}</math>—14 (16) [5]  [1] (3) 12—  [1] (3) 5—S Q—9 (16) [5]  [2] (5) 6—T  [1] (3) 7—C C<sub>D</sub> <math>\bar{Q}</math>—8 (16) [5]  [1] (3) 10—</p> <p>f<sub>Tog</sub> = 4 MHz  P<sub>D</sub> = 190 mW (Only Clock Input High)  160 mW (Inputs Low)</p>
DIRECT INPUT OPERATION ①																																																			
S <sub>D</sub>	C <sub>D</sub>	Q	$\bar{Q}$																																																
0	0	②	②																																																
1	0	1	0																																																
0	1	0	1																																																
1	1	0	0																																																
CLOCKED INPUT OPERATION ③ all types																																																			
t <sub>n</sub> ④	t <sub>n+1</sub> ④																																																		
S	C	Q	$\bar{Q}$																																																
1	1	Q <sub>n</sub> ⑤	$\bar{Q}_n$																																																
1	0	1	0																																																
0	1	0	1																																																
0	0	$\bar{Q}_n$	Q <sub>n</sub> ⑤																																																
<b>MC723P • MC816P</b> <b>J-K Flip-Flop</b> <p>[1] (3) 12—S Q—10 (10) [3]  [2] (5) 2—T  [1] (3) 3—C C<sub>D</sub> <math>\bar{Q}</math>—5 (10) [3]  [1] (3) 9—</p> <p>f<sub>Tog</sub> = 4 MHz  P<sub>D</sub> = 91 mW (Only Clock Input High)  79 mW (Inputs Low)</p>	<b>MC726P • MC826P</b> <b>J-K Flip-Flop</b> <p>[1] (3) 12—  [1] (3) 13—S Q—10 (16) [5]  [2] (5) 2—T  [1] (3) 3—C C<sub>D</sub> <math>\bar{Q}</math>—6 (16) [5]  [1] (3) 9—</p> <p>f<sub>Tog</sub> = 4 MHz  P<sub>D</sub> = 100 mW (Only Clock Input High)  86 mW (Inputs Low)</p>	<b>MC790P • MC890P</b> <b>Dual J-K Flip-Flop</b> <p>[1] (3) 3—S Q—13 (10) [3]  [2] (5) 2—T  [1] (3) 1—C C<sub>D</sub> <math>\bar{Q}</math>—14 (10) [3]  [1] (3) 12—  [1] (3) 5—S Q—9 (10) [3]  [2] (5) 6—T  [1] (3) 7—C C<sub>D</sub> <math>\bar{Q}</math>—8 (10) [3]  [1] (3) 10—</p> <p>f<sub>Tog</sub> = 4 MHz  P<sub>D</sub> = 182 mW (Only Clock Input High)  158 mW (Inputs Low)</p>																																																	

### MULTIFUNCTION DEVICES


<b>MC779P • MC879P</b> <b>Multifunction</b> (1 J-K FLIP-FLOP, 1 EXPANDER, 2 BUFFERS) <p>[2] (6) 1— 2 (80) [25]  [2] (6) 14— 13 (80) [25]  [1.3] * (3.75)* 3— 12  [1] (3) 5—S Q—9 (10) [3]  [2] (5) 6—T  [1] (3) 7—C C<sub>D</sub> <math>\bar{Q}</math>—8 (10) [3]  [1] (3) 10—</p> <table border="1" style="margin-top: 10px; border-collapse: collapse; text-align: center;"> <thead> <tr> <th></th> <th>f<sub>Tog</sub> MHz</th> <th>t<sub>pd</sub> ns</th> <th>P<sub>D</sub> mW</th> </tr> <tr> <th></th> <th></th> <th></th> <th>(Input High) (Inputs Low)</th> </tr> </thead> <tbody> <tr> <td>FLIP-FLOP</td> <td>4</td> <td>—</td> <td>91‡ 79</td> </tr> <tr> <td>EACH BUFFER</td> <td>—</td> <td>15</td> <td>25 45</td> </tr> <tr> <td>EXPANDER</td> <td>—</td> <td>12</td> <td>25 Negligible</td> </tr> </tbody> </table> <p>‡Only Clock Input High</p> <p>*Input loading factor is 3 for mW MRTL, or 1 for MRTL, if pin 12 is tied to pin 8 or 9 on the same package.</p>		f <sub>Tog</sub> MHz	t <sub>pd</sub> ns	P <sub>D</sub> mW				(Input High) (Inputs Low)	FLIP-FLOP	4	—	91‡ 79	EACH BUFFER	—	15	25 45	EXPANDER	—	12	25 Negligible	<b>MC787P • MC887P</b> <b>Multifunction</b> (1 J-K FLIP-FLOP, 1 INVERTER, 2 BUFFERS) <p>[2] (6) 1— 2 (80) [25]  [2] (6) 14— 13 (80) [25]  [1] (3) 3— 12 (16) [5]  [1] (3) 5—S Q—9 (10) [3]  [2] (5) 6—T  [1] (3) 7—C C<sub>D</sub> <math>\bar{Q}</math>—8 (10) [3]  [1] (3) 10—</p> <table border="1" style="margin-top: 10px; border-collapse: collapse; text-align: center;"> <thead> <tr> <th></th> <th>f<sub>Tog</sub> MHz</th> <th>t<sub>pd</sub> ns</th> <th>P<sub>D</sub> mW</th> </tr> <tr> <th></th> <th></th> <th></th> <th>(Input High) (Inputs Low)</th> </tr> </thead> <tbody> <tr> <td>FLIP-FLOP</td> <td>4</td> <td>—</td> <td>91‡ 79</td> </tr> <tr> <td>EACH BUFFER</td> <td>—</td> <td>15</td> <td>25 45</td> </tr> <tr> <td>INVERTER</td> <td>—</td> <td>12</td> <td>22 8</td> </tr> </tbody> </table> <p>‡Only Clock Input High</p>		f <sub>Tog</sub> MHz	t <sub>pd</sub> ns	P <sub>D</sub> mW				(Input High) (Inputs Low)	FLIP-FLOP	4	—	91‡ 79	EACH BUFFER	—	15	25 45	INVERTER	—	12	22 8
	f <sub>Tog</sub> MHz	t <sub>pd</sub> ns	P <sub>D</sub> mW																																						
			(Input High) (Inputs Low)																																						
FLIP-FLOP	4	—	91‡ 79																																						
EACH BUFFER	—	15	25 45																																						
EXPANDER	—	12	25 Negligible																																						
	f <sub>Tog</sub> MHz	t <sub>pd</sub> ns	P <sub>D</sub> mW																																						
			(Input High) (Inputs Low)																																						
FLIP-FLOP	4	—	91‡ 79																																						
EACH BUFFER	—	15	25 45																																						
INVERTER	—	12	22 8																																						

## MEDIUM-POWER MRTL DEVICES (continued)


### SHIFT REGISTERS



### INVERTER




### SCHMITT TRIGGER




## MEDIUM-POWER MRTL DEVICES (continued)


### HALF ADDER



### FULL ADDERS




### FULL SUBTRACTOR



TRUTH TABLE


INPUT LOGIC LEVEL			OUTPUT LOGIC LEVEL	
X	Y	B <sub>i</sub>	D	B <sub>o</sub>
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



## MEDIUM-POWER MRTL DEVICES (continued)


### DATA ROUTING FUNCTIONS

MC9701P • MC9801P  
Dual 4-Channel Data Selector



TRUTH TABLE

Input Select		Data Line Selected
S1	S2	
0	0	D1
0	1	D2
1	0	D3
1	1	D4




$$\text{Output} = \overline{S_1} \overline{S_2} D_1 + \overline{S_1} S_2 D_2 + S_1 \overline{S_2} D_3 + S_1 S_2 D_4$$

$$\text{Avg. } t_{pd} = 25 \text{ ns typ} \quad P_D = 100 \text{ mW typ}$$

Operating Frequency = 18 MHz typ

(Both Selector Inputs and Data Inputs High)

MC9707P • MC9807P  
Dual 4-Channel Data Distributor



TRUTH TABLE

Pin Numbers Level	INPUTS		OUTPUTS			
	D	S1 S2	0	1	2	3
1	2	16	3	5	15	14
9	8	10	7	6	11	12
0	*	*	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

\* Either state.


$$\text{Avg. } t_{pd} = 25 \text{ ns typ} \quad P_D = 150 \text{ mW typ}$$

$$* \text{Avg. } t_{pd} = \frac{t_{on} + t_{off}}{2}$$

## MEDIUM-POWER MRTL DEVICES (continued)

### COUNTERS


**MC777P • MC877P**  
Binary Up Counter



$f_{Tog} = 4.0 \text{ MHz}$   
 $P_D = 180 \text{ mW typ}$

DECODING LOGIC	
0	$\bar{A} \bar{B} \bar{C} \bar{D}$
1	$A \bar{B} \bar{C} \bar{D}$
2	$\bar{A} B \bar{C} \bar{D}$
3	$A B \bar{C} \bar{D}$
4	$\bar{A} \bar{B} C \bar{D}$
5	$A \bar{B} C \bar{D}$
6	$\bar{A} B C \bar{D}$
7	$A B C \bar{D}$
8	$\bar{A} \bar{B} \bar{C} D$
9	$A \bar{B} \bar{C} D$
10	$\bar{A} B \bar{C} D$
11	$A B \bar{C} D$
12	$\bar{A} \bar{B} C D$
13	$A \bar{B} C D$
14	$\bar{A} B C D$
15	$A B C D$

**MC780P • MC880P**  
Decade Up Counter




$P_D = 250 \text{ mW typ}$   
 $f = 4.0 \text{ MHz}$   
 Counting Frequency

DECODING LOGIC	
0	$\bar{A} \bar{B} \bar{C} \bar{D}$
1	$A \bar{B} \bar{C} \bar{D}$
2	$\bar{A} B \bar{C} \bar{D}$
3	$A B \bar{C} \bar{D}$
4	$\bar{A} \bar{B} C \bar{D}$
5	$A \bar{B} C \bar{D}$
6	$\bar{A} B C \bar{D}$
7	$A B C \bar{D}$
8	$\bar{A} \bar{B} \bar{C} D$
9	$A \bar{B} \bar{C} D$

## MEDIUM-POWER MRTL DEVICES (continued)

### DECODER/DRIVER

**MC9760P • MC9860P**  
BCD-to-Decimal Decoder/Driver



$P_D = 115 \text{ mW typ}$

TRUTH TABLE

Value Pin No. Logic Levels	INPUT* (BCD)				OUTPUT (DECIMAL)									
	2 <sup>0</sup> 6	2 <sup>1</sup> 7	2 <sup>2</sup> 15	2 <sup>3</sup> 14	0	1	2	3	4	5	6	7	8	9
1	1	1	1	1	0	1	1	1	1	1	1	1	1	1
0	1	1	1	1	1	0	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	0	1	1	1	1	1	1	1
0	0	1	1	1	1	1	1	0	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	1	1	1	1	1	1
0	1	0	1	1	1	1	1	1	1	0	1	1	1	1
1	0	0	1	1	1	1	1	1	1	1	1	0	1	1
0	0	0	1	1	1	1	1	1	1	1	1	1	0	1
1	1	1	0	1	1	1	1	1	1	1	1	1	0	1
0	1	1	1	0	1	1	1	1	1	1	1	1	1	0


Logic "0"  $\leq 1.5 \text{ Vdc} @ 6.0 \text{ mA}$   
Logic "1"  $\geq 65 \text{ Vdc}$  (MC9760)  
Logic "1"  $\geq 70 \text{ Vdc}$  (MC9860)

\* Any input configuration not shown results in an indeterminate state at the outputs.


DUAL 3-INPUT GATES

PLASTIC MRTL MC700P/800P series

## MC715P • MC815P



Two 3-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-coupled to form bistable elements.



$$3 = \overline{2 + 12 + 13}$$

NUMBER IN PARENTHESES  
INDICATES mW MRTL LOADING FACTOR



NUMBER IN BRACKETS  
INDICATES MRTL LOADING FACTOR

$$t_{pd} = 12 \text{ ns}$$

$$P_d = 55 \text{ mW (Input High)}$$

$$15 \text{ mW (Inputs Low)}$$

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



TEST VOLTAGE VALUES						@ Test Temperature
(Volts)						
	$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{CC}$	
MC815P	0.960	0.930	1.80	0.570	3.60	0°C
	0.910	0.880	1.80	0.500	3.60	+25°C
	0.820	0.790	1.80	0.450	3.60	+75°C
MC715P	0.865	0.865	1.80	0.475	3.60	+15°C
	0.850	0.850	1.80	0.460	3.60	+25°C
	0.800	0.800	1.80	0.430	3.60	+55°C

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
The other gate is tested in the same manner.


Characteristic	Symbol	Pin Under Test	MC815P Test Limits						MC715P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{CC}$	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max		
Input Current	$I_{in}$	2 12 13	-	600	-	600	-	570	$\mu$ Adc	-	500	-	500	-	470	$\mu$ Adc	2 12 13	-	12, 13 2, 13 2, 12	-	11 - - ↓	4 ↓
Output Current	$I_{A5}$	3	3.00	-	3.00	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	3	-	2, 12, 13	11	4
Output Voltage	$V_{out}$	3 3 3	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	- - -	12 13 2	-	-	11 - - ↓	2, 4, 13 2, 4, 12 4, 12, 13
Saturation Voltage	$V_{CE(sat)}$	3 3 3	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	- - -	12 13 2	-	-	11 - - ↓	2, 4, 13 2, 4, 12 4, 12, 13
Switching Time	$t_{on} + t_{off}$	3, 13	-	-	-	48	-	-	ns	-	-	-	48	-	-	ns	Pulse In 13	Pulse Out 3	-	-	11	2, 4, 12

Ground input pins of gate not under test. Other pins not listed are left open.


QUAD 2-INPUT GATES

PLASTIC mW MRTL MC700P/800P series

## MC717P • MC817P



Four 2-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-coupled to form bistable elements.




$$3 = \overline{1 + 2}$$

NUMBER IN PARENTHESES  
INDICATES LOADING FACTOR

$t_{pd} = 27 \text{ ns}$   
 $P_d = 20 \text{ mW (Input High)}$   
 $5.0 \text{ mW (Inputs Low)}$

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
The other gates are tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC817P Test Limits						MC717P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>eff</sub>	V <sub>cc</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>eff</sub>	V <sub>cc</sub>	
Input Current	I <sub>in</sub>	1 2	- 150	- 150	- 140	- 140	- 140	- 140	μA/dc μA/dc	- 150	- 150	- 150	- 150	- 150	- 150	μA/dc μA/dc	1 2	- -	2 1	- -	11 11	4 4
Output Current	I <sub>A4</sub>	3	570	-	570	-	535	-	μA/dc	570	-	570	-	570	-	μA/dc	-	3	-	1, 2	11	4
Output Voltage	V <sub>out</sub>	3 3	- 400	- 400	- 350	- 350	- 300	- 300	mVdc mVdc	- 400	- 400	- 300	- 300	- 320	- 320	mVdc mVdc	- -	1 2	- -	- -	11 11	2, 4 1, 4
Saturation Voltage	V <sub>CE(sat)</sub>	3 3	- 250	- 250	- 250	- 250	- 250	- 250	mVdc mVdc	- 220	- 220	- 230	- 230	- 320	- 320	mVdc mVdc	- -	- 2	1 -	- -	11 11	2, 4 1, 4
Switching Time	t <sub>on</sub> + t <sub>off</sub>	1, 3	-	-	-	90	-	-	ns	-	-	-	90	-	-	ns	Pulse In Pulse Out	1 3	-	-	11	2, 4

Ground input pins of gates not under test. Other pins not listed are left open.


@ Test Temperature	TEST VOLTAGE VALUES					
	(Volts)					
0°C	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>eff</sub>	V <sub>cc</sub>	
MC817P	0.880	0.850	1.80	0.500	3.60	
	0.830	0.800	1.80	0.460	3.60	
	0.740	0.710	1.80	0.400	3.60	
	0.865	0.865	1.80	0.475	3.60	
	0.850	0.850	1.80	0.460	3.60	
	0.800	0.800	1.80	0.430	3.60	

MC717P	+15°C	+25°C	+55°C


DUAL 3-INPUT GATES

PLASTIC mW MRTL MC700P/800P series

## MC718P • MC818P



Two 3-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.



$$3 = \overline{2 + 12 + 13}$$



NUMBER IN PARENTHESES INDICATES LOADING FACTOR

$$t_{pd} = 27 \text{ ns}$$

$$P_d = 12 \text{ mW (Input High)}$$

$$2.5 \text{ mW (Inputs Low)}$$

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



TEST VOLTAGE VALUES (Volts)					
@ Test Temperature	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>
	0.880	0.850	1.80	0.500	3.60
MC818P	0.830	0.800	1.80	0.460	3.60
	0.740	0.710	1.80	0.400	3.60
MC718P	0.865	0.865	1.80	0.475	3.60
	0.850	0.850	1.80	0.460	3.60
+25°C					
+75°C					
+15°C					
+55°C					
0.800					

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
The other gate is tested in the same manner.


Characteristic	Symbol	Pin Under Test	MC818P Test Limits						MC718P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		2	12, 13	-	11	4	
Input Current	I <sub>in</sub>	2 12 13	- - -	150 ↓ -	- - -	140 ↓ -	- - -	140 ↓ -	μAdc ↓	- - -	150 ↓ -	- - -	150 ↓ -	- - -	μAdc ↓	2 12 13	- - -	12, 13 2, 13 2, 12	- - -	11 ↓	4 ↓	
Output Current	I <sub>A4</sub>	3	570	-	570	-	535	-	μAdc	570	-	570	-	570	-	μAdc	3	-	-	2, 12, 13	11	4
Output Voltage	V <sub>out</sub>	3 3 3	- - -	400 ↓ -	- - -	350 ↓ -	- - -	300 ↓ -	mVdc ↓	- - -	400 ↓ -	- - -	300 ↓ -	- - -	320 ↓ -	- - -	12 13 2	- - -	- - -	11 ↓	2, 4, 13 2, 4, 13 4, 12, 13	
Saturation Voltage	V <sub>CE(sat)</sub>	3 3 3	- - -	250 ↓ -	- - -	250 ↓ -	- - -	250 ↓ -	mVdc ↓	- - -	220 ↓ -	- - -	230 ↓ -	- - -	320 ↓ -	- - -	- - -	12 13 2	- - -	- - -	11 ↓	2, 4, 13 2, 4, 12 4, 12, 13
Switching Time	t <sub>on</sub> + t <sub>off</sub>	3, 13	-	-	-	90	-	-	ns	-	-	-	90	-	-	ns	Pulse In 13	Pulse Out 3	-	-	11	2, 4, 12

Ground unused input pins. Other pins not listed are left open.


DUAL 4-INPUT GATES

PLASTIC mW MRTL MC700P/800P series

## MC719P • MC819P



Two 4-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.





$$12 = 2 + 3 + 13 + 14$$

NUMBER IN PARENTHESES  
INDICATES LOADING FACTOR

t<sub>pd</sub> = 27 ns  
P<sub>d</sub> = 13 mW (Input High)  
2.5 mW (Inputs Low)

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



TEST VOLTAGE VALUES						
(Volts)						
$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{cc}$		
0.880	0.850	1.80	0.500	3.60	<b>MC819P</b>	
0.830	0.800	1.80	0.460	3.60		
0.740	0.710	1.80	0.400	3.60		
0.865	0.865	1.80	0.475	3.60		
0.850	0.850	1.80	0.460	3.60		
0.800	0.800	1.80	0.430	3.60		

**MC819P**      **MC719P**

@ Test Temperature

0°C	+25°C	+75°C	+15°C	+25°C	+55°C
-----	-------	-------	-------	-------	-------

## ELECTRICAL CHARACTERISTICS


Test procedures are shown for one gate only.  
The other gate is tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC819P Test Limits						MC719P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{cc}$	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		2	-	3,13,14	-	11	4
Input Current	$I_{in}$	2 3 13 14	-	150	-	140	-	140	$\mu\text{Adc}$	-	150	-	150	-	150	$\mu\text{Adc}$	2	-	3,13,14	-	11	4
Output Current	$I_{A4}$	12	570	-	570	-	535	-	$\mu\text{Adc}$	570	-	570	-	570	-	$\mu\text{Adc}$	-	12	-	2,3,13, 14	11	4
Output Voltage	$V_{out}$	12 12 12 12	-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc	-	13	-	-	11	2,3,4,14 2,3,4,13 3,4,13,14 2,4,13,14
Saturation Voltage	$V_{CE(\text{sat})}$	12 12 12 12	-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc	-	-	13	-	11	2,3,4,14 2,3,4,13 3,4,13,14 2,4,13,14
Switching Time	$t_{on} + t_{off}$	2, 12	-	-	-	90	-	-	ns	-	-	-	90	-	-	ns	Pulse In 2	Pulse Out 12	-	-	11	3,4,13,14

Ground inputs of gate not under test. Other pins not listed are left open.

**MC722P • MC822P**

J-K flip-flop with direct clear and direct set inputs in addition to the clocked inputs.



NUMBER IN PARENTHESSES  
INDICATES LOADING FACTOR

$f_{rog} = 1.0 \text{ MHz}$   
 $P_D = 24 \text{ mW} (\text{Only Clock Input High})$   
 $20 \text{ mW} (\text{Inputs Low})$


## DIRECT INPUT OPERATION ①

S <sub>d</sub>	C <sub>d</sub>	Q	Q̄
0	0	0	1
1	0	1	0
0	1	0	1
1	1	0	0

## CLOCKED INPUT OPERATION ②

t <sub>n</sub>		t <sub>n+1</sub>	
S	C	Q	Q̄
1	1	Q <sub>n</sub>	Q̄ <sub>n</sub>
1	0	1	0
0	1	0	1
0	0	Q̄ <sub>n</sub>	Q <sub>n</sub>

1. Clock (T) to remain unchanged.
  2. The output state will not change when the input state goes from  $S_d = \bar{C}_d$  to  $S_d = C_d = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_d = C_d = 1$  to  $S_d = C_d = 0$ .
  3. Direct inputs ( $S_d$  and  $C_d$ ) must be low.
    - 0 = low state
    - 1 = high state
- $t_n$  = time period prior to negative transition of clock pulse
- $t_{n+1}$  = time period subsequent to negative transition of clock pulse
- $Q_n$  = state of Q output in time period  $t_n$



TYPICAL RESISTANCE VALUES  
 $R1 = 1.5 \text{ k}$     $R3 = 3.6 \text{ k}$   
 $R2 = 2.0 \text{ k}$     $R4 = 750 \Omega$

TEST VOLTAGE VALUES										Gnd	
(Volts)										Gnd	
MC822P	@ Test Temperature		MC722P	0°C		+25°C		+75°C		Gnd	
				0.880	0.850	1.80	0.500	3.60			
				0.830	0.800	1.80	0.460	3.60			
				0.740	0.710	1.80	0.400	3.60			
				0.865	0.865	1.80	0.475	3.60			
MC722P	+15°C			0.850	0.850	1.80	0.460	3.60		Gnd	
	+25°C			0.800	0.800	1.80	0.430	3.60			
	+55°C										
	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:										
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>						

## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	MC822P Test Limits						MC722P Test Limits													
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit						
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	2I <sub>in</sub> I <sub>in</sub>	2 3 9 12 13	- - - - -	300 150 - - -	- - - - -	280 140 - - -	- - - - -	280 140 - - -	μAdc μAdc μAdc μAdc μAdc	- - - - -	300 150 - - -	- - - - -	300 150 - - -	μAdc μAdc μAdc μAdc μAdc	2 3 9 12 13	- - - - -	3,13 12 - - 9	- - - - -	11 11 - - -	4 4 - - -		
Output Current	I <sub>A4</sub>	6 10	570 570	- -	570 570	- -	535 535	- -	μAdc μAdc	570 570	- -	570 570	- -	570 570	- -	μAdc μAdc	6 10	9 12	12 9	- -	11 11	4 4
Saturation Voltage	V <sub>CE(sat)</sub>	6 6*# 6*# 6*## 10 10*## 10*# 10*##	- - - - - - - -	250 - - - - - - -	- - - - - - - -	250 - - - - - - -	- - - - - - - -	250 - - - - - - -	mVdc mVdc mVdc mVdc mVdc mVdc mVdc mVdc	- - - - - - - -	220 - - - - - - -	- - - - - - - -	230 - - - - - - -	- - - - - - - -	320 - - - - - - - -	mVdc mVdc mVdc mVdc mVdc mVdc mVdc mVdc	- - - - - - - -	12 13 - - 3,13 - - -	- - - - - - - -	9 3 - - 3,13 - - -	11 3,13 - - 12 13 - -	4 4 - - - - - -

Pins not listed are left open.


# = Pin 9 HIGH      } Set by a momentary application of V<sub>BOT</sub> prior to the

\* = Clock Pulse to pin 2, see Figure 1.

## = Pin 12 HIGH      } application of the negative-going clock pulse.

## MC722P, MC822P (continued)

FIGURE 1 – CLOCK PULSE DEFINITION




### SEQUENCE OF EVENTS

- Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical but should be  $< 1.0 \mu s$ .
- Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- Apply momentary ground (when applicable).
- Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 200 ns maximum.
- Electrical measurements are read out. Load current over-shoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

MC822P		
$T_A$	$V_L$	$V_H$
+ 25°C	+ 0.460 V $\pm$ 2.0 mV	+ 0.850 V $\pm$ 2.0 mV
0°C	+ 0.500 V $\pm$ 2.0 mV	+ 0.900 V $\pm$ 2.0 mV
+ 75°C	+ 0.400 V $\pm$ 2.0 mV	+ 0.760 V $\pm$ 2.0 mV

MC722P		
$T_A$	$V_L$	$V_H$
+ 25°C	+ 0.460 V $\pm$ 2.0 mV	+ 0.900 V $\pm$ 2.0 mV
+ 15°C	+ 0.475 V $\pm$ 2.0 mV	+ 0.915 V $\pm$ 2.0 mV
+ 55°C	+ 0.430 V $\pm$ 2.0 mV	+ 0.850 V $\pm$ 2.0 mV


FIGURE 2 – TOGGLE MODE TEST CIRCUIT



THE SENSE FREQUENCY AT  $TP_{out}$  (0.5 MHz) SHOULD BE  $\frac{1}{2}$  THE FREQUENCY AT  $V_{CP}$  WHEN THE DUTY CYCLE IS VARIED BETWEEN 25% AND 75%.

**MC723P • MC816P**

J-K flip-flop with a direct clear input in addition to the clocked inputs.



CLOCKED INPUT OPERATION ①


t <sub>n</sub> (3)	t <sub>n+1</sub> (3)	S	C	Q	$\bar{Q}$
1	1	1	0	Q <sub>n</sub> (3)	$\bar{Q}_n$
1	0	0	1	1	0
0	1	1	0	0	1
0	0	0	0	$\bar{Q}_n$	Q <sub>n</sub> (3)

1. Direct input ( $C_d$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .
4. Clock pulse fall time must be < 100 ns.

f<sub>rog</sub> = 4 MHz

P<sub>d</sub> = 91 mW (Only Clock Input High)  
79 mW (Inputs Low)

NUMBER IN PARENTHESES INDICATES LOADING FACTOR FOR mW MRTL  
NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MRTL



## TYPICAL RESISTANCE VALUES

R<sub>1</sub> = 450 Ω  
R<sub>2</sub> = 640 Ω  
R<sub>3</sub> = 510 Ω  
R<sub>4</sub> = 225 Ω

		TEST VOLTAGE VALUES					
		(Volts)					
MC816P	0°C	V <sub>in</sub>	V <sub>on</sub>	V <sub>bot</sub>	V <sub>off</sub>	V <sub>cc</sub>	
	+25°C	0.960	0.930	1.80	0.570	3.60	
	+75°C	0.910	0.880	1.80	0.500	3.60	
	+15°C	0.820	0.790	1.80	0.450	3.60	
	+25°C	0.865	0.865	1.80	0.475	3.60	
	+55°C	0.850	0.850	1.80	0.460	3.60	
MC723P	+15°C	0.800	0.800	1.80	0.430	3.60	
	+25°C						
	+55°C						

## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	MC816P Test Limits						MC723P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>bot</sub>	V <sub>off</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max		
			-	1200	-	1200	-	1140	μAdc	-	1000	-	1000	-	940	μAdc	-	3, 12	-	11	4	
Input Current	2I <sub>in</sub> I <sub>in</sub>	2 3 9 12	-	1200 600	-	600	-	570	μAdc	-	1000	-	1000	-	940	μAdc	2 3 9 12	-	3, 12 10 5 5	-	11 4	
Output Current	I <sub>A3</sub>	5 5 10	1.80	-	1.80	-	1.71	-	mAdc	1.65	-	1.65	-	1.56	-	mAdc	-	5 5, 9 10	9, 12 12 3	-	11 4 4, 5	§
Output Voltage	V <sub>out</sub>	10 10*## 10* 10*##	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	9 3, 12 3	-	-	11 4, 5 4, 9	↓
Saturation Voltage	V <sub>CE(sat)</sub>	5 10 10	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	-	9 - -	11 4, 5 4, 5, 10	§
Turn-On Voltage	V <sub>on</sub>	10*##Δ 10*Δ 10*#Δ	930	-	880	-	790	-	mVdc	865	-	850	-	800	-	mVdc	-	3, 12 12 3	-	-	11 4, 9	↓

Pins not listed are left open.

# = Pin 10 LOW      } Set by a momentary ground prior to the application  
 ## = Pin 5 LOW      } of the negative-going Clock pulse.

§ = Silicon diode to ground.

\* = Clock Pulse to pin 2, See Figure 1.

Δ = MC816P pin 10 loaded by: 1.56 mAdc (0°C and +75°C)

1.65 mAdc (+25°C)

MC723P pin 10 loaded by: 1.56 mAdc (+15°C and +55°C)

1.65 mAdc (+25°C)

## MC723P, MC816P (continued)

FIGURE 1—CLOCK PULSE DEFINITION






FIGURE 2—TOGGLE MODE TEST CIRCUIT




QUAD 2-INPUT GATES

PLASTIC MRTL MC700P/800P series

## MC724P • MC824P



Four 2-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-coupled to form bistable elements.





NUMBER IN PARENTHESIS INDICATES mW MRTL LOADING FACTOR  
 NUMBER IN BRACKETS INDICATES MRTL LOADING FACTOR

$$t_{pd} = 12 \text{ ns}$$

$$P_d = 100 \text{ mW (Input High)}$$

$$30 \text{ mW (Inputs Low)}$$

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



TEST VOLTAGE VALUES						
(Volts)						
@ Test Temperature	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
	0°C	0.960	0.930	1.80	0.570	3.60
MC824P	+25°C	0.910	0.880	1.80	0.500	3.60
	+75°C	0.820	0.790	1.80	0.450	3.60
MC724P	+15°C	0.865	0.865	1.80	0.475	3.60
	+25°C	0.850	0.850	1.80	0.460	3.60
	+55°C	0.800	0.800	1.80	0.430	3.60

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
The other gates are tested in the same manner.


Characteristic	Symbol	Pin Under Test	MC824P Test Limits						MC724P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max				
Input Current	I <sub>in</sub>	1 2	- 600	- 600	- 600	- 600	- 570	- 570	μAdc μAdc	- 500	- 500	- 500	- 470	- 470	- 470	μAdc μAdc	1 2	- -	2 1	- -	11 11	4 4
Output Current	I <sub>A5</sub>	3	3.0	-	3.0	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	3	-	1, 2	11	4
Output Voltage	V <sub>out</sub>	3 3	- 500	- 500	- 400	- 400	- 400	- 400	mVdc mVdc	- 400	- 400	- 300	- 320	- 320	- 320	mVdc mVdc	- 2	1 -	- -	- -	11 11	2, 4 1, 4
Saturation Voltage	V <sub>CE(sat)</sub>	3 3	- 400	- 400	- 300	- 300	- 350	- 350	mVdc mVdc	- 300	- 300	- 290	- 320	- 320	- 320	mVdc mVdc	- 2	- 1	- -	- 2	11 11	2, 4 1, 4
Switching Time	t <sub>on</sub> + t <sub>off</sub>	1, 3	-	-	-	48	-	-	ns	-	-	-	48	-	-	ns	Pulse In 1	Pulse Out 3	-	-	11	2, 4

Ground input pins of gates not under test. Other pins not listed are left open.


DUAL 4-INPUT GATES

PLASTIC MRTL MC700P/800P series

## MC725P • MC825P



Two 4-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-coupled to form bistable elements.



$$12 = \overline{2 + 3 + 13 + 14}$$



NUMBER IN PARENTHESES  
INDICATES mW MRTL LOADING FACTOR

NUMBER IN BRACKETS  
INDICATES MRTL LOADING FACTOR

$$t_{pd} = 12 \text{ ns}$$

$P_d = 60 \text{ mW (Input High)}$   
 $15 \text{ mW (Inputs Low)}$

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



TEST VOLTAGE VALUES						
(Volts)						
MC825P	@ Test					
	0°C	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	
	+25°C	0.960	0.930	1.80	0.570	
	+75°C	0.910	0.880	1.80	0.500	
	+15°C	0.820	0.790	1.80	0.450	
	+25°C	0.865	0.865	1.80	0.475	
MC725P	+55°C	0.850	0.850	1.80	0.460	
	+55°C	0.800	0.800	1.80	0.430	

## ELECTRICAL CHARACTERISTICS


Test procedures are shown for one gate only.  
The other gate is tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC825P Test Limits						MC725P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max		
Input Current	I <sub>in</sub>	2 3 13 14	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	2 3 13 14	-	3,13,14 2,13,14 2,3,14 2,3,13	-	11	4
Output Current	I <sub>A5</sub>	12	3.00	-	3.00	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	12	-	2,3,13,14	11	4
Output Voltage	V <sub>out</sub>	12 12 12 12	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	13 14 2 3	-	-	-	2,3,4,14 2,3,4,13 3,4,13,14 2,4,13,14
Saturation Voltage	V <sub>CE(sat)</sub>	12 12 12 12	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	13 14 2 3	-	11	2,3,4,14 2,3,4,13 3,4,13,14 2,4,13,14
Switching Time	t <sub>on</sub> + t <sub>off</sub>	2, 12	-	-	-	48	-	-	ns	-	-	-	48	-	-	ns	Pulse In 2	Pulse Out 12	-	-	11	3,4,13,14

Ground input pins of gate not under test. Other pins not listed are left open.

**MC726P • MC826P**

J-K flip-flop with direct clear and direct set inputs in addition to the clocked inputs.



$f_{\text{req}} = 4 \text{ MHz}$   
 $P_d = 100 \text{ mW} (\text{Only Clock Input High})$   
 $86 \text{ mW} (\text{Inputs Low})$

CLOCKED INPUT OPERATION ①


$t_n(3)$		$t_{n+1}(3)$	
S	C	Q	$\bar{Q}$
1	1	$Q_n(3)$	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n(3)$

DIRECT INPUT OPERATION ④

S <sub>d</sub>	C <sub>b</sub>	Q	$\bar{Q}$
0	0	(3)	(3)
1	0	1	0
0	1	0	1
1	1	0	0

1. Direct inputs ( $C_b$  and  $S_d$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .
4. Clock (T) to remain unchanged.
5. The output state will not change when the input state goes from  $S_b = \bar{C}_b$  to  $S_b = C_b = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_b = C_b = 1$  to  $S_b = C_b = 0$ .
6. Clock pulse fall time must be  $< 100 \text{ ns}$ .

NUMBER IN PARENTHESSES INDICATES LOADING FACTOR FOR mW MRTL  
NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MRTL



TYPICAL RESISTANCE VALUES  
R1 = 600 Ω      R5 = 550 Ω  
R2 = 2 k      R6 = 900 Ω  
R3 = 640 Ω      R7 = 700 Ω  
R4 = 300 Ω      R8 = 3 k

@ Test Temperature		TEST VOLTAGE VALUES					Gnd	
		(Volts)						
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>		
MC826P	0°C	0.960	0.930	1.80	0.570	3.60		
	+25°C	0.910	0.880	1.80	0.500	3.60		
	+75°C	0.820	0.790	1.80	0.450	3.60		
	+15°C	0.865	0.865	1.80	0.475	3.60		
	+25°C	0.850	0.850	1.80	0.460	3.60		
	+55°C	0.800	0.800	1.80	0.430	3.60		

## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	MC826P Test Limits						MC726P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Gnd					
Input Current	2I <sub>in</sub> I <sub>in</sub>	2	-	1200	-	1200	-	1140	μAdc	-	1000	-	1000	-	940	μAdc	2	-	3, 13	-	11	4
		3	-	600	-	600	-	570		-	500	-	500	-	470		3	-	12	-		
		9	-	-	-	-	-	-		-	-	-	-	-	-		9	-	-	-		
		12	-	-	-	-	-	-		-	-	-	-	-	-		12	-	-	-		
		13	-	-	↓	-	↓	-		-	-	-	-	-	-		13	-	9	-	↓	
Output Current	I <sub>A5</sub>	6	3.0	-	3.0	-	2.85	-	mAdc	2.65	-	2.65	-	2.5	-	mAdc	-	6, 12	9	-	11	4
		10	3.0	-	3.0	-	2.85	-	mAdc	2.65	-	2.65	-	2.5	-	mAdc	-	9, 10	12	-	11	4
Saturation Voltage	V <sub>CE(sat)</sub>	6	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	12	-	9	11	4
		6*#	-	-	-	-	-	-		-	-	-	-	-	-		13	-	3	-		
		6*#	-	-	-	-	-	-		-	-	-	-	-	-		-	-	3, 13	-		
		6*##	-	-	-	-	-	-		-	-	-	-	-	-		3, 13	-	9	-	12	
		10	-	-	-	-	-	-		-	-	-	-	-	-		-	3	-	13		
		10*##	-	-	-	-	-	-		-	-	-	-	-	-		-	3, 13	-	-	3, 13	↓
		10*#	-	-	-	-	-	-		-	-	-	-	-	-		-	-	-	-		
		10*##	-	-	-	-	-	-		-	-	-	-	-	-		-	-	-	-		

Pins not listed are left open.

# Pin 9 HIGH }

Set by momentary application of V<sub>BOT</sub> prior to the


\* Clock Pulse to pin 2, see Figure 1.

## Pin 12 HIGH }


application of the negative-going clock pulse.

**MC726P, MC826P (continued)**


**FIGURE 1—CLOCK PULSE DEFINITION**



**FIGURE 2—TOGGLE MODE TEST CIRCUIT**



## MC764P • MC864P



$$12 = (1+2) \cdot (13+14)$$

$$3 = \bar{1} \cdot \bar{2} + \bar{13} \cdot \bar{14}$$

$t_{pd} = 65$  ns (Pins 5 and 3)  
 $t_{pd} = 35$  ns (Pins 10 and 12)  
 $P_D = 25$  mW


Number in Parenthesis Indicates Loading Factor.

MC764P/864P is a dual multi-purpose device. Types of recommended utilization include:

**Dual Exclusive OR-NOR Gate**, when  $6 = \bar{8}$  and  $7 = \bar{9}$ , then  $10 = 6 \cdot \bar{7} + \bar{6} \cdot 7$  (This equals the sum when used as a Half-Adder) and  $5 = 6 \cdot 7 + \bar{6} \cdot \bar{7}$ .

**Dual Data Distributor**, with data on 6 and 9, control on 7 and control on 8 so that  $10 = 9 \cdot 7 + 6 \cdot \bar{7}$  and  $5 = 9 \cdot \bar{7} + \bar{6} \cdot \bar{7}$ .

**Dual Gated R-S Flip-Flop**, by connecting the non-inverted output back to an input. When pin 10 is connected to pin 9 then  $\bar{10} = 5 = \bar{6} \cdot \bar{7}$  and  $\bar{5} = 10 = 8 \cdot (6+7)$ . Pin 10 will remain in its previous state ( $10^{n+1} = 10^n$ ) whenever the input configuration is  $\bar{8} \cdot (6+7)$ . Another name for the flip-flop, then, is a  $R_1 R_2$ -S flip-flop.




## TYPICAL RESISTANCE VALUES

$R_1 = 1.5$  k $\Omega$   
 $R_2 = 3.6$  k $\Omega$

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for only one gate. The other gate is tested in the same manner.





	TEST VOLTAGE VALUES					Gnd	
	(Volts)						
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>		
MC864P	0.880	0.850	1.80	0.500	3.60		
	0.830	0.800	1.80	0.460	3.60		
	0.740	0.710	1.80	0.400	3.60		
	0.865	0.865	1.80	0.475	3.60		
	0.850	0.850	1.80	0.460	3.60		
	0.800	0.800	1.80	0.430	3.60		
MC764P	0°C						
	+25°C						
	+75°C						
	+15°C						
	+25°C						
	+55°C						

Characteristic	Symbol	Pin Under Test	MC864P TEST LIMITS						MC764P TEST LIMITS						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	6 7 8 9	-	150	-	140	-	140	μA/dc	-	150	-	150	-	150	μA/dc	6	-	7	-	11	4
Output Current	I <sub>A4</sub> I <sub>A3</sub>	5 10 10	640	-	640	-	600	-	μA/dc	640	-	640	-	640	-	μA/dc	-	5	-	6,7,8,9	11	4
Output Voltage	V <sub>out</sub>	5 10 10 10	-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc	-	6,7,8,9 8,9 6,7 -	-	6,7 8,9 6,7 6,7,8,9	11	4
Switching Times	t <sub>8+5-</sub> t <sub>8-5+</sub> t <sub>8+10+</sub> t <sub>8-10-</sub>	5 5 10 10	-	-	-	80	-	-	ns	-	-	80	-	-	-	ns	8	5	9	-	11	4

Ground unused input pins. Other pins not listed are left open.

## MC764P, MC864P (continued)

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS




**INPUT PULSE**  
 $f = 4.0 \text{ MHz}$   
 $PW = 100 \text{ ns}$   
 $PH = 1.5 \text{ V}$   
 $t_r = t_f \leq 10 \text{ ns}$

QUAD LATCH

PLASTIC mW MRTL MC700P/800P series

## MC767P • MC867P



The MC767P/867P Quad Latch is designed for use in any application requiring temporary storage. A common enable line allows only the desired information to be "clocked in." When the level of the enable line is high, the output of each latch will be synonymous with the data input to that latch. When the enable line level goes low, the output will remain at the previous level, independent of any changes at the input. The MC767P/867P is available in a 16-pin dual in line plastic package.

TRUTH TABLE

E	D	$Q_{n+1}$	$\bar{Q}_{n+1}$
0	0	$Q_n$	$\bar{Q}_n$
0	1	$Q_n$	$\bar{Q}_n$
1	0	0	1
1	1	1	0


$$t_{pd}(\text{avg})^* = 50 \text{ ns typ}$$

$$P_D = 110 \text{ mW typ}$$

$$* \text{Avg } t_{pd} = \frac{t_{on} + t_{off}}{2}$$

Number in Parenthesis Indicates Loading Factor.

1/4 OF CIRCUIT SHOWN



TYPICAL RESISTANCE VALUES

$$R1 = 1.5 \text{ k} \quad R3 = 750 \Omega$$

$$R2 = 3.6 \text{ k}$$

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for only one latch. The other latches are tested in the same manner.

@ Test Temperature	TEST VOLTAGE VALUES (Volts)					Gnd	
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>		
	0.880	0.850	1.80	0.500	3.60		
MC867P	0.830	0.800	1.80	0.460	3.60		
	0.740	0.710	1.80	0.400	3.60		
	0.865	0.865	1.80	0.475	3.60		
	0.850	0.850	1.80	0.460	3.60		
	0.800	0.800	1.80	0.430	3.60		
MC767P	0°C	+25°C	+75°C	+15°C	+25°C	+55°C	
	+25°C	+75°C	+15°C	+25°C	+55°C		
	+75°C	+15°C	+25°C	+55°C			
	+15°C	+25°C	+55°C				
	+25°C	+55°C					

Characteristic	Symbol	Pin Under Test	MC867P Test Limits						MC767P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	3	-	150	-	140	-	140	μAdc	-	150	-	150	-	150	μAdc	3	-	-	-	13	4,5
	2 I <sub>in</sub>	5	-	300	-	280	-	280	μAdc	-	300	-	300	-	300	μAdc	5	-	-	-	13	4
Output Current	I <sub>A9</sub>	1	-1.28	-	-1.28	-	-1.20	-	mAdc	-1.28	-	-1.28	-	-1.28	-	mAdc	3,5	1	-	-	13	4
		2	-1.28	-	-1.28	-	-1.20	-	mAdc	-1.28	-	-1.28	-	-1.28	-	mAdc	5	2	-	-	13	3,4
Saturation Voltage	V <sub>CE(sat)</sub>	1	-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc	5	-	-	-	13	3,4
		2	-	-	-	-	-	-		-	-	-	-	-		3,5	-	-	-	-	4	
		1	-	-	-	-	-	-		-	-	-	-	-		3,5*	-	-	-	-	3,4,5*	
		2	-	-	-	-	-	-		-	-	-	-	-		3,5**	-	-	-	-	3,4,5,**	
Power Supply Drain Current	I <sub>PD</sub>	13	-	-	-	-	35	-	-	mAdc	-	-	-	-	35	-	-	-	-	13	4,5	
Switching Times	t <sub>3+1+</sub>	1	-	-	-	-	75	-	-	ns	-	-	-	-	75	-	-	ns	Pulse In	Pulse Out		
	t <sub>3-1-</sub>	1	-	-	-	-	70	-	-		-	-	-	-	70	-	-		3	1		
	t <sub>3+2-</sub>	2	-	-	-	-	90	-	-		-	-	-	-	90	-	-		5	1		
	t <sub>3-2+</sub>	2	-	-	-	-	60	-	-		-	-	-	-	60	-	-		2	2		



Ground inputs of latches not under test. Other pins not listed are left open.

\* A negative pulse from V<sub>in</sub> to ground is applied to pin 5, then 2.0 ms later a positive pulse from ground to V<sub>in</sub> is applied to pin 3 for measurement of V<sub>CE</sub> on pin 1.


\*\* A negative pulse from V<sub>in</sub> to ground is applied to pin 5, then 2.0 ms later a positive pulse from V<sub>in</sub> to ground is applied to pin 3 for measurement of V<sub>CE</sub> on pin 2.

**MC767P, MC867P (continued)**

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**



## MC770P • MC870P\*




The MC770P/870P is a monolithic BCD to decimal decoder consisting of eight inverters and ten 4-input NOR gates which are utilized to convert binary coded decimal (8-4-2-1) input to an output, via the appropriate one of ten output lines.


TRUTH TABLE													
Value Pin No. Logic Level	INPUT (BCD)				OUTPUT (DECIMAL)								
	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>	0	1	2	3	4	5	6	7	8
14	15	11	12	10	9	8	7	6	5	3	2	1	16
0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	1	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0
0	1	1	0	0	0	0	0	0	0	0	1	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	0	0	0	1
1	0	1	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0

$t_{pd} = 36 \text{ ns}$   
 $P_D = 100 \text{ mW typ (All inputs high)}$

## 4-INPUT "NOR" GATE (1-OF-10)



## DUAL SERIES INVERTING DRIVER (1-OF-4)



\*P suffix = 16 pin dual-in-line plastic package, Case 612.

## ELECTRICAL CHARACTERISTICS

										TEST VOLTAGE VALUES					Gnd	
										(Volts)						
MC870P		0°C		+25°C		+75°C		+15°C		+25°C		+55°C				
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>										
		0.880	0.850	1.80	0.500	3.60										
		0.830	0.800	1.80	0.460	3.60										
		0.740	0.710	1.80	0.400	3.60										
		0.865	0.865	1.80	0.475	3.60										
MC770P		0.850	0.850	1.80	0.460	3.60										
		0.800	0.800	1.80	0.430	3.60										

Characteristic	Symbol	Pin Under Test	MC870P Test Limits						MC770P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Gnd					
Input Current	0.75 I <sub>in</sub>	11 12 14 15	- - - -	113 - - -	- - - -	105 - - -	- - - -	105 - - - -	μAdc	- - - -	113 - - -	- - - -	113 - - -	- - - -	μAdc	11 12 14 15	- - - -	- - - -	- - - -	13 - - - -	4,12,14,15 4,11,14,15 4,11,12,15 4,11,12,14	
Output Current	I <sub>A7</sub> *	10	-1.05	-	-0.98	-	-0.98	-	mAdc	-1.05	-	-1.05	-	-1.05	-	mAdc	-	10*	-	*	13	4
Output Voltage	V <sub>out</sub>	1**	-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc	-	**	-	**	13	4
Power Supply Current Drain	I <sub>PD</sub>	13	-	-	-	-	42	-	-	mAdc	-	-	-	42	-	-	11,12,14,15	-	-	-	13	4
Switching Times	t <sub>14+1+</sub> t <sub>14-1-</sub> t <sub>15+6+</sub> t <sub>15-6-</sub> t <sub>11+8+</sub> t <sub>11-8-</sub> t <sub>12+9+</sub> t <sub>12-9-</sub>	1 1 6 6 8 8 9 9	- - - - - - - -	- - - - - - - -	65 50 65 50 65 50 65 50	- - - - - - - -	- - - - - - - -	- - - - - - - -	ns ns ns ns ns ns ns ns	- - - - - - - -	- - - - - - - -	65 50 65 50 65 50 65 50	- - - - - - - -	- - - - - - - -	ns ns ns ns ns ns ns ns	Pulse In 14 14 15 15 11 11 12 12	Pulse Out 1 1 6 6 8 8 9 9	- - - - - - - -	- - - - - - - -	13 - - - - - - -	4,11,12,15 4,11,12,15 4,11,12,14 4,11,12,14 4,12,14,15 4,12,14,15 4,11,14,15 4,11,14,15	


Pins not listed are left open.

\*Test is shown for one output only. The other outputs are tested in the same manner. Inputs must have V<sub>on</sub> and V<sub>off</sub> applied in accordance with the truth table for the output under test.

\*\*Test shown is for one output only. All nine outputs, excepting the one which is "ON" according to the truth table, are to be tested for all usable input configurations shown in the truth table — a total of 90 tests.


## MC770P, MC870P (continued)

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



Switching Circuit indicates one input and one output. Other input and output combinations are tested in a similar manner.

Load and driving gates must be of same series as unit under test.



**MC771P • MC871P**

Four gate arrays designed to provide the Exclusive OR function. The output is high only if one input is high and all other inputs are low.

**POSITIVE LOGIC**

$$3 = 1 \cdot \bar{2} + \bar{1} \cdot 2$$

$t_{pd} = 12 \text{ ns typ}$   
 $P_D = 87 \text{ mW typ}$

NUMBER IN PARENTHESIS INDICATES  
LOADING FACTOR FOR mW MRTL

NUMBER IN BRACKETS INDICATES  
LOADING FACTOR FOR MRTL


**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one gate only.  
The other gates are tested in the same manner.


Characteristic	Symbol	Pin Under Test	MC871P Test Limits						MC771P Test Limits						TEST VOLTAGE VALUES (Volts)							
			0°C			+25°C			+75°C			+15°C			+25°C			+55°C			$V_{in}$	$V_{on}$
Input Current	$2I_{in}$	1	-	1.2	-	1.2	-	1.1	mAdc	-	1.00	-	1.00	-	0.94	mAdc	1	-	2	-	11	4
		2	-	1.2	-	1.2	-	1.1	mAdc	-	1.00	-	1.00	-	0.94	mAdc	2	-	1	-	11	4
Output Current	$I_{A5}$	3	3.00	-	3.00	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	1,3	-	2	11	4
		3	3.00	-	3.00	-	3.00	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	2,3	-	1	11	4
Output Voltage	$V_{out}$	3	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	-	-	1,2	11	4
		3	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	1,2	-	-	11	4
Switching Time	$t$	1-3-	-	-	-	40	-	ns	-	-	-	40	-	-	ns	Pulse In	1	2	3	-	11	4
		1-3+	-	-	-	40	-	ns	-	-	-	40	-	-	ns	Pulse In	1	2	1	-	1	4
		2-3+	-	-	-	40	-	ns	-	-	-	40	-	-	ns	Pulse In	2	-	1	-	1	4
		2-3-	-	-	-	40	-	ns	-	-	-	40	-	-	ns	Pulse In	2	-	1	-	1	4

Ground inputs of gates not under test. Other pins not listed are left open.

## MC771P, MC871P (continued)




### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS




DUAL HALF-ADDDERS

PLASTIC MRTL MC700P/800P series

## MC775P • MC875P



Two half-adder devices in a single package. Each device can be used to supply the SUM and CARRY operations on two input signals. E.g., if the inputs are applied to pins 1 and 14, and their complements to pins 2 and 3, the SUM of the inputs appears on pin 13 while the CARRY appears on pin 12.




$$\text{IF: } 2 = \bar{1}, \& 3 = \bar{14} \\ \text{THEN: } 12 = 1 \cdot 14, \& 13 = 1 \cdot \bar{14} + \bar{1} \cdot 14$$

$t_{pd} = 20 \text{ ns typ}$   
 $P_d = 120 \text{ mW typ}$

NUMBER IN PARENTHESES INDICATES LOADING FACTOR FOR mW MRTL  
 NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MRTL

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one half-adder only.  
The other half-adder is tested in the same manner.

@ Test Temperature	TEST VOLTAGE VALUES					
	(Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC775P {	0°C	0.960	0.930	1.80	0.570	3.60
	+25°C	0.910	0.880	1.80	0.500	3.60
	+75°C	0.820	0.790	1.80	0.450	3.60
MC775P {	+15°C	0.865	0.865	1.80	0.475	3.60
	+25°C	0.850	0.850	1.80	0.460	3.60
	+55°C	0.800	0.800	1.80	0.430	3.60

Characteristic	Symbol	Pin Under Test	MC875P Test Limits								MC775P Test Limits								TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>			
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		1	2	3	2	11			
Input Current	I <sub>in</sub>	1	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	1	-	14	-	11	4	↓	
		2	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	2	-	3	-	↓	↓		
		3	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	3	-	2	-	↓	↓		
		14	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	14	-	14	-	↓	↓		
Output Current	I <sub>A4</sub>	12	2.4	-	2.4	-	2.28	-	mAdc	-	-	-	-	-	-	-	-	12	-	2, 3	11	4	↓	
	I <sub>A5</sub>	13	3.0	-	3.0	-	2.85	-	↓	2.65	-	2.65	-	2.5	-	mAdc	-	1, 2, 13	-	-	↓	↓	↓	
	I <sub>A5</sub>	13	3.0	-	3.0	-	2.85	-	↓	2.65	-	2.65	-	2.5	-	mAdc	-	3, 13, 14	-	-	↓	↓	↓	
Output Voltage	V <sub>out</sub>	12	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	2	-	-	11	4	↓	
		12	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	3	-	-	-	↓	↓	↓	
		13	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	12	1, 13	-	-	↓	↓	↓	
Saturation Voltage	V <sub>CE(sat)</sub>	12	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	2	-	11	4	↓	
		12	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	3	-	-	-	↓	↓	↓	
		13	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	1, 14	2, 3	2, 3	1, 14	↓	↓	↓	
		13	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	2, 3	1, 14	-	-	↓	↓	↓	
Switching Time	t	2+12-	-	-	-	20	-	-	ns	-	-	-	20	-	-	ns	2	12	-	-	11	4	↓	
		2-12+	-	-	-	30	-	-	↓	-	-	-	30	-	-	↓	2	12	-	-	4	4	↓	
		1+13+	-	-	-	36	-	-	↓	-	-	-	36	-	-	↓	1	13	-	-	4, 12	4, 12	↓	
		1-13-	-	-	-	36	-	-	↓	-	-	-	36	-	-	↓	1	13	-	-	4, 12	4, 12	↓	
		Pulse In	Pulse Out																					


Ground inputs of half-adder not under test. Other pins not listed are left open.

DUAL J-K FLIP-FLOPS

PLASTIC mW MRTL MC700P/800P series


## MC776P • MC876P

Two J-K flip-flops in a single package. Each flip-flop has a direct clear input in addition to the clocked inputs.



f<sub>osc</sub> = 3 MHz min  
P<sub>d</sub> = 41 mW (Only Clock Input High)  
29 mW (All Inputs Low)

NUMBER IN PARENTHESIS  
INDICATES LOADING FACTOR




### CLOCKED INPUT OPERATION①

t <sub>n</sub> ②	t <sub>n+1</sub> ③		
S	C	Q	Q̄
1	1	Q <sub>n</sub> ④	Q̄ <sub>n</sub>
1	0	1	0
0	1	0	1
0	0	Q <sub>n</sub>	Q <sub>n</sub> ④

① Direct input (C<sub>b</sub>) must be low.

② The time period prior to the negative transition of the clock pulse is denoted t<sub>n</sub> and the time period subsequent to this transition is denoted t<sub>n+1</sub>.

③ Q<sub>n</sub> is the state of the Q output in the time period t<sub>n</sub>.



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one flip-flop only.  
The other flip-flop is tested in the same manner.

	@ Test Temperature	TEST VALUES							
		(Volts)				μA			
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	I <sub>o</sub>		
MC876P	0°C	0.880	0.850	1.80	0.500	3.60	270		
	+25°C	0.830	0.800	1.80	0.460	3.60	290		
	+75°C	0.740	0.710	1.80	0.400	3.60	255		
	+15°C	0.865	0.865	1.80	0.475	3.60	270		
	+25°C	0.850	0.850	1.80	0.460	3.60	270		
	+ 55°C	0.800	0.800	1.80	0.430	3.60	270		

Characteristic	Symbol	Pin Under Test	MC876P Test Limits						MC776P Test Limits						TEST VALUES APPLIED TO PINS LISTED BELOW:								
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	I <sub>o</sub>	Gnd
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		1	2	3	1, 3	14	11	4
Input Current	I <sub>in</sub>	1	-	150	-	140	-	140	μAdc	-	150	-	150	-	150	μAdc	1	-	13	-	11	-	4
	2 I <sub>in</sub>	2	-	300	-	280	-	280		-	300	-	300	-	300		2	-	1, 3	-	-	-	
	I <sub>in</sub>	3	-	150	-	140	-	140		-	150	-	150	-	150		3	-	14	-	-	-	
	I <sub>in</sub>	12	-	150	-	140	-	140		-	150	-	150	-	150		12	-	14	-	↓	-	
Output Current	I <sub>A2</sub>	13	320	-	320	-	300	-	μAdc	320	-	320	-	320	-	μAdc	-	13	1	12	11	-	4, 14 \$
		14	↓	-	↓	-	↓	-		↓	-	↓	-	↓	-		-	14	3, 12	-	-	-	↓
		14	↓	-	↓	-	↓	-		↓	-	↓	-	↓	-		-	12, 14	3	-	-	-	↓
Output Voltage	V <sub>out</sub>	13	-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc	-	12	-	-	-	-	4, 14
		13	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	14	-	-	-	-	4, 13 \$
		13*†	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	1, 3	-	-	-	-	14
		13*#	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	1	-	3	-	-	12
		13*#	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	-	-	1, 3	-	-	14
		14	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	13	-	-	-	-	14 \$
Saturation Voltage	V <sub>CE(sat)</sub>	13	-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc	-	-	-	12	-	11	4, 14
		13	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	-	-	-	-	12	4, 13 \$
		14	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	-	-	-	-	12	4, 14 \$
Turn On Voltage	V <sub>on</sub>	13*#	850	-	800	-	710	-	mVdc	865	-	850	-	800	-	mVdc	-	1, 3	-	-	11	13	4, 12
		13*†	↓	-	↓	-	↓	-		↓	-	↓	-	↓	-		-	3	-	1	-	1, 3	↓
		13*†	↓	-	↓	-	↓	-		↓	-	↓	-	↓	-		-	-	-	1	-	1, 3	↓

\* Clock Pulse to pin 2


† Pin 13 = LOW } Set by a momentary ground prior to the application of the negative-going clock.

\$ ground thru diode (cathode to ground).

Ground inputs of flip-flop not under test.  
Other pins not listed are left open.

## MC776P, MC876P (continued)

### TOGGLE MODE TEST CIRCUIT



1. Set up the circuit with the Input Pulse as given.
2. The circuit should toggle with an output ( $\text{TP}_{\text{out}}$ ) sense frequency of 1.5 MHz as the duty cycle is varied between 35% and 65%.


### CLOCK PULSE

MC776P		
$T_A$	$V_L$	$V_H$
15°C	0.475 V	0.915 V
25°C	0.460 V	0.900 V
55°C	0.430 V	0.850 V

MC876P		
$T_A$	$V_L$	$V_H$
0°C	0.50 V	0.900 V
25°C	0.46 V	0.850 V
75°C	0.40 V	0.760 V

All values are  $\pm 2.0\text{mV}$

### CLOCK PULSE DEFINITION




#### SEQUENCE OF EVENTS:

- A. Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical, but should be  $< 1.0 \mu\text{s}$ .
- B. Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- C. Apply momentary ground (when applicable).
- D. Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 200 ns maximum.
- E. Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

**MC777P • MC877P**

This monolithic binary counter has outputs corresponding to a standard 8-4-2-1 binary code, with individual presets and a common pre-clear input.




DECODING LOGIC	
0	A B C D
1	A B C D
2	A B C D
3	A B C D
4	A B C D
5	A B C D
6	A B C D
7	A B C D
8	A B C D
9	A B C D
10	A B C D
11	A B C D
12	A B C D
13	A B C D
14	A B C D
15	A B C D

Numbers in Brackets Indicate MRTL Loading Factor.  
Numbers in Parenthesis Indicate mW MRTL Loading Factor.

$f_{Tog} = 4.0$  MHz  
 $P_D = 180$  mW typ

## TOGGLE TEST CIRCUIT AND WAVEFORMS



**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one flip-flop only. The other flip-flops are tested in the same manner.


@ Test Temperature	TEST VOLTAGE VALUES (Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
	0.960	0.930	1.80	0.570	3.60	
MC877P	0.910	0.880	1.80	0.500	3.60	
	0.820	0.790	1.80	0.450	3.60	
	0.865	0.865	1.80	0.475	3.60	
	0.850	0.850	1.80	0.460	3.60	
	0.800	0.800	1.80	0.430	3.60	
	+25°C	+75°C	+15°C	+25°C	+55°C	
MC777P						

Characteristic	Symbol	Pin Under Test	MC077P Test Limits						MC777P Test Limits						Gnd							
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C								
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub> I <sub>in</sub> 3 I <sub>in</sub>	3 5 12	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	3 5 12					
Output Current	I <sub>A3</sub>	10	-1.80	-	-1.80	-	-1.71	-	mAdc	-1.65	-	-1.65	-	-1.56	-	mAdc	10	-	5	-	11	4
Output Voltage	V <sub>out</sub>	10	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	-	-	-	11	4.10*
Saturation Voltage	V <sub>CE(sat)</sub>	10	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	-	-	11	4
Power Supply Current Drain	I <sub>PD</sub>	11	-	-	-	80	-	-	mAdc	-	-	-	80	-	-	mAdc	-	-	12	-	11	4
Switching Times	t <sub>3-8+</sub> t <sub>3-8-</sub>	8 8	-	-	-	100	-	-	ns	-	-	-	100	-	-	ns	Pulse In 3	Pulse Out 8	-	-	11	4
																			-	-	11	4

\*Apply a momentary ground to pin 10 prior to measurement.

Ground input pins of flip-flops not under test. Other pins not listed are left open.

## MC777P, MC877P (continued)




DUAL TYPE D FLIP-FLOPS

PLASTIC mW MRTL MC700P/800P series

# MC778P • MC878P

The type "D" Flip-Flop is a storage element that stores the state of the S input during negative transitions of the T input. The flip-flop state is not affected by changes in the S input during either the low or the high state of the T input. S<sub>0</sub> and C<sub>0</sub> inputs may be used for asynchronous operation.



**DIRECT INPUT OPERATION①**

S <sub>0</sub>	C <sub>0</sub>	Q	$\bar{Q}$
0	0	③	③
1	0	1	0
0	1	0	1
1	1	0	0

NUMBER IN PARENTHESIS  
INDICATES LOADING FACTOR

P<sub>0</sub> = 48 mW (Direct Set, S<sub>0</sub>,  
and Direct Clear, C<sub>0</sub>, Low;  
all other inputs high)  
35 mW (All Inputs Low)

f<sub>rog</sub> = 1 MHz

**CLOCKED INPUT OPERATION②**


t <sub>0</sub> (④)	t <sub>n+1</sub> (④)		
S	Q	$\bar{Q}$	
1	1	0	
0	0	1	

① Clock (T input) must be high.

② The output state will not change when the input state goes from S<sub>0</sub> = C<sub>0</sub> to S<sub>0</sub> = C<sub>0</sub> = 0. The output state cannot be predetermined in the case where input goes from S<sub>0</sub> = C<sub>0</sub> = 1 to S<sub>0</sub> = C<sub>0</sub> = 0.

③ Direct inputs (S and C<sub>0</sub>) must be low.

④ The time period prior to the negative transition of the clock pulse is denoted t<sub>0</sub> and the time period subsequent to this transition is denoted t<sub>n+1</sub>.



		@ Test Temperature		TEST VOLTAGE VALUES							$K\Omega \pm 1\%$		
				(Volts)									
				$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{CC}$	$V_{LL}$	$V_R^*$			
MC878P	0°C	0.880	0.850	1.80	0.500	3.60	0.45	4.3					
		0.830	0.800	1.80	0.460	3.60	0.40	4.3					
		0.740	0.710	1.80	0.400	3.60	0.35	4.7					
	+25°C	0.865	0.865	1.80	0.475	3.60	-	4.6					
		0.850	0.850	1.80	0.460	3.60	-	4.8					
		0.800	0.800	1.80	0.430	3.60	-	5.0					
MC778P	+75°C												
MC778P	+15°C												
MC778P	+25°C												
MC778P	+55°C												

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one flip-flop only.

The other flip-flop is tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC878P Test Limits						MC778P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:	
			0°C		+25°C		+75°C		+15°C		+25°C		+55°C			
			Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Unit	Min	Max
Input Current	$I_{in}$	2	-	150	-	140	-	140	$\mu$ Adc	-	150	-	150	-	150	$\mu$ Adc
	$I_{in}$	3	-	150	-	140	-	140		-	150	-	150	-	150	
	$1.8 I_{in}$	12	-	270	-	250	-	250		-	270	-	270	-	270	
	$1.8 I_{in}$	12	-	270	-	250	-	250		-	270	-	270	-	270	
	$I_{in}$	13	-	150	-	140	-	140		-	150	-	150	-	150	
Output Current	$I_{A3}$	1	420	-	430	-	395	-	$\mu$ Adc	420	-	420	-	420	$\mu$ Adc	
		1	-	-	-	-	-	-		-	-	-	-	-	-	4
		14	-	-	-	-	-	-		-	-	-	-	-	-	12
		14	-	-	-	-	-	-		-	-	-	-	-	-	3, 4
Output Voltage	$V_{out}$	1	-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc
		1	-	-	-	-	-	-		-	-	-	-	-	-	3, 4
		14	-	-	-	-	-	-		-	-	-	-	-	-	2, 3, 4, 13
		14	-	-	-	-	-	-		-	-	-	-	-	-	3, 4
Saturation Voltage	$V_{CE(sat)}$	1	-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc
		14	-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc
Leakage Current	$I_L$	11	-	100	-	100	-	100	$\mu$ Adc	-	-	-	-	-	-	$\mu$ Adc

\* Apply to  $V_{CC}$  thru resistor prior to applying  $V_{off}$ . Ground inputs of flip-flop not under test. Other pins not listed are left open.

## MC778P, MC878P (continued)

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS

FIGURE 1




FIGURE 2A — SET-UP AND RELEASE TIMES TEST CIRCUIT




FIGURE 2B — SET-UP TIME WAVEFORMS





FIGURE 2C — RELEASE TIME WAVEFORMS




MULTIFUNCTION DEVICES

PLASTIC MRTL MC700P/800P series

(1 J-K Flip-Flop, 1 Expander, 2 Buffers)

**MC779P • MC879P**

A medium-power monolithic device consisting of one J-K flip-flop, one expander, and two buffer circuits in a single package. This J-K flip-flop can be operated in the toggling mode. Simultaneous logic ONE pulses applied to the SET and CLEAR terminals cause the output state to reverse. A direct clear input allows asynchronous entry for preclearing counters, inserting parallel data into registers, and other similar applications. The MRTL expander is designed to increase the fan-in capability of gates with expander inputs, and the buffers are high fan-out gates with single inputs.



$$2 = \bar{1}$$

$$12 = \bar{3}$$

CLOCKED INPUT OPERATION ①


$t_{n(1)}$		$t_{n+1(1)}$	
S	C	Q	$\bar{Q}$
1	1	$Q_n(1)$	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n(1)$

	$f_{Tog}$ MHz	$t_{pd}$	$P_D(mW)$
			(Inputs High) (Inputs Low)
FLIP-FLOP	4	—	91 $\frac{1}{2}$ 79
EACH BUFFER	—	15	25 45
EXPANDER	—	12	25 Negligible

① Only Clock Input High

1. Direct input ( $C_o$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q$  is the state of the  $Q$  output in the time period  $t_n$ .


NUMBER IN PARENTHESSES INDICATES LOADING FACTOR FOR mW MRTL  
NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MRTL






## MC779P, MC879P (continued)


**FIGURE 1—CLOCK PULSE DEFINITION**



**FIGURE 2—TOGGLE MODE TEST CIRCUIT**



**FIGURE 3—SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**



## DECADE UP COUNTER

## PLASTIC MRTL MC700P/800P series

## MC780P • MC880P



## DECODING LOGIC

0	A	$\bar{B}$	$\bar{C}$	$\bar{D}$
1	A	B	$\bar{C}$	$\bar{D}$
2	$\bar{A}$	B	C	$\bar{D}$
3	A	B	C	D
4	$\bar{A}$	$\bar{B}$	C	D
5	A	$\bar{B}$	C	$\bar{D}$
6	$\bar{A}$	B	C	D
7	A	B	$\bar{C}$	D
8	$\bar{A}$	$\bar{B}$	$\bar{C}$	D
9	A	$\bar{B}$	$\bar{C}$	D

$P_D = 250 \text{ mW typ}$   
 $f = 4.0 \text{ MHz}$   
Counting Frequency

The MC780P/MC880P is a monolithic decade up counter consisting of four flip-flops internally interconnected. A common direct clear is provided to return all outputs to the logical zero level. Individual direct set inputs are provided to set the counter to any specific count.

Number in parenthesis indicates loading factor for mW MRTL.  
Number in brackets indicates loading factor for MRTL.



## ELECTRICAL CHARACTERISTICS


Characteristic	Symbol	Pin Under Test	MC880P Test Limits												MC780P Test Limits					TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>				
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max			
			-	600	-	600	-	570		μAdc	-	500	-	500	-	470	3	5	6	7	11	4			
Input Current	I <sub>in</sub>	3 5 6 7 14 12	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	3 5 6 7 14 12	-	-	-	-	11	4	↓	
	3 I <sub>in</sub>	12	-	1800	-	1800	-	710	↓	-	1500	-	1500	-	1410	↓	-	-	-	-	-	-	↓		
Output Current	I <sub>A3</sub>	8 9 10 13	-1.80	-	-1.80	-	-1.71	-	mAdc	-1.65	-	-1.65	-	-1.56	-	mAdc	-	8 9 10 13	7 6 5 14	-	-	11	4	↓	
Output Voltage	V <sub>out</sub> *	8 9 10 13	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	-	-	-	-	-	11	4	↓
Saturation Voltage	V <sub>CE(sat)</sub>	8 9 10 13	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	-	-	12	-	11	4	↓
Power Supply Current Drain	I <sub>PD</sub>	11	-	-	-	75	-	-	mAdc	-	-	-	75	-	-	mAdc	-	-	-	-	-	-	11	4	↓
Switching Times Propagation Delay	t <sub>3-8+</sub> t <sub>3-8-</sub>	8	-	-	-	100	-	-	ns	-	-	-	100	-	-	ns	3 3	8 8	-	-	-	-	11	4	↓

Pins not listed are left open.


\*Apply momentary ground to pin under test prior to measurement of V<sub>out</sub> on that pin.

## MC780P, MC880P (continued)

### SWITCHING TIME TEST CIRCUIT




### VOLTAGE WAVEFORMS AND DEFINITIONS



**MC783P • MC883P**

Dual half-shift registers each with built-in inverter, in a single package. Information coming in on pins 1 and 2 will be transferred to pins 14 and 12 when the gating signal, pin 2, goes low. If all three inputs, 1, 2, and 3, are low, the outputs, 12 and 14, will both be low.



$$14 = \overline{I_2}(1 + 2)$$


$$12 = \overline{I_4}(3 + 2)$$

$t_{pd} = 22$  ns typ


$P_d = 140$  mW typ

NUMBER IN PARENTHESES INDICATES  
LOADING FACTOR FOR mW MRTL

NUMBER IN BRACKETS INDICATES  
LOADING FACTOR FOR MRTL



TYPICAL RESISTANCE  
VALUES  
 $R_1 = 450\ \Omega$   
 $R_2 = 640\ \Omega$   
 $R_3 = 800\ \Omega$

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

@ Test Temperature	TEST VOLTAGE VALUES					
	(Volts)					
V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
MC883P	0°C	0.960	0.930	1.80	0.570	3.60
	+25°C	0.910	0.880	1.80	0.500	3.60
	+75°C	0.820	0.790	1.80	0.450	3.60
	+15°C	0.865	0.865	1.80	0.475	3.60
	+25°C	0.850	0.850	1.80	0.460	3.60
	+55°C	0.800	0.800	1.80	0.430	3.60

**ELECTRICAL CHARACTERISTICS**


Test procedures are shown for one half-shift register only.  
The other half-shift register is tested in the same manner.

MC883P  
MC783P  
+15°C  
+25°C  
+55°C


Characteristic	Symbol	Pin Under Test	MC883P Test Limits						MC783P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max		
Input Current	I <sub>in</sub> 3I <sub>in</sub> I <sub>in</sub>	1 2 3	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	1 2 3	-	2 1, 3 2	-	11 ↓	4 ↓
Output Current	I <sub>A4</sub> I <sub>A4</sub> I <sub>A5</sub> I <sub>A4</sub> I <sub>A4</sub>	12 12 13 14 14	2.4 2.4 3.0 2.4 2.4	-	2.4 2.4 3.0 2.4 2.4	-	2.28 2.28 2.85 2.28 2.28	-	mAdc	2.15 2.15 2.65 2.15 2.15	-	2.15 2.15 2.65 2.15 2.15	-	2.03 2.03 2.5 2.03 2.03	-	mAdc	- - - - -	2, 12 3, 12 13 2, 14 1, 14	- - - - -	- - 2 - -	11 ↓	4, 14† 4 4 4, 12† 4
Output Voltage	V <sub>out</sub>	12 13 14	- - -	500 - -	- - -	400 - -	- - -	400 mVdc ↓	-	400 - -	- - -	300 - -	- - -	320 mVdc ↓	-	14 2 12	2, 3 - 1, 2	- - -	11 ↓	4 ↓		
Saturation Voltage	V <sub>CE(sat)</sub>	12 12 13 14 14	- - - - -	400 - - - -	- - - - -	300 - - - -	- - - - -	350 mVdc ↓	-	300 - -	- - -	290 - -	- - -	320 mVdc ↓	-	- - - - -	1, 2, 3 - 2 1, 2, 3 -	- 2, 3 - 1, 2	11 ↓	4, 12† 4, 14 4 4, 14† 4, 12		
Switching Time	t	2+13- 2-13+ 1+14+ 1-14-	- - - -	- - - -	- - - -	40 40 28 24	- - - -	ns ↓	- - - -	- - - -	- - - -	40 40 28 24	- - - -	ns ↓	Pulse In 2 2 1 1	Pulse Out 13 13 14 14	- - - -	- - - -	11 ↓	4 4 4, 12 4, 12		

Ground input pins of half-shift register not under test. Other pins not listed are left open.

† Silicon diode to ground.

**MC784P • MC884P**

Two half-shift registers in a single package. Each is a bistable storage element. E.g., information coming in on pins 1 and 3 will be transferred to pins 14 and 12 when the gating signal, pin 2, goes low. If all three inputs, 1, 2, and 3, are low, the outputs, 14 and 12, will both be low.





NUMBER IN PARENTHESIS  
INDICATES mW MRTL LOADING FACTOR

NUMBER IN BRACKETS  
INDICATES MRTL LOADING FACTOR

$t_{pd} = 22 \text{ ns typ}$

$P_b = 120 \text{ mW typ}$

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one half-shift register only.  
The other half-shift register is tested in the same manner.


@ Test Temperature	TEST VOLTAGE VALUES						
	(Volts)						
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>		
MC884P	0°C	0.960	0.930	1.80	0.570	3.60	
	+25°C	0.910	0.880	1.80	0.500	3.60	
	+75°C	0.820	0.790	1.80	0.450	3.60	
MC784P	+15°C	0.865	0.865	1.80	0.475	3.60	
	+25°C	0.850	0.850	1.80	0.460	3.60	
	+55°C	0.800	0.800	1.80	0.430	3.60	

Characteristic	Symbol	Pin Under Test	MC884P Test Limits						MC784P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>		
Input Current	I <sub>in</sub> 2I <sub>in</sub> I <sub>in</sub>	1 2 3	- - -	600 1200 600	- - -	600 1200 600	- - -	570 1140 570	μAdc	- - -	500 1000 500	- - -	500 1000 500	- - -	470 940 470	μAdc	1 2 3	- - -	2 1, 3 2	- - -	11	4
Output Current	I <sub>A4</sub>	12 12 14 14	2.4 - - -	- 2.4 - -	- - -	2.28 - - -	- - -	mAdc	2.15 - -	- - -	2.15 - -	- - -	2.03 - -	- - -	mAdc	- - - -	2, 12 3, 12 2, 14 1, 14	- - - -	- - - -	- - - -	11	4, 14† 4 4, 12† 4
Output Voltage	V <sub>out</sub>	12 14	- -	500 500	- -	400 400	- -	400 400	mVdc mVdc	- - -	400 400 300	- - -	300 300 320	- - -	320 320 mVdc	- - -	14 12 1, 2	2, 3 1, 2 -	- - -	11 11 11	4	
Saturation Voltage	V <sub>CE(sat)</sub>	12 12 14 14	- - - -	400 - - -	- - -	300 - -	- - -	350 - -	mVdc	- - -	300 - -	- - -	290 - -	- - -	mVdc	- - -	1, 2, 3 - 1, 2, 3 -	- 2, 3 -	11	4, 12† 4, 14 4, 14† 4		
Switching Time	t	1+14+ 1-14-	- -	- -	- -	40 40	- -	- -	ns ns	- - -	- - -	- - -	40 40	- -	ns ns	Pulse In Pulse Out	1 1	14 14	- -	11 11	4, 12 4, 12	

Ground input pins of half-register not under test. Other pins not listed are left open. † Silicon diode to ground.

**MC785P • MC885P**


Four 2-input expanders housed in a single package  
increase the input capability of MRTL gates.



$$3 = \overline{1+2}$$

$t_{pd} = 12$  ns  
 $P_o = 20$  mW (Input High)  
 Negligible (Inputs Low)

NUMBER IN PARENTHESES INDICATES LOADING FACTOR FOR mW MRTL  
 NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MRTL  
 SEE GENERAL INFORMATION SECTION FOR EXPANDER RULES



V<sub>cc</sub> CONNECTION TO PIN 11 IS NOT SHOWN

TYPICAL RESISTANCE  
VALUES  
 $R_1 = 450 \Omega$

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one expander only.  
The other expanders are tested in the same manner.


@ Test Temperature	TEST VOLTAGE VALUES							
	(Volts)				(Ohms)			
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *		
MC885P	0°C	0.960	0.930	1.80	0.570	3.60	640	
	+25°C	0.910	0.880	1.80	0.500	3.60	640	
	+75°C	0.820	0.790	1.80	0.450	3.60	750	
	MC785P	+15°C	0.865	0.865	1.80	0.475	3.60	640
		+25°C	0.850	0.850	1.80	0.460	3.60	640
		+55°C	0.800	0.800	1.80	0.430	3.60	640

Characteristic	Symbol	Pin Under Test	MC885P Test Limits						MC785P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd			
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min			
Input Current	I <sub>in</sub>	1 2	- 600 600	- 600 600	- 600 600	- 600 600	- 570 570	- μAdc μAdc	- - - μAdc μAdc	- 500 500	- 500 500	- 500 500	- 470 470	- 470 470	- 470 470	- μAdc μAdc	1 2	- -	2 1	- -	11 11	3 3	4 4	
Output Leakage Current	I <sub>CEx</sub>	3	- 200	- 200	- 200	- 200	- 250	- μAdc	- - - μAdc	- 225 225	- 225 225	- 225 225	- 250 250	- 250 250	- 250 250	- μAdc μAdc	3	- -	- -	1, 2 1, 2	11 11	- -	4	
Output Voltage	V <sub>out</sub>	3 3	- 500 500	- 400 400	- 400 400	- 400 400	- 350 350	- mVdc mVdc	- - - mVdc mVdc	- 400 400	- 400 400	- 300 300	- 300 300	- 320 320	- 320 320	- 320 320	- mVdc mVdc	- - - 2	1 2 2	- - -	- -	11 11	3 3	2, 4 1, 4
Saturation Voltage	V <sub>CE(sat)</sub>	3 3	- 400 400	- 300 300	- 300 300	- 300 300	- 350 350	- mVdc mVdc	- - - mVdc mVdc	- 300 300	- 300 300	- 290 290	- 290 290	- 320 320	- 320 320	- 320 320	- mVdc mVdc	- - - 2	1 2 2	- - -	- -	11 11	3 3	2, 4 1, 4

Ground unused input pins. Other pins not listed are left open. \* Resistor value to V<sub>CC</sub>

**MC786P • MC886P**


Two 4-input gate expanders housed in a single package. Each may be used independently or combined. Each expander increases the input capability of a standard MRTL gate by four.



$$12 = \overline{2 + 3 + 13 + 14}$$

$t_{pd} = 12$  ns  
 $P_d = 20$  mW (Input High)  
 Negligible (Inputs Low)

NUMBER IN PARENTHESES INDICATES LOADING FACTOR FOR mW MRTL  
 NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MRTL  
 SEE GENERAL INFORMATION SECTION FOR EXPANDER RULES



V<sub>CC</sub> CONNECTION TO PIN 11 NOT SHOWN

TYPICAL RESISTANCE  
 VALUES  
 $R_1 = 450 \Omega$

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one expander only.  
The other expander is tested in the same manner.

@ Test Temperature	TEST VOLTAGE VALUES						
	(Volts)			(Ohms)			
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
MC886P	0°C	0.960	0.930	1.80	0.570	3.60	640
	+25°C	0.910	0.880	1.80	0.500	3.60	640
	+75°C	0.820	0.790	1.80	0.450	3.60	750
MC786P	+15°C	0.865	0.865	1.80	0.475	3.60	640
	+25°C	0.850	0.850	1.80	0.460	3.60	640
	+55°C	0.800	0.800	1.80	0.430	3.60	640

Characteristic	Symbol	Pin Under Test	MC886P Test Limits						MC786P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		2	3	13,14	-	11	12	4
Input Current	I <sub>in</sub>	2 3 13 14	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	2	-	3,13,14	-	11	12	4
Output Leakage Current	I <sub>CEx</sub>	12	-	200	-	200	-	250	μAdc	-	225	-	225	-	250	μAdc	12	-	-	2,3, 13,14	11	-	4
Output Voltage	V <sub>out</sub>	12 12 12 12	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	13	-	-	11	12	2,3,4,14 2,3,4,13 3,4,13,14 2,4,13,14
Saturation Voltage	V <sub>CE(sat)</sub>	12 12 12 12	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	13	-	11	12	2,3,4,14 2,3,4,13 3,4,13,14 2,4,13,14

Ground unused input pins. Other pins not listed are left open.


MULTIFUNCTION DEVICES

PLASTIC MRTL MC700P/800P series

(1 J-K Flip-Flop, 1 Inverter, 2 Buffers)

# MC787P • MC887P

A medium-power monolithic device consisting of one J-K flip-flop, one inverter, and two buffer circuits in a single package. This J-K flip-flop can be operated in the toggling mode. Simultaneous logic ONE pulses applied to the SET and CLEAR terminals cause the output state to reverse. A direct clear input allows asynchronous entry for pre-clearing counters, inserting parallel data into registers, and other similar applications. The inverter is a basic MRTL gate and the buffers are high fan-out gates with single inputs.




CLOCKED INPUT OPERATION ①

t <sub>n</sub> ②		t <sub>n+1</sub> ③	
S	C	Q	Q̄
1	1	Q <sub>n</sub> ③	Q̄ <sub>n</sub>
1	0	1	0
0	1	0	1
0	0	Q̄ <sub>n</sub>	Q <sub>n</sub> ③

‡Only Clock Input High

1. Direct input (C<sub>D</sub>) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted t<sub>n</sub> and the time period subsequent to this transition is denoted t<sub>n+1</sub>.
3. Q<sub>n</sub> is the state of the Q output in the time period t<sub>n</sub>.

NUMBER IN PARENTHESES INDICATES mW MRTL LOADING FACTOR  
NUMBER IN BRACKETS INDICATES MRTL LOADING FACTOR





## MC787P, MC887P (continued)

FIGURE 1—CLOCK PULSE DEFINITION




FIGURE 2—TOGGLE MODE TEST CIRCUIT






FIGURE 3—SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS




DUAL 3-INPUT BUFFERS  
NON-INVERTING

PLASTIC mW MRTL MC700P/800P series

## MC788P • MC888P



Two 3-input positive logic NOR gates, each followed by an inverting and non-inverting high fan-out amplifier, are provided in a single package. For each section, the output from each stage is available. If more than one output is used, the full loading factors cannot be employed since each output provides the drive for the succeeding stage.




$$14 = 1 + 2 + 3 \quad 13 = 1 + 2 + 3 \quad 12 = 1 + 2 + 3$$

NUMBER IN PARENTHESES INDICATES LOADING FACTOR FOR mW MRTL  
NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MRTL


$$t_{pd} = 24 \text{ ns}$$

P<sub>d</sub> = 145 mW (Input Low)  
56 mW (Inputs Low)

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



Test each output independently. For each test, use only the load associated with the output under test (pin 13 test uses the same load as pin 14 test). Outputs not under test should be left open.



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one buffer only.  
The other buffer is tested in the same manner.

@ Test Temperature	TEST VOLTAGE VALUES						
	(Volts)					(Ohms)	
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
MC888P	0°C	0.960	0.930	1.80	0.570	3.60	640
	+25°C	0.910	0.880	1.80	0.500	3.60	640
	+75°C	0.820	0.790	1.80	0.450	3.60	750
	+15°C	0.865	0.865	1.80	0.475	3.60	640
	+25°C	0.850	0.850	1.80	0.460	3.60	640
	+55°C	0.800	0.800	1.80	0.430	3.60	640


Characteristic	Symbol	Pin Under Test	MC888P Test Limits						MC788P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min		
			-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	1	-	2, 3	-	11	-	4
Input Current	I <sub>in</sub>	1 2 3	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	2 3	-	1, 3	-	11	-	4
Output Current	I <sub>AB</sub> I <sub>A5</sub> I <sub>A3</sub>	12 13 14	15.0 3.0 1.8	-	15.0 3.0 -	-	14.25 2.85 1.71	-	mAdc	13.50 2.65	-	13.75 2.65	-	12.50 2.50	-	mAdc	-	12 13 14	-	14 14 1, 2, 3	11	-	4
Output Voltage	V <sub>out</sub>	12 13 14 14 14	- 500 -	- 400 -	- 400 -	- 400	- 400	- 400	mVdc	- -	400	- -	300	- -	320	mVdc	- -	14 14 1 2 3	- -	- -	11	12 1,2,3,4 1,2,3,4 2,3,4 1,3,4 1,2,4	
Saturation Voltage	V <sub>CE(sat)</sub>	12 13 14 14 14	- 400 -	- 300 -	- 350	- mVdc	- -	300	- -	290	- -	320	- -	320	mVdc	- -	- -	14 14 1 2 3	- -	- -	11	12 1,2,3,4 1,2,3,4 2,3,4 1,3,4 1,2,4	
Switching Time	t	1+12+ 1-12- 1+13+ 1-13- 1+14- 1-14+	- -	- 58 -	65 -	- -	- -	- -	-	- 58 -	65 -	- -	- 42.5 -	- -	Pulse In	Pulse Out	- 1 1 1 1 1	12 12 13 13 14 14	- -	- 1 13 13 14 14	11	- -	2,3,4

Ground input pins of buffer not under test. Other pins not listed are left open. \*Resistor value to V<sub>CC</sub>.


HEX INVERTERS

PLASTIC MRTL MC700P/800P series

## MC789P • MC889P





Six individual circuits are contained in a single package. Each provides the simple inversion function.



NUMBER IN PARENTHESES INDICATES LOADING FACTOR FOR mW MRTL  
NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MRTL

t<sub>pd</sub> = 12 ns  
P<sub>d</sub> = 130 mW (Input High)  
15 mW (Inputs Low)

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



TEST VOLTAGE VALUES							
(Volts)							
@ Test Temperature	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>		
	0°C	0.960	0.930	1.80	0.570	3.60	
MC889P	+25°C	0.910	0.880	1.80	0.500	3.60	
	+75°C	0.820	0.790	1.80	0.450	3.60	
MC789P	+15°C	0.865	0.865	1.80	0.475	3.60	
	+25°C	0.850	0.850	1.80	0.460	3.60	
		+55°C	0.800	0.800	1.80	0.430	3.60

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one inverter only.  
The other inverters are tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC889P Test Limits								MC789P Test Limits								TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd					
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>								
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Pulse In	Pulse Out									
Input Current	I <sub>in</sub>	14*	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	14	-	*	-	11	4							
Output Current	I <sub>A5</sub>	1	3.0	-	3.0	-	2.85	-	mAdc	2.65	-	2.65	-	2.5	-	mAdc	1	-	-	14	11	4							
Output Voltage	V <sub>out</sub>	1	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	14	-	-	11	4							
Saturation Voltage	V <sub>CE(sat)</sub>	1	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	14	-	11	4							
Switching Time	t <sub>on</sub> + t <sub>off</sub>	1, 14	-	-	-	48	-	-	ns	-	-	-	48	-	-	ns			Pulse In	Pulse Out									
																			14	1	-	-	11	4					

Ground inputs of inverters not under test. Other pins not listed are left open


\* To simulate worse case conditions, the output of inverter under test is tied to the output of another inverter which has its input taken to V<sub>BOT</sub>.

DUAL J-K FLIP-FLOPS

PLASTIC MRTL MC790P/800P series

# MC790P • MC890P

Two J-K flip-flops in a single package.  
Each flip-flop has a direct clear input in addition to the clocked inputs.




$f_{\text{fog}} = 4 \text{ MHz}$   
 $P_D = 182 \text{ mW} (\text{Only Clock Input High})$   
 158 (Inputs Low)

CLOCKED INPUT  
OPERATION ①

$t_n$ ②		$t_{n+1}$ ③	
S	C	Q	$\bar{Q}$
1	1	$Q_n$ ④	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ④

1. Direct input ( $C_D$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .
4. Clock pulse fall time must be  $< 100 \text{ ns}$ .

NUMBER IN PARENTHESES INDICATES LOADING FACTOR FOR mW MRTL  
 NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MRTL



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one flip-flop only.  
The other flip-flop is tested in the same manner.

	@ Test Temperature	TEST VOLTAGE VALUES						
		(Volts)						
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
MC890P	0°C	0.960	0.930	1.80	0.570	3.60		
	+25°C	0.910	0.880	1.80	0.500	3.60		
	+75°C	0.820	0.790	1.80	0.450	3.60		
	+15°C	0.865	0.865	1.80	0.475	3.60		
	+25°C	0.850	0.850	1.80	0.460	3.60		
	+55°C	0.800	0.800	1.80	0.430	3.60		

Characteristic	Symbol	Pin Under Test	MC890P Test Limits								MC790P Test Limits								TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd			
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>						
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Input Current	I <sub>in</sub> 2I <sub>in</sub> I <sub>in</sub> I <sub>in</sub>	1 2 3 12	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	1	-	13	-	11	2, 3, 4, 12	4, 12	1, 2, 4, 12	1, 2, 3, 4		
Output Current	I <sub>A3</sub>	13 14 14	1.80 -	-	1.80 -	-	1.71 -	-	mAdc	1.65 -	-	1.65 -	-	1.56 -	-	mAdc	-	13	1	12	11	2, 3, 4	1, 2, 4	1, 2, 4			
Output Voltage	V <sub>out</sub>	13 13*# 13*## 13*## 14*# 14*# 14*#	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	12	-	-	11	1, 2, 3, 4, 14	4, 12				
Saturation Voltage	V <sub>CE(sat)</sub>	13 13# 14##	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	-	12	-	11	1, 2, 3, 4, 14	1, 2, 3, 4, 12	1, 2, 3, 4		


Ground unused input pins. Other pins not listed are left open.

# Pin 13 = LOW      { Set by a momentary ground prior to the  
## Pin 14 = LOW      { application of the negative-going Clock Pulse.

\* Clock pulse to pin 2, see Figure 1,

## MC790P, MC890P (continued)

FIGURE 1—CLOCK PULSE DEFINITION




### SEQUENCE OF EVENTS

- Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical but should be  $< 1.0 \mu s$ .
- Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- Apply momentary ground (when applicable).
- Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 100 ns maximum.
- Electrical measurements are read out. Load current over-shoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

MC890P		
$T_A$	$V_L$	$V_H$
+ 25°C	+ 0.500 V $\pm$ 2.0 mV	+ 0.930 V $\pm$ 2.0 mV
0°C	+ 0.570 V $\pm$ 2.0 mV	+ 0.980 V $\pm$ 2.0 mV
+ 75°C	+ 0.450 V $\pm$ 2.0 mV	+ 0.840 V $\pm$ 2.0 mV

MC790P		
$T_A$	$V_L$	$V_H$
+ 25°C	+ 0.460 V $\pm$ 2.0 mV	+ 0.900 V $\pm$ 2.0 mV
+ 15°C	+ 0.475 V $\pm$ 2.0 mV	+ 0.915 V $\pm$ 2.0 mV
+ 55°C	+ 0.430 V $\pm$ 2.0 mV	+ 0.850 V $\pm$ 2.0 mV


FIGURE 2—TOGGLE MODE TEST CIRCUIT



FREQUENCY AT TP<sub>out</sub> SHOULD BE 1/2 THE FREQUENCY AT TP<sub>in</sub>

**MC791P • MC891P**

Two J-K flip-flops in a single package. Each flip-flop has a direct clear input in addition to the clocked inputs.



$f_{\text{req}} = 4 \text{ MHz}$   
 $t_{\text{pd}} = 40 \text{ ns typ}$


$P_{\text{d}} = 190 \text{ mW typ}$  (Only Clock Input High)  
 $160 \text{ mW typ}$  (Inputs Low)

CLOCKED INPUT OPERATION ①

$t_n$ ②	$t_{n+1}$ ③		
S	C	Q	$\bar{Q}$
1	1	$Q_n$ ④	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ④

1. Direct input ( $C_d$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .

NUMBER IN PARENTHESIS INDICATES LOADING FACTOR FOR mW MRTL  
NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MRTL



## TYPICAL RESISTANCE VALUES

R1 = 300  $\Omega$    R4 = 600  $\Omega$    R7 = 900  $\Omega$   
R2 = 500  $\Omega$    R5 = 640  $\Omega$    R8 = 2.0 k  
R3 = 550  $\Omega$    R6 = 700  $\Omega$    R9 = 3.0 k

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one flip-flop only.  
The other flip-flop is tested in the same manner.

	MC891P	TEST VOLTAGE VALUES (Volts)					@ Test Temperature
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
		0°C	+25°C	+75°C	+15°C	+25°C	
	MC791P	0.960	0.930	1.80	0.570	3.60	+25°C
		0.910	0.880	1.80	0.500	3.60	+75°C
		0.820	0.790	1.80	0.450	3.60	+15°C
		0.865	0.865	1.80	0.475	3.60	+25°C
		0.850	0.850	1.80	0.460	3.60	+55°C
		0.800	0.800	1.80	0.430	3.60	

Characteristic	Symbol	Pin Under Test	MC891P Test Limits						MC791P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd			
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max			
Input Current	I <sub>in</sub>	1†	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	1	-	-	-	11	4	
	2I <sub>in</sub>	2	-	1200	-	1200	-	1140		-	1000	-	1000	-	940		2	-	1, 3	-			
	I <sub>in</sub>	3	-	600	-	600	-	570		-	500	-	500	-	470		3	-	12	-			
	I <sub>in</sub>	12	-	600	-	600	-	570		-	500	-	500	-	470		12	-	-	-			
Output Current	I <sub>A5</sub>	13†	3.0	-	3.0	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	13	-	-	11	-	
		14	3.0	-	3.0	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	12, 14	-	-	11	4	
Output Voltage	V <sub>out</sub>	13§(5)	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	1	-	-	3	11, 4, 12	
		13§§(4)	-	-	-	-	-	-		-	-	-	-	-		-	1	-	-	-	3		
		13§§(6)	-	-	-	-	-	-		-	-	-	-	-		-	-	-	-	3			
		13§§(7)	-	-	-	-	-	-		-	-	-	-	-		-	-	-	-	1			
		14§(4)	-	-	-	-	-	-		-	-	-	-	-		-	3	-	-	-	1		
		14§§(5)	-	-	-	-	-	-		-	-	-	-	-		-	3	-	-	-	1		
		14§§(7)	-	-	-	-	-	-		-	-	-	-	-		-	3	-	-	-			
		14§§(6)	-	-	-	-	-	-		-	-	-	-	-		-	3	-	-	-			
Saturation Voltage	V <sub>CE(sat)</sub>	13†	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	12	-	-	-	11	4
		13*#	-	-	-	-	-	-		-	-	-	-	-		-	1, 3	-	-	3	1, 3		
		13†*	-	-	-	-	-	-		-	-	-	-	-		-	1	-	-	3	1, 3		
		13**	-	-	-	-	-	-		-	-	-	-	-		-	3	-	-	1	1, 3		
		14*#	-	-	-	-	-	-		-	-	-	-	-		-	3	-	-	1	1, 3		
		14*#	-	-	-	-	-	-		-	-	-	-	-		-	1, 3	-	-	-			
		14†*	-	-	-	-	-	-		-	-	-	-	-		-	1, 3	-	-	-			

Ground inputs of flip-flop not under test. Other pins not listed are left open.

§ = Clock pulse to pin 2, data pulse to pin 3.  
§§ = Clock pulse to pin 2, data pulse to pin 1.

† Preset the flip-flop by the following procedure:

- (1) Momentarily apply V<sub>BOT</sub> to pin 12 to preclear flip-flop.
- (2) After V<sub>BOT</sub> is removed from pin 12, ground pins 1 and 3.
- (3) Apply a negative-going clock pulse to pin 2 (see note\*) while pins 1 and 3 are still grounded. This changes the state of the flip-flop to the SET condition.
- (4) Remove grounds from pins 1 and 3, and proceed with the test.

\* Clock pulse to pin 2, see Figure 1.

# Pin 12 = HIGH - Set by momentary application of V<sub>BOT</sub> prior to the application of the negative-going clock pulse.

④ = See Figure 4.

⑤ = See Figure 5.

⑥ = See Figure 6.

⑦ = See Figure 7.

## MC791P, MC891P (continued)

FIGURE 1 – CLOCK PULSE DEFINITION




FIGURE 2 – TOGGLE MODE TEST CIRCUIT




FIGURE 3 – TEST CIRCUIT




FIGURE 4 – TEST WAVEFORMS




FIGURE 5 – TEST WAVEFORMS




FIGURE 6 – TEST WAVEFORMS






FIGURE 7 – TEST WAVEFORMS




TRIPLE 3-INPUT GATES

PLASTIC MRTL MC700P/800P series

## MC792P • MC892P



Three 3-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-coupled to form bistable elements.





$$3 = \overline{1 + 2 + 14}$$

NUMBER IN PARENTHESES INDICATES  
LOADING FACTOR FOR mW MRTL

NUMBER IN BRACKETS INDICATES  
LOADING FACTOR FOR MRTL

$$t_{pd} = 12 \text{ ns} \\ P_d = \frac{82 \text{ mW (Input High)}}{24 \text{ mW (Inputs Low)}}$$

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



		TEST VOLTAGE VALUES					
		(Volts)					
MC892P	@ Test Temperature	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
		0.960	0.930	1.80	0.570	3.60	
		0.910	0.880	1.80	0.500	3.60	
MC792P	@ Test Temperature	0.820	0.790	1.80	0.450	3.60	
		0.865	0.865	1.80	0.475	3.60	
		0.850	0.850	1.80	0.460	3.60	
	@ Test Temperature	0.800	0.800	1.80	0.430	3.60	

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
The other gates are tested in the same manner.


Characteristic	Symbol	Pin Under Test	MC892P Test Limits								MC792P Test Limits								Gnd			
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	1	-	2, 14	-	11	4
Input Current	I <sub>in</sub>	1 2 14	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	2 14	-	1, 14	-	11	4
Output Current	I <sub>A5</sub>	3	3.00	-	3.00	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	3	-	1, 2, 14	11	4
Output Voltage	V <sub>out</sub>	3 3 3	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	14	-	-	11	1, 2, 4 2, 4, 14 1, 4, 14
Saturation Voltage	V <sub>CE(sat)</sub>	3 3 3	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	14	-	11	1, 2, 4 2, 4, 14 1, 4, 14
Switching Time	t <sub>on</sub> + t <sub>off</sub>	1, 3	-	-	-	48	-	-	ns	-	-	-	48	-	-	ns	Pulse In	Pulse Out	-	-	11	2, 4, 14
																1	3	-	-	-		

Ground input pins of gates not under test. Other pins not listed are left open.


TRIPLE 3-INPUT GATES

PLASTIC mW MRTL MC700P/800P series

## MC793P • MC893P





Three 3-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-coupled to form bistable elements.



NUMBER IN PARENTHESES  
INDICATES LOADING FACTOR

$t_{pd} = 27 \text{ ns}$   
 $P_d = 18 \text{ mW (Input High)}$   
 $3.5 \text{ mW (Inputs Low)}$

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
The other gates are tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC893P Test Limits								MC793P Test Limits								TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>			
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		1	2	14	-	11	4		
			-	150	-	140	-	140		-	150	-	150	-	150		-	-	1,14	-	-	↓		
Input Current	I <sub>in</sub>	1 2 14	-	150	-	140	-	140	μAdc	-	150	-	150	-	150	μAdc	1 2 14	-	2,14	-	-	11	4	
Output Current	I <sub>A4</sub>	3	570	-	570	-	535	-	μAdc	570	-	570	-	570	-	μAdc	-	3	-	1,2,14	11	4		
Output Voltage	V <sub>out</sub>	3 3 3	-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc	-	14	-	-	-	11	1,2,4 2,4,14 1,4,14	
Saturation Voltage	V <sub>CE(sat)</sub>	3 3 3	-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc	-	-	14	-	-	11	1,2,4 2,4,14 1,4,14	
Switching Time	t <sub>on</sub> + t <sub>off</sub>	1,3	-	-	-	90	-	-	ns	-	-	-	90	-	-	ns	Pulse In	Pulse Out				11	2,4,14	
																	1	3	-	-				

Ground input pins of gates not under test. Other pins not listed are left open.

@ Test Temperature	TEST VOLTAGE VALUES					
	(Volts)					
0°C	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
+25°C	0.880	0.850	1.80	0.500	3.60	
	0.830	0.800	1.80	0.460	3.60	
+75°C	0.740	0.710	1.80	0.400	3.60	
	0.865	0.865	1.80	0.475	3.60	
+15°C	0.850	0.850	1.80	0.460	3.60	
	0.800	0.800	1.80	0.430	3.60	
+25°C						
+55°C						

SERIAL-PARALLEL  
SHIFT REGISTER



PLASTIC MRTL MC700P/800P series

**MC794P • MC894P\***

Number in parenthesis indicates mW MRTL loading factor. Number in brackets indicates MRTL loading factor.

The MC794P/MC894P is a highly versatile 4-bit Shift Register with both Serial and Parallel entry capability. It can be utilized as an accumulator, buffer register, serial to parallel/parallel to serial converter, and is fully compatible with the other MRTL functions. The clock fall time must be  $\leq 100$  ns.


$t_{pd} = 55$  ns typ  
 $P_D = 225$  mW typ



\*See General Information section for packaging.

**ELECTRICAL CHARACTERISTICS**

Test procedures for Inputs B, C, and D are the same as given for Input A (pin 10) in the table below.



Characteristic	Symbol	Pin Under Test	MC894P Test Limits						MC794P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:									
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	Gnd		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		1,14	-	-	-	11	2,4,6,10,13		
Input Current	4I <sub>in</sub>	1	-	2400	-	2400	-	2280	μ.Adc	-	2000	-	2000	-	1880	μ.Adc	1,14	-	-	-	11	2,4,6,10,13		
	I <sub>in</sub>	2	-	600	-	600	-	570		-	500	-	500	-	470		2	-	-	-	-	4,14		
	6	-	-	-	-	-	-	-		-	-	-	-	-	-		6	-	-	-	-	4,14		
	7	-	-	-	-	-	-	-		-	-	-	-	-	-		7	-	-	-	-	1,4,9,14		
	9	-	-	-	-	-	-	-		-	-	-	-	-	-		9	-	-	-	-	4		
	10	-	-	-	-	-	-	-		-	-	-	-	-	-		10	-	-	-	-	4,14		
Output Current	2I <sub>in</sub>	13	-	-	-	-	-	-		-	-	-	-	-	-		13	-	-	-	-	4,14		
	I <sub>A5</sub>	14	-	1200	-	1200	-	1140		-	1000	-	1000	-	940		14	-	-	-	-	4		
Output Voltage	V <sub>out</sub>	3	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	1	-	-	11	4,14		
	3	-	-	-	-	-	-	-		-	-	-	-	-	-		14	-	2	-	-	4		
	5	-	-	-	-	-	-	-		-	-	-	-	-	-		1	-	-	-	-	4,14		
	5	-	-	-	-	-	-	-		-	-	-	-	-	-		14	-	6	-	-	4		
	8	-	-	-	-	-	-	-		-	-	-	-	-	-		1	-	-	-	-	4,14		
	8	-	-	-	-	-	-	-		-	-	-	-	-	-		14	-	10	-	-	4		
	12	-	-	-	-	-	-	-		-	-	-	-	-	-		1	-	-	-	-	4,14		
	12	-	-	-	-	-	-	-		-	-	-	-	-	-		14	-	13	-	-	4		
Power Supply Drain Current	I <sub>PD</sub>	11	-	-	-	-	-	75		-	-	-	-	-	-	mAdc	-	-	1	-	11	4		
Switching Times	t <sub>2-3-</sub>	3	-	-	-	-	-	70		-	-	-	-	-	-	ns	-	2	-	-	14	3	11	1,4,6,7,9,10,13
	t <sub>2-3+</sub>	3	-	-	-	-	-	68		-	-	-	-	-	-	ns	-	2	-	-	14	3	11	1,4,6,7,9,10,13
	t <sub>1-8-</sub>	8	-	-	-	-	-	85		-	-	-	-	-	-	85	-	1	-	-	8	8	2,4,6,7,9,10,13,14	
	t <sub>1-8+</sub>	8	-	-	-	-	-	50		-	-	-	-	-	-	50	-	1	-	-	8	8	2,4,6,7,9,10,13,14	
	t <sub>9-8-</sub>	8	-	-	-	-	-	63		-	-	-	-	-	-	63	-	9	7	-	8	7	1,2,4,6,10,13,14	
	t <sub>9-8+</sub>	8	-	-	-	-	-	66		-	-	-	-	-	-	66	-	9	7	-	8	7	1,2,4,6,10,13,14	


Ground all unused input pins. Other pins not listed are left open.

\*See "Switching Times Test Circuit and Waveforms".


@ Test Temperature	TEST VOLTAGE VALUES					
	(Volts)					
V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
MC894P {	0°C	0.960	0.930	1.80	0.570	3.60
	+25°C	0.910	0.880	1.80	0.500	3.60
	+75°C	0.820	0.790	1.80	0.450	3.60
MC794P {	+15°C	0.865	0.865	1.80	0.475	3.60
	+25°C	0.850	0.850	1.80	0.460	3.60
	+55°C	0.800	0.800	1.80	0.430	3.60

## MC794P, MC894P (continued)

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



PARALLEL ENABLE MODE



## DUAL FULL ADDERS

## PLASTIC MRTL MC796P/800P series

## MC796P • MC896P

TRUTH TABLE

INPUT LOGIC LEVEL			OUTPUT LOGIC LEVEL	
A	B	C <sub>i</sub>	S	C <sub>o</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Provides the SUM and CARRY functions while requiring only the AUGEND (A) and ADDEND (B) inputs with CARRY IN.



## POSITIVE LOGIC

$$C_o = ABC_i + A\bar{B}\bar{C}_i + A\bar{B}C_i + \bar{A}BC_i$$

$$S = ABC_i + A\bar{B}\bar{C}_i + \bar{A}BC_i + \bar{A}BC_i$$

t<sub>pd</sub> = 60 ns typ  
P<sub>D</sub> = 225 mW typ

Number in Parenthesis Indicates mMRTL Loading Factor.  
Number in Brackets Indicates MRTL Loading Factor.



## ELECTRICAL CHARACTERISTICS


Test procedures are shown for one full adder only. The other full adder is tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC896P Test Limits								MC796P Test Limits								TEST VOLTAGE VALUES (Volts)																												
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	0°C		+25°C		+75°C		Unit	0°C		+25°C		+55°C																			
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>																					
Input Current	I <sub>in</sub>	2 13 14	-	-	600	-	600	-	μAdc	-	500	-	500	-	470	μAdc	2 13 14	-	-	-	-	11	4	-	-	-	-	-	Gnd																		
Output Current	I <sub>AS</sub>	9 12 13 14	3.00	-	3.00	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	3.13,14	-	2	11	4	-	-	-	-	-	-	-	Gnd																	
Output Voltage	V <sub>out</sub>	3 12 13 14	-	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	-	13	14	2,13,14	11	4	-	-	-	-	-	-	Gnd																
Switching Time	t <sub>2+12+</sub> t <sub>2-12-</sub> t <sub>2+3+</sub> t <sub>2-3-</sub> t <sub>14+12+</sub> t <sub>14-12-</sub> t <sub>14+3+</sub> t <sub>14-3-</sub> t <sub>13+12-</sub> t <sub>13-12+</sub> t <sub>13+3-</sub> t <sub>13-3-</sub>	12 12 3 3 12 12 3 3 12 12 3 3	-	-	-	-	75	-	-	ns	-	-	-	75	-	-	ns	2 13 3 65 75 75 85 85 65 75 75 65 65 75 75 85 85 65 70 80 70 70 80 60	13,14	12	-	12	-	11	4	-	-	-	-	-	-	Pulse In	Pulse Out	-	-	-	-	-	-	-	-	-	-	-	-	-	Gnd


Ground inputs of full adder not under test.

Other pins not listed are left open.

## MC796P, MC896P (continued)



SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## MC797P • MC897P

TRUTH TABLE			
INPUT LOGIC LEVEL		OUTPUT LOGIC LEVEL	
X	Y	B <sub>i</sub>	D
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Provides the DIFFERENCE and BORROW functions while requiring only MINUEND (X) and SUBTRAHEND BORROW IN.



## POSITIVE LOGIC

$$D = YXB_i + \bar{Y}X\bar{B}_i + \bar{Y}X\bar{B}_i + \bar{Y}\bar{X}B_i$$

$$B_o = \bar{Y}\bar{X}B_i + Y\bar{X}\bar{B}_i + Y\bar{X}B_i + YXB_i$$

t<sub>pd</sub> = 60 ns typ  
P<sub>D</sub> = 225 mW typ

Number in Parenthesis Indicates mW MRTL Loading Factor.  
Number in Brackets Indicates MRTL Loading Factor.




## ELECTRICAL CHARACTERISTICS

Test procedures are given for only one subtractor. The other subtractor is tested in the same manner.


Characteristic	Symbol	Pin Under Test	MC897P Test Limits						MC797P Test Limits						TEST VOLTAGE VALUES (Volts)							
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>eff</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		0.960	0.930	1.80	0.570	3.60	
Input Current	I <sub>1in</sub> I <sub>2in</sub> I <sub>3in</sub> I <sub>4in</sub>	2 3 5 14	-	900	-	900	-	865	μA/dc	-	750	-	750	-	705	μA/dc	2 13 14	-	-	-	11 4	
Output Current	I <sub>A5</sub>	3 ↓ 12 ↓ 1	3.00	-	3.00	-	2.85	-	mADC	2.65	-	2.65	-	2.50	-	mADC	- ↓ 13,14	2,3, ↓ 3,13 3,14 12,13 12,14 2,12 (2,12, ↓ 13,14)	-	-	-	11 4
Output Voltage	V <sub>out</sub>	3 ↓ 12 ↓ 1	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	- ↓ 13,14 2,14 2,13 2,13,14 2,13,14 2,14 2,13	2,13 2,14 - - - 13,14 2,14 2,13	-	14 13 2,13,14 2,13,14 2 13 3 14	11 4	
Switching Time	t <sub>2+12+</sub> t <sub>2-12-</sub> t <sub>2+3+</sub> t <sub>2-3-</sub> t <sub>14+12+</sub> t <sub>14-12-</sub> t <sub>14+3+</sub> t <sub>14-3+</sub> t <sub>13+12+</sub> t <sub>13-12+</sub> t <sub>13+3+</sub> t <sub>13-3-</sub>	12 12 3 3 12 12 3 3 12 12 3 3	-	-	-	-	60	-	ns	-	-	-	60	-	-	ns	2 13,14 12 3 14 13 3 13 12 2,14 2,14	13,14 12 3 - 12 2,13 12 2,13 12 2,14 2,14	-	11 4		

Ground input pins of subtractor not under test. Other pins not listed are left open.

## MC797P, MC897P (continued)




SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS




DUAL 2-INPUT BUFFERS

PLASTIC mW MRTL MC700P/800P series


## MC798P • MC898P



Dual 2-input buffers designed to drive a greater number of loads than the basic Resistor Transistor Logic circuit. Returning an input resistor to  $V_{CC}$  allows for capacitive coupling in multivibrator and differentiator applications.



### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS


Test procedures are shown for one buffer only.  
The other buffer is tested in the same manner.

@ Test Temperature	TEST VOLTAGE VALUES							
	(Volts)			(k Ohms)				
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *		
MC898P	0.880	0.850	1.80	0.500	3.60	4.6		
	0.830	0.800	1.80	0.460	3.60	4.8		
	0.740	0.710	1.80	0.400	3.60	5.0		
	0.865	0.865	1.80	0.475	3.60	4.6		
	0.850	0.850	1.80	0.460	3.60	4.8		
	0.800	0.800	1.80	0.430	3.60	5.0		
MC798P	+25°C							
	+75°C							
	+15°C							
	+25°C							
	+55°C							


Characteristic	Symbol	Pin Under Test	MC898P Test Limits						MC798P Test Limits						Gnd								
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C									
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	2 I <sub>in</sub>	2	-	300	-	280	-	280	μAdc	-	300	-	300	-	300	μAdc	2	-	13	-	11	-	4
Output Current	I <sub>AB</sub>	3	4.5	-	4.5	-	4.5	-	mAdc	5.0	-	5.0	-	5.0	-	mAdc	-	3	-	2, 13	11	-	4
Output Voltage	V <sub>out</sub>	3	-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc	-	13	-	-	11	3	2, 4 4, 13
Saturation Voltage	V <sub>CE(sat)</sub>	3	-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc	-	-	13	-	11	3	2, 4 4, 13
Switching Time	t <sub>on</sub> + t <sub>off</sub>	2, 3	-	-	-	160	-	-	ns	-	-	-	160	-	-	ns	Pulse In	Pulse Out					
																	-	-	11	-	4, 13		

Ground input pins of buffer not under test. Other pins not listed are left open. \*Resistor value to V<sub>CC</sub>.

## MC799P • MC899P




The dual buffer is designed to drive a greater number of load circuits than the basic RTL circuit. Because this circuit has a very low output impedance the rise times of output waveforms are maintained when driving capacitive loads. A resistor which is internally connected to the input allows for capacitive coupling to the input, the differentiation of input waveforms and various multivibrator applications.



NUMBER IN PARENTHESES INDICATES LOADING FACTOR FOR mW MRTL  
NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MRTL

t<sub>pd</sub> = 20 ns  
P<sub>b</sub> = 50 mW (Input High)  
100 mW (Inputs Low)

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



		TEST VOLTAGE VALUES										Gnd
		(Volts)					(Ohms)					
@ Test Temperature	0°C	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	mADC				
	+25°C	0.960	0.930	1.80	0.570	3.60	640					
	+75°C	0.910	0.800	1.80	0.500	3.60	640					
	+15°C	0.820	0.790	1.80	0.450	3.60	750					
	+25°C	0.865	0.865	1.80	0.475	3.60	640					
	+55°C	0.850	0.850	1.80	0.460	3.60	640					
		0.800	0.800	1.80	0.430	3.60	640					


## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one buffer only.  
The other buffer is tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC899P Test Limits						MC799P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:								
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Gnd						
Input Current	2I <sub>in</sub>	13	-	1.2	-	1.2	-	1.1	mADC	-	1.0	-	1.0	-	0.94	mADC	13	-	-	-	11	-	4
Output Current	I <sub>A5</sub> I <sub>AB</sub>	2 3	3.0 15.0	-	3.0 15.0	-	2.85 14.25	-	mADC	2.65	-	2.65	-	2.50	-	mADC	-	2	-	13	11	-	4
Output Voltage	V <sub>out</sub>	2 3	- 500	500	- 400	400	- 400	400	mVdc	-	400	-	300	-	320	mVdc	-	13	-	-	11	-	4
Saturation Voltage	V <sub>CE(sat)</sub>	2 2 3	- 400 ↓	400 ↓	- 300 ↓	300 ↓	- 350 ↓	350 ↓	mVdc	-	300 ↓	-	290 ↓	-	320 ↓	mVdc	-	-	13	-	11 11, 12 11	-	4 ↓
Switching Time	t	13+3- 13-3+ 13+2- 13-2+	- -	- -	- -	30 45 28 32	- -	- -	ns ↓	- -	- -	- -	30 45 28 32	- -	- -	ns ↓	Pulse In	Pulse Out	-	-	11 ↓	-	4 ↓

Ground all unused input pins. Other pins not listed are left open. \* Resistor Value to V<sub>CC</sub>.

## MC9701P • MC9801P



A dual electronic four-position switch that enables selection of any one of four data input lines selected by a binary coded select input.

TRUTH TABLE

Input Select		Data Line Selected
S1	S2	
0	0	D1
0	1	D2
1	0	D3
1	1	D4

$$\text{Output} = \overline{S_1} \overline{S_2} D_1 + \overline{S_1} S_2 D_2 + S_1 \overline{S_2} D_3 + S_1 S_2 D_4$$

$$\text{Avg. } t_{pd} = 25 \text{ ns typ} \quad \text{Avg. } t_{pd} = \frac{t_{++} + t_{--}}{2}$$


$$P_D = 100 \text{ mW typ}$$

Operating Frequency = 18 MHz typ

(Both Selector Inputs and Data Inputs High)

Number in Parenthesis Indicates mW MRTL Loading Factor.  
Number in Brackets Indicates MRTL Loading Factor.

(1/2 OF CIRCUIT SHOWN)



TYPICAL RESISTANCE VALUES

R1 = 450Ω      R3 = 1.5 k  
R2 = 640Ω      R4 = 3.6 k

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one data selector only. The other data selector is tested in the same manner.



Characteristic	Symbol	Pin Under Test	MC9801P Test Limits						MC9701P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>off</sub>	V <sub>cc</sub>	Gnd	
Input Current	I <sub>in</sub>	1 2 3 14 15 16	- -	600 -	- -	600 -	- -	570 -	μAdc	- -	500 -	- -	500 -	- -	470 -	μAdc	1 2 3 14 15 16	- -	- -	- -	13 4	↓ ↓
Output Current	I <sub>A5</sub>	5 5 5 5	-3.0 -	- -	-3.0 -	- -	-2.85 -	-	mAdc	-2.65 -	- -	-2.65 -	- -	-2.5 -	-	mAdc	- -	2,5 3,5,16 1,5,14,16 1,5,15	1,16 1 - 16	13 4	↓ ↓	
Saturation Voltage	V <sub>CE(sat)</sub>	5 5 5 5	- -	400 -	- -	400 -	- -	400 -	mVdc	- -	300 -	- -	300 -	- -	320 -	mVdc	- -	16 1 1,16	1,2,16 1,3 15,16 14	13 4	↓ ↓	
Power Supply Current Drain	I <sub>PD</sub> *	13	- -	- -	- -	37 -	- -	- -	mAdc	- -	- -	- -	37 -	- -	- -	mAdc	1,9,10,16	- -	- -	- -	-	
Switching Times	t <sub>2+5+</sub> t <sub>2-5-</sub>	5 5	- -	- -	- -	32 26	- -	- -	ns	- -	- -	- -	32 26	- -	- -	ns	Pulse In Pulse Out	2 2	5 5	- -	13 13	1,4,16 1,4,16

\*I<sub>PD</sub> test is for both halves of the dual selector.

Ground inputs of dual selector not under test. Other pins not listed are left open.

## MC9701P, MC9801P (continued)

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS




4-BIT PARALLEL  
FULL ADDER

PLASTIC MRTL MC700P/800P series

MC9704P • MC9804P


MC9704P/9804P is a four-bit full adder with ripple-through carry.



C<sub>o</sub> t<sub>pd</sub> = 125 ns typ  
P<sub>D</sub> = 265 mW typ  
Operating Frequency = 8.0 MHz

Number in Parenthesis Indicates Loading Factor  
for mW MRTL. Number in Brackets Indicates  
Loading Factor for MRTL.

(1/4 OF CIRCUIT SHOWN)




TYPICAL RESISTANCE VALUES

R1 = 750Ω  
R2 = 1.5 k  
R3 = 3.6 k




**MC9704P, MC9804P (continued)**

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



Load and driving gates must be MRTL NOR Gates.

MC9707P • MC9807P<sup>†</sup>

MC9707P/MC9807P consists of two electronic, one-pole, four-position switches which route one-bit of binary data to one of four output lines. Switching is accomplished by means of a pair of BCD coded select lines.

TRUTH TABLE

Pin Numbers	Level	INPUTS		OUTPUTS			
		D	S1 S2	0	1	2	3
1	2	16	3	5	15	14	
9	8	10	7	6	11	12	
0	*	*	0	0	0	0	
1	0	0	1	0	0	0	
1	0	1	0	1	0	0	
1	1	0	0	0	1	0	
1	1	1	1	0	0	0	1


\* Either state.

$$A_{vg} \cdot t_{pd} = 25 \text{ ns typ}$$

$$P_D = 150 \text{ mW typ}$$

$$* A_{vg} t_{pd} = \frac{t_{on} + t_{off}}{2}$$


Number in parenthesis indicates loading factor for mW MRTL.  
Number in brackets indicates loading factor for MRTL.



<sup>†</sup>See General Information section for packaging.

**ELECTRICAL CHARACTERISTICS**

Test procedures are given for only one of the Dual Data Distributors. The other Data Distributor is tested in the same manner.



@ Test  
Temperature

MC9807P	0°C
	+25°C
MC9707P	+75°C
	+15°C

+25°C
+55°C


<b>TEST VOLTAGE VALUES</b> (Volts)				
$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{cc}$
0.960	0.930	1.80	0.570	3.60
0.910	0.880	1.80	0.500	3.60
0.820	0.790	1.80	0.450	3.60
0.865	0.865	1.80	0.475	3.60
0.850	0.850	1.80	0.460	3.60
0.800	0.800	1.80	0.430	3.60

Characteristic	Symbol	Pin Under Test	MC9807P Test Limits						MC9707P Test Limits						Gnd								
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C									
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	$I_{in}$	1	-	600	-	600	-	570	$\mu$ Adc	-	500	-	500	-	470	$\mu$ Adc	1	-	-	-	13	4	
	$I_{in}$	2	-	1200	-	1200	-	1140	$\mu$ Adc	-	1000	-	1000	-	940	$\mu$ Adc	2	-	-	16	-	16	
	$I_{in}$	16	-	1200	-	1200	-	1140	$\mu$ Adc	-	1000	-	1000	-	940	$\mu$ Adc	16	-	-	1	-	1	
Output Current	$I_{A5}$	3	3.00	-	3.00	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	1,3	-	2,16	13	4	
	$I_{A5}$	5	-	-	-	-	-	-	mAdc	-	-	-	-	-	-	mAdc	-	1,5,16	-	2	-	2	
	$I_{A5}$	14	-	-	-	-	-	-	mAdc	-	-	-	-	-	-	mAdc	-	1,2,14,16	-	-	-	16	
	$I_{A5}$	15	-	-	-	-	-	-	mAdc	-	-	-	-	-	-	mAdc	-	1,2,15	-	-	-	16	
Output Voltage	$V_{out}$	3	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	2	1	-	13	4,16	
	$V_{out}$	5	-	-	-	-	-	-	mVdc	-	-	-	-	-	-	mVdc	-	2	1,16	-	-	4	
	$V_{out}$	14	-	-	-	-	-	-	mVdc	-	-	-	-	-	-	mVdc	-	-	2,16	1	-	2	
	$V_{out}$	15	-	-	-	-	-	-	mVdc	-	-	-	-	-	-	mVdc	-	1,2	-	-	-	2	
Power Supply Drain Current	$I_{PD}$	13	-	-	-	-	68	-	-	mAdc	-	-	-	68	-	-	mAdc	-	2,8,10,16	-	13	1,4,9	
Switching Times	$t_{1+3+}$	1	-	-	-	-	36	-	-	ns	-	-	-	36	-	-	ns	1	3	-	-	13	2,16
	$t_{1-3-}$	1	-	-	-	-	26	-	-	ns	-	-	-	26	-	-	ns	1	3	-	-	13	2,16


Ground input pins of data distributor not under test.  
Other pins not listed are left open.

## MC9707P, MC9807P (continued)

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



To measure  $t_{9+7+}$  and  $t_{9-7-}$ , connect input to pin 9, output to pin 7, and ground pin 1. The remainder of the test configuration is unchanged.




QUAD SCHMITT  
TRIGGER

PLASTIC MRTL MC700P/800P series

## MC9709P • MC9809P


The MC9709P/9809P device consists of four Schmitt Triggers in a single 14-pin dual in-line plastic package. It provides a square-wave output from a slow-rise-time input with 650 mV internal hysteresis.



$t_r = t_f = 20 \text{ ns typ}$   
Avg.  $t_{pd} = 30 \text{ ns typ}$ , Avg.  $= \frac{t_{on} + t_{off}}{2}$   
 $f = 18 \text{ MHz typ}$   
 $P_D = 95 \text{ mW typ}$

Upper Trigger Voltage = 1.40 V typ  
Lower Trigger Voltage = 0.75 V typ

Number in Parenthesis Indicates mW MRTL Loading Factor.  
Number in Brackets Indicates MRTL Loading Factor.



### TYPICAL RESISTANCE VALUES

R<sub>1</sub> = 450 Ω      R<sub>4</sub> = 1.5 k  
R<sub>2</sub> = 2.0 k      R<sub>5</sub> = 640 Ω  
R<sub>3</sub> = 500 Ω

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one Schmitt Trigger only. The other Schmitt triggers are tested in the same manner.


Characteristic	Symbol	Pin Under Test	MC9809P Test Limits								MC9709P Test Limits								TEST VOLTAGE APPLIED TO PINS LISTED BELOW:			
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	Gnd	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max		
Output Current	I <sub>A5</sub>	1 1	3.0 3.0	-	3.0 3.0	-	2.85 2.85	-	mAdc mAdc	2.65 2.65	-	2.65 2.65	-	2.50 2.50	-	mAdc mAdc	1 1	2 3	-	11 11	4 4	
Output Voltage	V <sub>out</sub>	1	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	-	2,3	11	4	
Power Supply Drain Current (Total Device)	I <sub>PD</sub>	11	-	-	-	32	-	-	mAdc	-	-	-	32	-	-	mAdc	-	-	-	11	4	
Output Pulse Rise and Fall Times	t <sub>1+</sub> t <sub>1-</sub>	1 1	-	100	-	100	-	100	ns ns	-	100	-	100	-	100	ns ns	1 1	2 2	-	11	4 4	

Ground unused input pins. Other pins not listed are left open.

@ Test Temperature	TEST VOLTAGE VALUES (Volts)				
	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
MC9809P	0°C	0.930	1.80	0.570	3.60
	+25°C	0.880	1.80	0.500	3.60
	+75°C	0.790	1.80	0.450	3.60
	+15°C	0.865	1.80	0.475	3.60
MC9709P	+25°C	0.850	1.80	0.460	3.60
	+55°C	0.800	1.80	0.430	3.60

## MC9709P, MC9809P (continued)


### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



These waveform requirements are the only restrictions for test.

f ≥ 60 Hz

PA\* = 2.0 V \*Do not exceed ± 4.0 volts.




QUAD 2-INPUT  
"AND" GATE

PLASTIC MRTL MC700P/800P series

## MC9713P • MC9813P


Increased logic flexibility is provided by MC9713P/9813P, quad 2-input AND gates in a single 14-pin dual in-line plastic package.



Number In Parenthesis Indicates Loading Factor For mW MRTL.  
Number In Brackets Indicates Loading Factor For MRTL.

Avg  $t_{pd}$ \* = 28 ns typ  
 $P_D$  = 100 mW typ  
Operating  $f$  = 14 MHz typ

$$* \text{Avg } t_{pd} = \frac{t_{on} + t_{off}}{2}$$



### TYPICAL RESISTANCE VALUES

R<sub>1</sub> = 450Ω      R<sub>3</sub> = 1.5 k  
R<sub>2</sub> = 1.8 k      R<sub>4</sub> = 640Ω

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one gate only. The other gates are tested in the same manner.



Characteristic	Symbol	Pin Under Test	MC9813P Test Limits						MC9713P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							
			0°C		+25°C		+75°C		+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	Gnd	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max								
Input Current	I <sub>in</sub>	1 2	- -	600 600	- -	600 600	- -	570 570	μAdc μAdc	- -	500 500	- -	500 500	- -	470 470	μAdc μAdc	1 2	- -	- -	- -	11 11	4 4
Output Current	I <sub>A5</sub>	3	3.0	-	3.0	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	1,2,3	-	-	11	4
Output Voltage	V <sub>out</sub>	3 3	- -	400 400	- -	300 300	- -	350 350	mVdc mVdc	- -	300 300	- -	290 290	- -	320 320	mVdc mVdc	- -	2 1	- -	1 2	11 11	4 4
Power Supply Drain Current	I <sub>PD</sub>	11	-	-	-	36	-	-	mAdc	-	-	-	36	-	-	mAdc	-	-	2,7,10,13	-	11	1,4,6,9,12
Switching Times	t <sub>1+3+</sub> t <sub>1-3-</sub> t <sub>2+3+</sub> t <sub>2-3-</sub>	3 ↓	- -	- -	- -	42	- -	- -	ns ↓	- -	- -	- -	42	- -	- -	ns ↓	1 2 2 2	3 2 2 1	- -	11 ↓	4 ↓	

Ground inputs of gates not under test. Other pins not listed are left open.

@ Test Temperature	TEST VOLTAGE VALUES					MC9813P	0°C
	(Volts)						
MC9813P	0°C	+25°C	+75°C	+15°C	MC9713P	+25°C	+55°C
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
	0.960	0.930	1.80	0.570	3.60		
	0.910	0.880	1.80	0.500	3.60		
	0.820	0.790	1.80	0.450	3.60		
	0.865	0.865	1.80	0.475	3.60		
	0.850	0.850	1.80	0.460	3.60		
	0.800	0.800	1.80	0.430	3.60		

## MC9713P, MC9813P (continued)

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS




QUAD 2-INPUT  
"NAND" GATE

PLASTIC MRTL MC700P/800P series


## MC9714P • MC9814P

Increased logic flexibility is provided by MC9714P/9814P,  
quad 2-input positive logic NAND gates in a single 14-pin  
dual in-line plastic package.



Number in Parenthesis Indicates mW MRTL Loading Factor.  
Number in Brackets Indicates MRTL Loading Factor.

$P_D = 145 \text{ mW typ}$   
Operating  $f = 14 \text{ MHz typ}$



**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one gate only. The other gates are tested in the same manner.

@ Test Temperature	TEST VOLTAGE VALUES					Gnd	
	(Volts)						
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>		
MC9814P	0.960	0.930	1.80	0.570	3.60		
	0.910	0.880	1.80	0.500	3.60		
	0.820	0.790	1.80	0.450	3.60		
MC9714P	0.865	0.865	1.80	0.475	3.60		
	0.850	0.850	1.80	0.460	3.60		
	0.800	0.800	1.80	0.430	3.60		



Characteristic	Symbol	Pin Under Test	MC9814P Test Limits								MC9714P Test Limits								TEST VOLTAGE APPLIED TO PINS LISTED BELOW:				
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	Gnd	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		1	2	-	-	-		
Input Current	I <sub>in</sub>	1 2	- -	600 600	- -	600 600	- -	570 570	μAdc	- -	500 500	- -	500 500	- -	470 470	μAdc	1 2	- -	-	-	-	11 11	4 4
Output Current	I <sub>A5</sub>	3 3	3.0 3.0	- -	3.0 3.0	- -	2.85 2.85	- -	mAdc	2.65 2.65	- -	2.65 2.65	- -	2.50 2.50	- -	mAdc	- -	2,3 1,3	-	-	1 2	11 11	4 4
Output Voltage	V <sub>out</sub>	3	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	1,2	-	-	-	11	4
Power Supply Drain Current	I <sub>PD</sub> *	11	-	-	-	52	-	-	mAdc	-	-	-	52	-	-	mAdc	-	-	1,2,6,7,9, 10,12,13	-	11	4	
Switching Times	t <sub>1+3-</sub> t <sub>1-3+</sub> t <sub>2+3-</sub> t <sub>2-3+</sub>	3  ↓	- -	- -	- -	57 38	- -	- -	ns ↓	- -	- -	- -	57 38	- -	- -	ns ↓	1 1 2 2	3 3 3 3	2 2 1 1	- - - -	11 ↓	4 ↓	

Ground inputs of gates not under test. Pins not listed are left open.

\*This test includes all gates (13 mAdc per gate).

## MC9714P, MC9814P (continued)

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS




QUAD 2-INPUT  
"OR" GATE

PLASTIC MRTL MC700P/800P series

## MC9715P • MC9815P

MC9715P/9815P provides increased logic flexibility,  
quad 2-input OR gates housed in a single 14-pin dual in-line  
plastic package.




$P_D = 100 \text{ mW typ (Inputs Low)}$

$= 28 \text{ mW typ (Inputs High)}$

Operating  $f = 14 \text{ MHz typ}$

Number In Parenthesis Indicates mWMRTL Loading Factor.  
Number In Brackets Indicates MRTL Loading Factor.



### TYPICAL RESISTANCE VALUES

$R1 = 450 \Omega$        $R3 = 500 \Omega$   
 $R2 = 1.8 \text{ k}$        $R4 = 640 \Omega$

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for only one gate. The other gates are tested in the same manner.

@ Test  
Temperature  
MC9815P {  
    0°C  
    +25°C  
    +75°C  
MC9715P {  
    +15°C  
    +25°C  
    +55°C

Characteristic	Symbol	Pin Under Test	MC9815P Test Limits						MC9715P Test Limits						TEST VOLTAGE VALUES (Volts)					Gnd			
			0°C		+25°C		+75°C		+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>			
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max									
Input Current	I <sub>in</sub>	1 2	- -	600 600	- -	600 600	- -	570 570	μAdc μAdc	- -	500 500	- -	500 500	- -	470 470	μAdc μAdc	1 2	- -	2 1	- -	11 11	4 4	
Output Current	I <sub>A5</sub>	3	3.0	-	3.0	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	1,3	-	-	11	4	
Output Voltage	V <sub>out</sub>	3	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	-	-	1,2	11	4
Power Supply Drain Current	I <sub>PD1</sub> I <sub>PD2</sub>	11	-	-	-	9.5	-	-	mAdc	-	-	-	9.5	-	-	mAdc	-	-	*	-	11	4	
Switching Times	t <sub>1+3+</sub> t <sub>1-3-</sub> t <sub>2+3+</sub> t <sub>2-3-</sub>	3    ↓	-	-	-	50	-	-	ns	-	-	-	50	-	-	ns	1 1 2 2	3 1 2 2	-	-	11	2,4 2,4 1,4 1,4	



Ground unused input pins. Other pins not listed are left open.

\*All inputs at V<sub>BOT</sub> (inputs 1, 2, 6, 7, 9, 10, 12, 13).

\*\*All inputs at ground (inputs 1, 2, 6, 7, 9, 10, 12, 13).

## MC9715P, MC9815P (continued)


SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS




HEX INVERTERS

## PLASTIC mW MRTL MC700P/800P series

### MC9718P • MC9818P





Six individual circuits are contained in a single package. Each provides the simple inversion function.



$t_{pd} = 27 \text{ ns}$   
 $P_D = 7.0 \text{ mW}$  (Input High)   Number In Parenthesis Indicates  
3.0 mW (Input Low)   Loading Factor

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one inverter only.  
The other inverters are tested in the same manner.

@ Test Temperature	TEST VOLTAGE VALUES (Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
	0.880	0.850	1.80	0.500	3.60	
MC9818P	0.830	0.800	1.80	0.460	3.60	
	0.740	0.710	1.80	0.400	3.60	
	0.865	0.865	1.80	0.475	3.60	
MC9718P	0.850	0.850	1.80	0.460	3.60	
	0.800	0.800	1.80	0.430	3.60	

Characteristic	Symbol	Pin Under Test	MC9818P Test Limits						MC9718P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max		
Input Current	I <sub>in</sub>	14*	-	150	-	140	-	140	μA/dc	-	150	-	150	-	150	μA/dc	14	-	*	-	11	4
Output Current	I <sub>A4</sub>	1	570	-	570	-	535	-	μA/dc	570	-	570	-	570	-	μA/dc	1	-	-	14	11	4
Output Voltage	V <sub>out</sub>	1	-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc	-	14	-	-	11	4
Saturation Voltage	V <sub>CE(sat)</sub>	1	-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc	-	-	14	-	11	4
Switching Time	t <sub>on</sub> + t <sub>off</sub>	1, 14	-	-	-	90	-	-	ns	-	-	-	90	-	-	ns	Pulse In	Pulse Out				
																	14	1	-	-	11	4

Ground inputs of inverters not under test. Other pins not listed are left open


\* To simulate worse case conditions, the output of inverter under test is tied to the output of another inverter which has its input taken to V<sub>BOT</sub>.

HEX EXPANDERS

PLASTIC MRTL MC700P/800P series

## MC9719P • MC9819P

Six individual expanders are contained in a single package to increase the input capability of MRTL gates.




$t_{pd} = 12 \text{ ns}$   
 $P_D = 13 \text{ mW typ (Input High)}$   
Negligible (Inputs Low)

NUMBER IN PARENTHESES  
INDICATES mW MRTL LOADING FACTOR

NUMBER IN BRACKETS  
INDICATES MRTL LOADING FACTOR

When an expander is added to a gate, subtract 0.4 load from  
the output of the gate for each expander circuit added.  
SEE GENERAL INFORMATION SECTION FOR EXPANDER RULES



V<sub>CC</sub> connection to pin 11 is not shown  
Typical Resistance Value  
 $R_1 = 450 \Omega$

@ Test Temperature	TEST VOLTAGE VALUES							
	(Volts)			(Ohms)				
	$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{CC}$	$V_R^*$		
MC9819P	0°C	0.960	0.930	1.80	0.570	3.60	640	
	+25°C	0.910	0.880	1.80	0.500	3.60	640	
	+75°C	0.820	0.790	1.80	0.450	3.60	750	
MC9719P	+15°C	0.865	0.865	1.80	0.475	3.60	640	
	+25°C	0.850	0.850	1.80	0.460	3.60	640	
	+55°C	0.800	0.800	1.80	0.430	3.60	640	

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one expander only.  
The other expanders are tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC9819P Test Limits						MC9719P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{CC}$	$V_R^*$	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min		
Input Current	$I_{in}$	14	-	600	-	600	-	570	$\mu$ Adc	-	500	-	500	-	470	$\mu$ Adc	14	-	-	-	11	1	4
Output Leakage Current	$I_{CEX}$	1	-	100	-	218	-	235	$\mu$ Adc	-	100	-	225	-	225	$\mu$ Adc	1	-	-	14	11	-	4
Output Voltage	$V_{out}$	1	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	14	-	-	11	1	4
Saturation Voltage	$V_{CE(sat)}$	1	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	14	-	11	1	4

Ground inputs of expanders not under test. Other pins not listed are left open.


\* Resistor value to  $V_{CC}$

HEX EXPANDERS

PLASTIC mW MRTL MC700P/800P series

## MC9720P • MC9820P

Six individual expanders are contained in a single package to increase the input capability of the mW MRTL gates.




$t_{pd} = 12 \text{ ns}$   
 $P_D = 30 \text{ mW}$  (Inputs High)  
Negligible (Inputs Low)

Number In Parenthesis Indicates Loading Factor.

### NOTES ON THE USE OF THE MC9720/9820

1. The input loading factor of the expanded gate is 1.33.
2. Pin 11 of the expander must be connected to  $V_{CC}$ .
3. The output loading factor of the expander gate is decreased 0.5 load for every added node.



CONNECTION TO  $V_{CC}$  NOT SHOWN  
TYPICAL RESISTANCE  
VALUES

$$R1 = 1.5 \text{ k}\Omega$$

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one expander only.  
The other expanders are tested in the same manner.

			TEST VOLTAGE VALUES						Grd
			(Volts)					(k Ohms)	
			$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{CC}$	$V_R^*$	
MC9820P	0°C	@ Test Temperature	0.880	0.850	1.80	0.500	3.60	3.6	
		+25°C	0.830	0.800	1.80	0.460	3.60	3.6	
		+75°C	0.740	0.710	1.80	0.400	3.60	4.0	
	MC9720P	+15°C	0.865	0.865	1.80	0.475	3.60	3.6	
		+25°C	0.850	0.850	1.80	0.460	3.60	3.6	
		+55°C	0.800	0.800	1.80	0.430	3.60	3.6	

Characteristic	Symbol	Pin Under Test	MC9820P Test Limits						MC9720P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:									
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{CC}$	$V_R^*$		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Grd							
Input Current	$I_{in}$	14	-	150	-	140	-	140	$\mu$ Adc	-	150	-	150	-	150	$\mu$ Adc	14	-	-	-	11	1	4	
Output Leakage Current	$I_{CEX}$	1	-	25	-	25	-	30	$\mu$ Adc	-	40	-	40	-	50	$\mu$ Adc	1	-	-	-	14	11	-	4
Output Voltage	$V_{out}$	1	-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc	-	14	-	-	11	1	4	
Saturation Voltage	$V_{CE(sat)}$	1	-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc	-	-	14	-	11	1	4	


Ground unused input pins. Other pins not listed are left open. \*Resistor value to  $V_{CC}$ \*

QUAD 2-INPUT EXPANDERS

PLASTIC mW MRTL MC700P/800P series

## MC9721P • MC9821P

Four 2-input expanders housed in a single package  
increase the input capability of mW MRTL gates.




NUMBER IN PARENTHESIS INDICATES  
LOADING FACTOR

### NOTES ON THE USE OF THE MC9721/MC9821

1. The input loading factor of the expanded gate is 1.33.
2. Pin 11 of the expander must be connected to  $V_{CC}$ .
3. The output loading factor of the expanded gate is decreased 0.5 load for every added node.

$t_{pd} = 27 \text{ ns}$

$P_D = 20 \text{ mW typ (Input High)}$   
Negligible (Inputs Low)



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one expander only.  
The other expanders are tested in the same manner.

@ Test Temperature	TEST VOLTAGE VALUES							
	(Volts)			(kΩ)				
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *		
MC9821P	0°C	0.880	0.850	1.80	0.500	3.60	3.6	
	+25°C	0.830	0.800	1.80	0.460	3.60	3.6	
	+75°C	0.740	0.710	1.80	0.400	3.60	4.0	
	+15°C	0.865	0.865	1.80	0.475	3.60	3.6	
	+25°C	0.850	0.850	1.80	0.460	3.60	3.6	
	+55°C	0.800	0.800	1.80	0.430	3.60	3.6	

Characteristic	Symbol	Pin Under Test	MC9821P Test Limits						MC9721P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		1	-	2	-	11	3	
			-	150	-	140	-	140		μAdc	-	150	-	150	-	150	2	-	1	-	11	3	
Input Current	I <sub>in</sub>	1 2	-	150	-	140	-	140	μAdc	-	150	-	150	-	150	μAdc	1 2	-	2	-	11	3	4 4
Output Leakage Current	I <sub>CEX</sub>	3	-	25	-	25	-	30	μAdc	-	40	-	40	-	50	μAdc	3	-	-	1,2	11	-	4
Output Voltage	V <sub>out</sub>	3 3	-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc	- -	1 2	-	-	11	3	2, 4 1, 4
Saturation Voltage	V <sub>CE(sat)</sub>	3 3	-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc	-	-	1 2	-	11	3	2, 4 1, 4

Ground unused input pins. Other pins not listed are left open.


\* Resistor value to V<sub>CC</sub>.

DUAL J-K FLIP-FLOPS

PLASTIC mW MRTL MC700P/800P series

## MC9722P • MC9822P

MC9722P/9822P consists of two J-K flip-flops in a single package. Each flip-flop has a direct clear input in addition to the clocked inputs.




NUMBER IN PARENTHESIS INDICATES  
LOADING FACTOR

CLOCKED INPUT  
OPERATION ①

$t_n$ ②		$t_{n+1}$ ②	
S	C	Q	$\bar{Q}$
1	1	$Q_n$ ③	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ③


$f_{Tog} = 4.0$  MHz  
 $t_{pd} = 75$  ns typ  
 $P_D = 24$  mW typ (Only Clock Input High)

1. Direct input ( $C_D$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .



**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one flip-flop only. The other flip-flop is tested in the same manner.



TEST VOLTAGE VALUES												
Volts												Pulse
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	C <sub>P</sub>					
@ Test Temperature	MC9822P	0°C	0.880	0.850	1.80	0.500	3.60	V <sub>in</sub> to V <sub>off</sub>				
		+25°C	0.830	0.800	1.80	0.460	3.60	V <sub>in</sub> to V <sub>off</sub>				
		+75°C	0.740	0.710	1.80	0.400	3.60	V <sub>in</sub> to V <sub>off</sub>				
	MC9722P	+15°C	0.865	0.865	1.80	0.475	3.60	V <sub>in</sub> to V <sub>off</sub>				
		+25°C	0.850	0.850	1.80	0.460	3.60	V <sub>in</sub> to V <sub>off</sub>				
		+55°C	0.800	0.800	1.80	0.430	3.60	V <sub>in</sub> to V <sub>off</sub>				

Characteristic	Symbol	Pin Under Test	MC9822P Test Limits						MC9722P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:								
			0°C			+25°C		+75°C		+15°C			+25°C		+55°C		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	C <sub>P</sub>	Gnd
			Min	Max	Unit	Min	Max	Unit	Min	Max	Unit	Min	Max	Min	Max								
Input Current	I <sub>in</sub>	5	-	150	-	140	-	140	-	150	-	150	-	150	-	5	-	10	-	11	-	4	
		7	-	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	7	-	-	-	-	-	↓	
		10	-	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	10	-	-	-	-	-	↓	
	I <sub>in</sub>	2	6	-	300	-	280	-	280	-	300	-	300	-	300	-	6	-	5,7	-	-	-	↓
Output Current	I <sub>A4</sub>	8	-570	-	-570	-	-535	-	-535	-	-570	-	-570	-	-570	-	-	8,10	-	-	11	-	4
		9*	-570	-	-570	-	-535	-	-535	-	-570	-	-570	-	-570	-	-	9	-	-	11	-	4
Output Voltage	V <sub>out</sub>	8④	-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc	5	-	6	7	11	-	4,10
		9⑤	-	↓	-	↓	-	↓	-	-	-	-	-	-	-	5	7	-	-	-	-	↓	
		9④	-	↓	-	↓	-	↓	-	-	-	-	-	-	-	-	-	5	7	5	7	7	
		8⑤	-	↓	-	↓	-	↓	-	-	-	-	-	-	-	-	-	5	7	-	-	7	
		9⑥	-	↓	-	↓	-	↓	-	-	-	-	-	-	-	-	-	5	7	-	-	-	
		8⑦	-	↓	-	↓	-	↓	-	-	-	-	-	-	-	-	-	5	7	7	-	7	
		8⑧	-	↓	-	↓	-	↓	-	-	-	-	-	-	-	-	-	5	7	-	-	7	
		9⑨	-	↓	-	↓	-	↓	-	-	-	-	-	-	-	-	-	5	7	-	-	7	
		8⑩	-	↓	-	↓	-	↓	-	-	-	-	-	-	-	-	-	5	7	-	-	7	

Ground inputs of flip-flop not under test. Other pins not listed are left open.

\*Preset the device as follows: a. Momentarily apply V<sub>BOT</sub> to pin 10, this preclears the flip-flop.

b. Remove V<sub>BOT</sub>, ground pins 5 and 7.

c. Apply negative-going clock pulse (C<sub>P</sub>) to pin 6 while pins 5 and 7 are still grounded.  
(This changes the state of the flip-flop to a set condition.)

d. Remove ground from pins 5 and 7.

④ See Figure 4

⑤ See Figure 5

⑥ See Figure 6


⑦ See Figure 7

\*\*Apply V<sub>BOT</sub> momentarily prior to arrival of clock pulse (C<sub>P</sub>) to change the state of the flip-flop.

(continued)

## ELECTRICAL CHARACTERISTICS (continued)

Test procedures are shown for one flip-flop only. The other flip-flop is tested in the same manner.



@ Test Temperature	TEST VOLTAGE VALUES						C <sub>P</sub>	
	Volts				Pulse			
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	C <sub>P</sub>		
MC9822P	0.880	0.850	1.80	0.500	3.60	V <sub>in</sub> to V <sub>off</sub>		
	0.830	0.800	1.80	0.460	3.60	V <sub>in</sub> to V <sub>off</sub>		
	0.740	0.710	1.80	0.400	3.60	V <sub>in</sub> to V <sub>off</sub>		
	0.865	0.865	1.80	0.475	3.60	V <sub>in</sub> to V <sub>off</sub>		
	0.850	0.850	1.80	0.460	3.60	V <sub>in</sub> to V <sub>off</sub>		
	0.800	0.800	1.80	0.430	3.60	V <sub>in</sub> to V <sub>off</sub>		
MC9722P	+25°C	+25°C	+25°C	+25°C	+25°C	+25°C		
	+75°C	+75°C	+75°C	+75°C	+75°C	+75°C		
	+15°C	+15°C	+15°C	+15°C	+15°C	+15°C		
	+25°C	+25°C	+25°C	+25°C	+25°C	+25°C		
	+55°C	+55°C	+55°C	+55°C	+55°C	+55°C		

Characteristic	Symbol	Pin Under Test	MC9822P Test Limits						MC9722P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd			
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	C <sub>P</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max									
Saturation Voltage	V <sub>CE(sat)</sub>	8 9* 8 9 8* 9* 9*	- -	250 -	- -	250 -	- -	250 -	mVdc -	- -	220 -	- -	230 -	- -	320 -	mVdc -	- -	5 10 -	10** 10** -	7 5,7 -	11 5,7 -	6 6 -	4 -	
Toggle Frequency	f <sub>tog</sub>	9	-	-	-	4.0	-	-	MHz	-	-	-	4.0	-	-	MHz	Pulse In	Pulse Out	-	-	11	-	4,7,10	
																	6	9	-	-	11	-	4,7,10	

Ground inputs of flip-flop not under test. Other pins not listed are left open.

- \*Preset the device as follows:
  - Momentarily apply V<sub>BOT</sub> to pin 10, this preclears the flip-flop.
  - Remove V<sub>BOT</sub>, ground pins 5 and 7.
  - Apply negative-going clock pulse (C<sub>P</sub>) to pin 6 while pins 5 and 7 are still grounded.  
(This changes the state of the flip-flop to a set condition.)
  - Remove ground from pins 5 and 7.

④ See Figure 4

⑤ See Figure 5


⑥ See Figure 6

⑦ See Figure 7

\*\*Apply V<sub>BOT</sub> momentarily prior to arrival of clock pulse (C<sub>P</sub>) to change the state of the flip-flop.

## MC9722P, MC9822P (continued)

FIGURE 1 – CLOCK PULSE DEFINITION



SEQUENCE OF EVENTS

- A. Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical but should be  $< 1.0 \mu s$ .
- B. Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- C. Apply momentary ground (when applicable).
- D. Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 200 ns maximum.
- E. Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

MC9822P		
TA	$V_L$	$V_H$
+25°C	+0.460 V ± 2.0 mV	+0.830 V ± 2.0 mV
0°C	+0.500 V ± 2.0 mV	+0.880 V ± 2.0 mV
+75°C	+0.400 V ± 2.0 mV	+0.740 V ± 2.0 mV

MC9722P		
TA	$V_L$	$V_H$
+25°C	+0.460 V ± 2.0 mV	+0.850 V ± 2.0 mV
+15°C	+0.475 V ± 2.0 mV	+0.865 V ± 2.0 mV
+55°C	+0.430 V ± 2.0 mV	+0.800 V ± 2.0 mV

FIGURE 2 – TOGGLE MODE TEST CIRCUIT




FIGURE 3 – TEST CIRCUIT




FIGURE 4 – TEST WAVEFORMS




FIGURE 5 – TEST WAVEFORMS




FIGURE 6 – TEST WAVEFORMS





FIGURE 7 – TEST WAVEFORMS



BCD-TO-DECIMAL  
DECODER-DRIVER

PLASTIC MRTL MC700P/800P series

**MC976OP • MC986OP<sup>†</sup>**

The MC976OP/MC986OP monolithic BCD-to-Decimal Decoder/Driver is designed for use with high-voltage neon indicating tubes. The high-voltage output transistors can withstand 70-volts(MC986OP), and 65-volts (MC976OP), insuring direct operation of the indicator tubes without background glow. The inputs are compatible with MRTL logic functions.



TRUTH TABLE

Value Pin No. Logic Levels	INPUT* (BCD)				OUTPUT (DECIMAL)									
	2 <sup>0</sup> 6	2 <sup>1</sup> 7	2 <sup>2</sup> 15	2 <sup>3</sup> 14	0	1	2	3	4	5	6	7	8	9
1	1	1	1	1	0	1	1	1	1	1	1	1	1	1
0	0	1	1	1	1	0	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	0	1	1	1	1	1	1	1
0	0	1	1	1	1	1	1	0	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	0	1	1	1	1	1
0	0	0	1	1	1	1	1	1	1	0	1	1	1	1
1	0	0	1	1	1	1	1	1	1	0	1	1	1	1
0	0	0	1	1	1	1	1	1	1	1	0	1	1	1
1	1	1	0	1	1	1	1	1	1	1	1	0	1	1
0	1	1	0	1	1	1	1	1	1	1	1	1	0	1

Logic "0" ≤ 1.5 Vdc @ 6.0 mA  
Logic "1" ≥ 65 Vdc (MC976O)  
Logic "1" ≥ 70 Vdc (MC986O)

\* Any input configuration not shown results in an indeterminate state at the outputs.


TYPICAL INTERCONNECTION  
DIAGRAM



Number in Parenthesis Indicates Loading Factor for mW MRTL. P<sub>D</sub> = 115 mW typ  
Number in Brackets Indicates Loading Factor for MRTL.

<sup>†</sup>See General Information section for packaging.

## MC9760P, MC9860P (continued)



### TYPICAL RESISTANCE VALUES

R<sub>1</sub> = 450Ω  
R<sub>2</sub> = 640Ω  
R<sub>3</sub> = 3.75 k

ELECTRICAL CHARACTERISTICS

TEST VOLTAGE/CURRENT VALUES (Vdc/mAdc)											
@ Test Temperature	MC9860P		MC9760P		Unit	Min	Max	Min	Max	Min	Max
	0°C	+25°C	+75°C	+15°C							
V <sub>in</sub>	0.960	0.930	40	6.0	5.0	3.6					
V <sub>on</sub>	0.910	0.880	40	6.0	5.0	3.6					
V <sub>CEx</sub>	0.820	0.790	40	6.0	5.0	3.6					
I <sub>A</sub>	1.05	1.05	40	6.0	5.0	3.6					
I <sub>L</sub>	1.00	1.00	40	6.0	5.0	3.6					
V <sub>cc</sub>	0.95	0.95	40	6.0	5.0	3.6					

Characteristic	Symbol	Pin Under Test	MC9860P Test Limits						MC9760P Test Limits						TEST VOLTAGE/CURRENT APPLIED TO PINS LISTED BELOW						Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>CEx</sub>	I <sub>A</sub>	I <sub>L</sub>	V <sub>cc</sub>	
Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	6	7	14	15	-	-	-			
Input Current	I <sub>in</sub>	6 7 14 15	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	6	-	-	-	-	16	8
Output Voltage	V <sub>out</sub>	1	-	1.5	-	1.5	-	1.5	Vdc	-	1.5	-	1.5	-	1.5	Vdc	-	*	-	1	-	16	8*
Output Leakage Current	I <sub>CEx</sub>	1	-	-	-	100	-	-	μAdc	-	-	-	100	-	-	μAdc	-	**	1	-	-	16	8**
Output Breakdown Voltage	BV <sub>CEx</sub>	1 2 3 4 5 9 10 11 12 13	70	-	70	-	70	-	Vdc	65	-	65	-	65	-	Vdc	-	6,7,14,15	-	-	1	16	8
Power Supply Current Drain	I <sub>PD</sub>	16	-	-	-	30	-	-	mAdc	-	-	-	30	-	-	mAdc	-	6,7,14,15	-	-	-	16	8

\*I<sub>A</sub> is applied to pin under test - V<sub>on</sub> and gnd are applied to inputs in accordance with truth table for "on" condition of pin under test (1 test for each output).

\*\*V<sub>CEx</sub> is applied to pin under test - V<sub>on</sub> and gnd are applied to inputs in accordance with truth table for "off" conditions of pin under test (9 tests for each output).

Other pins not listed are left open.