

**MEDIUM-POWER**

# **MRTL**

**INTEGRATED CIRCUITS  
MC900/MC800 SERIES**

# MEDIUM-POWER

# MRTL

## INTEGRATED CIRCUITS

### INDEX

Medium-power MRTL logic circuits are specified over two different temperature ranges. Typical gate speed is 12 ns, with power dissipation averages of 19 mW (input high) and 5.0 mW (inputs low) per logic node.

### INDEX

	Page No.
General Information	6-4
Summary of Devices Available in Metal Cans	6-6
Summary of Devices Available in Flat Packages	6-8

### DEVICE SPECIFICATIONS

#### GATES

MC903, MC803	3-Input Gates	6-12
MC907, MC807	4-Input Gates	6-15
MC929, MC829	5-Input Gates	6-17
MC914, MC814	Dual 2-Input Gates	6-19
MC915, MC815	Dual 3-Input Gates	6-21
MC925, MC825	Dual 4-Input Gates	6-23
MC992, MC892	Triple 3-Input Gates	6-25
MC924, MC824	Quad 2-Input Gates	6-27
MC971, MC871	Quad Exclusive OR Gates	6-29

#### BUFFERS

MC900, MC800	Buffers	6-31
MC999, MC899	Dual Buffers	6-34
MC988, MC888	Dual 3-Input Buffers (Non-Inverting)	6-36

#### FLIP-FLOPS

MC902, MC802	R-S Flip-Flops	6-38
MC916, MC816	J-K Flip-Flops	6-40
MC926, MC826	J-K Flip-Flops	6-44
MC974, MC874	J-K Flip-Flops	6-47
MC990, MC890	Dual J-K Flip-Flops	6-50
MC991, MC891	Dual J-K Flip-Flops	6-54

#### HALF-SHIFT REGISTERS

MC905, MC805	Half-Shift Registers	6-57
MC906, MC806	Half-Shift Registers without Inverter	6-60
MC983, MC883	Dual Half-Shift Registers	6-62
MC984, MC884	Dual Half-Shift Registers without Inverters	6-64

#### ADDERS and SUBTRACTORS

MC904, MC804	Half Adders	6-66
MC975, MC875	Dual Half-Adders	6-68
MC996, MC896	Dual Full Adders	6-70
MC997, MC897	Dual Full Subtractors	6-73

#### COUNTER ADAPTERS

MC901, MC801	Counter Adapters	6-76
--------------	------------------	------

#### INVERTERS

MC927, MC827	Quad Inverters	6-78
MC989, MC889	Hex Inverters	6-80

#### EXPANDERS

MC986, MC886	Dual 4-Input Expanders	6-82
MC985, MC885	Quad 2-Input Expanders	6-84
MC9919, MC9819	Hex Expanders	6-86

## NUMERICAL INDEX

### (Functions and Characteristics)

$V_{CC} = 3.0 \text{ V} \pm 10\%$ ,  $T_A = 25^\circ\text{C}$

Function	Type ①		Case	Output Loading Factor each output	Propagation Delay $t_{pd}$ ns typ	Total Power Dissipation mW typ/pkg	Page No.
	-55 to +125°C	0 to +100°C					
Buffer	MC900	MC800	72, 96	25	20	16/45 ②	6-31
Counter Adapter	MC901	MC801	96	5	22	55	6-76
R-S Flip-Flop	MC902	MC803	96	4	14	22	6-38
3-Input NOR Gate	MC903	MC803	72, 96	5	12	19/5.0 ②	6-12
Half Adder	MC904	MC804	72, 96	5	14	45	6-66
Half-Shift Register	MC905	MC805	72, 96	4	22	53	6-57
Half-Shift Register (w/o Inverter)	MC906	MC806	72, 96	4	22	36	6-60
4-Input NOR Gate	MC907	MC807	72, 96	5	12	19/5.0 ②	6-15
Dual 2-Input NOR Gate	MC914	MC814	72, 96	5	12	38/10 ②	6-19
Dual 3-Input NOR Gate	MC915	MC815	72, 96A	5	12	38/10 ②	6-21
J-K Flip-Flop	MC916	MC816	72, 96	3	35	62/54 ③	6-40
Quad 2-Input NOR Gate	MC924	MC824	83	5	12	76/20 ②	6-27
Dual 4-Input NOR Gate	MC925	MC825	83	5	12	38/10 ②	6-23
J-K Flip-Flop	MC926	MC826	72, 96A	5	35	130/65 ③	6-44
Quad Inverter	MC927	MC827	72, 96A	5	12	76/20 ②	6-78
5-Input NOR Gate	MC929	MC829	72, 96	5	12	19/5.0 ②	6-17
Quad Exclusive OR Gate	MC971	MC871	83	5	12	72	6-29
J-K Flip-Flop	MC974	MC874	96	5	35	130/65 ③	6-47
Dual Half Adder	MC975	MC875	83	5	20	90	6-68
Dual Half-Shift Register	MC983	MC883	83	4	22	110	6-62
Dual Half-Shift Register w/Inverter	MC984	MC884	83	4	22	75	6-64
Quad 2-Input Expander	MC985	MC885	83	—	12	17/- ②	6-84
Dual 4-Input Expander	MC986	MC886	83	—	12	17/- ②	6-82
Dual 3-Input Buffer, non inverting	MC988	MC888	83	25	24	128/42 ②	6-36
Hex Inverter	MC989	MC889	83	5	12	76/20 ②	6-80
Dual J-K Flip-Flop	MC990	MC890	83	3	35	124/108 ③	6-50
Dual J-K Flip-Flop	MC991	MC891	83	5	40	155/130 ③	6-54
Triple 3-Input NOR Gate	MC992	MC892	83	5	12	57/15 ②	6-25
Dual Full Adder	MC996	MC896	83	4	60	70	6-70
Dual Full Subtractor	MC997	MC897	83	4	60	70	6-73
Dual Buffer	MC999	MC899	72, 96A	25	20	32/90 ②	6-34
Hex Expander	MC9919	MC9819	83	—	12	13/- ②	6-86


① G Suffix denotes Metal Can, F suffix denotes Flat Package; i.e., MC900G = Metal Can, MC900F = Flat Package.

② Inputs High/Inputs Low

③ Only Clock Input High/Inputs Low

## GENERAL INFORMATION


## MRTL MC900/800 series




TO-99



TO-100



TO-91



TO-86

### MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ )

Characteristic	Symbol	Rating	Unit
Input Voltage	—	$\pm 4$	Vdc
Power Supply Voltage (Pulsed $\leq 1$ s)	—	$\pm 12$	Vdc
Operating Temperature Range MC900 Series MC800 Series	$T_A$	-55 to +125 0 to +100	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-65 to +150	$^\circ\text{C}$

### TEST CONDITION TOLERANCES

$$V_{BOT} = \pm 10 \text{ mV} \quad V_{cc} = \pm 10 \text{ mV} \quad V_{in} = \pm 2 \text{ mV} \quad V_{on} = \pm 2 \text{ mV} \quad V_{off} = \pm 2 \text{ mV}$$



### DEFINITIONS

$I_{A3}, I_{A4},$	Minimum available output current from a device with an output loading of 3, 4, or 5.
$I_{AS}$	Output voltage not to fall below the value of $V_{in}$ .
$I_{AS}$	Minimum available output current from a buffer. Output voltage not to fall below the value of $V_{on}$ .
$I_{CEX}$	Collector current of a circuit when $V_{in}$ is applied to the output pin and $V_{off}$ is applied to the input pins.
$I_{in}$	Maximum input current drawn by one input of a gate with $V_{in}$ applied. All other gate inputs are returned to $V_{BOT}$ .
$2 I_{in}, 3 I_{in}$	Maximum input current drawn by one input of a device with 2 or 3 bases internally tied together.
$V_{BOT}$	A high-value voltage applied to an input of a device to insure saturation of the driven transistor.
$V_{cc}$	Supply voltage.
$V_{CE(\text{sat})}$	Maximum saturation voltage with $V_{BOT}$ applied to the input.
$V_{in}$	Minimum high-level voltage applied to the input of a device.
$V_{off}$	The maximum voltage which may be applied to an input terminal without turning the transistor on.
$V_{on}$	The minimum voltage which may be applied to an input terminal that will turn the transistor on.
$V_{out}$	The maximum output voltage with $V_{on}$ applied to the input.
$V_R$	Value of external resistor connected to $V_{cc}$ for test purposes. $V_{RH}$ = highest node resistor value $V_{RL}$ = lowest node resistor value

### GENERAL RULES



- Release Time      The time that the J or K input data must be held after the negative-going clock input transition in order to propagate correct data.
- Set-up Time      The time that the J or K input data must be present prior to the negative-going clock input transition in order to propagate correct data.
- The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output.
- A gate output connected in parallel with another output reduces the drive capability by  $\frac{1}{2}$  load. (Paralleling gate circuits requires a  $V_{cc}$  connection to only one of the gates.)
- Any number of gates may be paralleled if the input loading is increased by  $\frac{1}{4}$  load, if only one gate is connected to  $V_{cc}$ .
- If the counter adapter is paralleled with another circuit, the output drive capability must be reduced by 2 loads. The reason for this drive reduction is the 1280-ohm resistance that connects the output terminals on the counter adapter.
- All unused inputs should be returned to ground.
- When paralleling gates with  $V_{cc}$  connected, a maximum of 4 outputs may be paralleled where the input loading factor is increased by 2.33.

## OUTLINE DIMENSIONS





Pin 4 connected to case.

**TO-99**





Pin 5 connected to case.

**TO-100**



Lead 1 identified by color dot or by shoulder on lead. All leads electrically isolated from package.

**TO-91**



Lead 1 identified by color dot or by elbow on lead. All leads electrically isolated from package.

**TO-86**

## LOADING DIAGRAMS

## MRTL MC900/800 series


### MRTL DEVICES AVAILABLE IN METAL CANS

The logic diagrams on these two pages describe the MC900/MC800 MRTL integrated circuits available in metal cans, and permit quick selection of those circuits required for the implementation of a system design. Pertinent information such as logic equations, truth tables, typical propagation delay time ( $t_{pd}$ ), typical package power dissipation ( $P_D$ ), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (when on the circuit input terminal) or load driving ability — fan-out — (when on the circuit output terminal).

The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output. Loading data are valid over the temperature range of  $-55$  to  $+125^\circ\text{C}$  for the MC900 Series, and 0 to  $+100^\circ\text{C}$  for the MC800 Series, with  $V_{CC} = 3.0 \text{ V} \pm 10\%$ . For the TO-99 metal can,  $V_{CC}$  is applied to pin 8, with ground connected to pin 4. For the TO-100 metal can,  $V_{CC}$  is applied to pin 10, with ground connected to pin 5.

### GATES

#### MC903G • MC803G 3-Input Gate




$$6 = \overline{1 + 2 + 3}$$

$t_{pd} = 12 \text{ ns}$

$P_D = 19 \text{ mW (Input High)}$   
 $5 \text{ mW (Inputs Low)}$

#### MC907G • MC807G 4-Input Gate




$$6 = \overline{1 + 2 + 3 + 5}$$

$t_{pd} = 12 \text{ ns}$

$P_D = 19 \text{ mW (Input High)}$   
 $5 \text{ mW (Inputs Low)}$

#### MC914G • MC814G Dual 2-Input Gate




$$7 = \overline{1 + 2}$$

$t_{pd} = 12 \text{ ns}$

$P_D = 38 \text{ mW (Input High)}$   
 $10 \text{ mW (Inputs Low)}$

#### MC915G • MC815G Dual 3-Input Gate




$$4 = \overline{1 + 2 + 3}$$

$t_{pd} = 12 \text{ ns}$

$P_D = 38 \text{ mW (Input High)}$   
 $10 \text{ mW (Inputs Low)}$

#### MC929G • MC829G 5-Input Gate




$$7 = \overline{1 + 2 + 3 + 5 + 6}$$

$t_{pd} = 12 \text{ ns}$

$P_D = 19 \text{ mW (Input High)}$   
 $5 \text{ mW (Inputs Low)}$

### INVERTERS

#### MC927G • MC827G Quad Inverter




$$9 = \overline{1}$$

$t_{pd} = 12 \text{ ns}$

$P_D = 76 \text{ mW (Input High)}$   
 $20 \text{ mW (Inputs Low)}$

### BUFFERS

#### MC900G • MC800G Buffer




$$7 = \overline{3}$$

$$5 = \overline{3}$$

$t_{pd} = 20 \text{ ns}$

$P_D = 16 \text{ mW (Input High)}$   
 $45 \text{ mW (Inputs Low)}$

#### MC999G • MC899G Dual Buffer




$$t_{pd} = 20 \text{ ns}$$

$P_D = 32 \text{ mW (Input High)}$   
 $90 \text{ mW (Inputs Low)}$

## MRTL DEVICES AVAILABLE IN METAL CANS (continued)


### FLIP-FLOPS

**MC916G • MC816G  
J-K Flip-Flop**




$t_{pd} = 30 \text{ ns}$   
 $P_D = 62 \text{ mW (Only Clock Input High)}$   
 $54 \text{ mW (Inputs Low)}$

**MC926G • MC826G  
J-K Flip-Flop**



$t_{pd} = 35 \text{ ns}$   
 $P_D = 130 \text{ mW (Only Clock Input High)}$   
 $65 \text{ mW (Inputs Low)}$

**MC974G • MC874G  
J-K Flip-Flop**



$t_{pd} = 35 \text{ ns}$   
 $P_D = 130 \text{ mW (Only Clock Input High)}$   
 $65 \text{ mW (Inputs Low)}$

**J-K FLIP-FLOP TRUTH TABLES**

DIRECT INPUT  
OPERATION ①  
MC926 and  
MC826 only


$S_D$	$C_D$	$Q$	$\bar{Q}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT  
OPERATION ③  
all types

$t_n$ ④	$t_{n+1}$		
$S$	$C$	$Q$	$\bar{Q}$
1	1	$Q_n$	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ⑤

1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted  $t_n$ , and the time period subsequent to this transition is denoted  $t_{n+1}$ .
5.  $Q_n$  is the state of the Q output in the time period  $t_n$ .

**MC902G • MC802G  
R-S Flip-Flop**




$t_{pd} = 14 \text{ ns}$   
 $P_D = 22 \text{ mW}$

R	S	$Q_{n+1}$
0	0	$Q_n$
0	1	1
1	0	0
1	1	0

### HALF-SHIFT REGISTERS


**MC905G • MC805G  
Half-Shift Register**



$t_{pd} = 22 \text{ ns}$   
 $P_D = 53 \text{ mW}$

$$7 = \overline{5}(1+2) \\ 5 = \overline{7}(2+3) \\ 6 = \overline{2}$$

**MC906G • MC806G  
Half-Shift Register  
(Without Inverter)**




$t_{pd} = 22 \text{ ns}$   
 $P_D = 36 \text{ mW}$

$$7 = \overline{5}(1+2) \\ 5 = \overline{7}(2+3)$$

### HALF ADDERS

**MC904G • MC804G  
Half Adder**



$$7 = (1+2)(3+5)$$

$$6 = \overline{3+5}$$

$$t_{pd} = 14$$

$$P_D = 45$$


$$\text{IF: } 3 = \overline{1}, \& 5 = \overline{2}$$

$$\text{THEN: } 6 = 1 + 2$$

$$7 = 1 + \overline{2} + \overline{1} + 2$$

### COUNTER ADAPTERS

**MC901G • MC801G  
Counter Adapter**



$t_{pd} = 22 \text{ ns}$   
 $P_D = 55 \text{ mW}$

$$7 = 1 + 2 \\ 5 = (\overline{1} + 2)\overline{3}$$

## LOADING DIAGRAMS

## MRTL MC900/800 series

### MRTL DEVICES AVAILABLE IN FLAT PACKAGES

The logic diagrams on these four pages describe the MC900/MC800 MRTL integrated circuits available in flat packages, and permit quick selection of those circuits required for the implementation of a system design. Pertinent information such as logic equations, truth tables, typical propagation delay time ( $t_{pd}$ ), typical package power dissipation ( $P_D$ ), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (when on the circuit input terminal) or load driving ability – fan-out – (when on the circuit output terminal).

The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output. Loading data are valid over the temperature range of  $-55$  to  $+125^\circ\text{C}$  for the MC900 Series, and 0 to  $+100^\circ\text{C}$  for the MC800 Series, with  $V_{CC} = 3.0 \text{ V} \pm 10\%$ . For the TO-91 flat package,  $V_{CC}$  is applied to pin 10, with ground connected to pin 5. For the TO-86 flat package,  $V_{CC}$  is applied to pin 14, with ground connected to pin 7.

### GATES

<b>MC903F • MC803F 3-Input Gate</b>	<b>MC907F • MC807F 4-Input Gate</b>	<b>MC914F • MC814F Dual 2-Input Gate</b>
<p>(1) 2 (1) 3 (1) 4</p> <p><math>8 = \overline{2 + 3 + 4}</math></p> <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 19 \text{ mW (Input High)}</math> <math>5 \text{ mW (Inputs Low)}</math></p>	<p>(1) 2 (1) 3 (1) 4 (1) 7</p> <p><math>8 = \overline{2 + 3 + 4 + 7}</math></p> <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 19 \text{ mW (Input High)}</math> <math>5 \text{ mW (Inputs Low)}</math></p>	<p>(1) 2 (1) 3 (1) 4 (1) 7</p> <p><math>9 = \overline{2 + 3}</math></p> <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 38 \text{ mW (Input High)}</math> <math>10 \text{ mW (Inputs Low)}</math></p>
<b>MC915F • MC815F Dual 3-Input Gate</b>	<b>MC924F • MC824F Quad 2-Input Gate</b>	<b>MC971F • MC871F Quad Exclusive "OR" Gate</b>
<p>(1) 1 (1) 2 (1) 3</p> <p>(1) 6 (1) 7 (1) 8</p> <p><math>4 = \overline{1 + 2 + 3}</math></p> <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 38 \text{ mW (Input High)}</math> <math>10 \text{ mW (Inputs Low)}</math></p>	<p>(1) 1 (1) 2 (1) 4 (1) 5 (1) 9 (1) 10 (1) 12 (1) 13</p> <p><math>3 = \overline{1 + 2}</math></p> <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 76 \text{ mW (Input High)}</math> <math>20 \text{ mW (Inputs Low)}</math></p>	<p>(2) 1 (2) 2 (2) 4 (2) 5</p> <p>(2) 9 (2) 10 (2) 12 (2) 13</p> <p>(2) 3 (2) 6 (2) 8 (2) 11</p>
<b>MC925F • MC825F Dual 4-Input Gate</b>	<b>MC992F • MC892F Triple 3-Input Gate</b>	
<p>(1) 2 (1) 3 (1) 5 (1) 6 (1) 8 (1) 9 (1) 10 (1) 12</p> <p><math>1 = \overline{2 + 3 + 5 + 6}</math></p> <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 38 \text{ mW (Input High)}</math> <math>10 \text{ mW (Inputs Low)}</math></p>	<p>(1) 3 (1) 4 (1) 5</p> <p>(1) 9 (1) 10 (1) 11</p> <p>(1) 13 (1) 1 (1) 2</p> <p><math>6 = \overline{3 + 4 + 5}</math></p> <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 57 \text{ mW (Input High)}</math> <math>15 \text{ mW (Inputs Low)}</math></p>	
<b>MC929F • MC829F 5-Input Gate</b>		
<p>(1) 2 (1) 3 (1) 4 (1) 7 (1) 8</p> <p><math>9 = \overline{2 + 3 + 4 + 7 + 8}</math></p> <p><math>t_{pd} = 12 \text{ ns}</math> <math>P_D = 19 \text{ mW (Input High)}</math> <math>5 \text{ mW (Inputs Low)}</math></p>		

## MRTL DEVICES AVAILABLE IN FLAT PACKAGES (continued)

### BUFFERS


MC900F • MC800F Buffer	MC999F • MC899F Dual Buffer	MC988F • MC888F Dual 3-Input Buffer (Non-Inverting)
<p>9 = <math>\bar{4}</math> 7 = <math>\bar{4}</math> <math>t_{pd} = 15</math> ns <math>P_D = 16</math> mW (Input High) 45 mW (Inputs Low)</p>	<p>1 (2) 2 (2) 7 8 3 = <math>\bar{2}</math> 4 = <math>\bar{2}</math> <math>t_{pd} = 15</math> ns <math>P_D = 32</math> mW (Input High) 90 mW (Inputs Low)</p>	<p>3 (5) 4 (25) 6 (25) 9 (5) 3 = <math>\bar{4}</math> 2 = <math>\bar{5}</math> 1 (25) 13 (25) 12 (5) 11 (3) <math>t_{pd} = 24</math> ns <math>P_D = 128</math> mW (Input High) 42 mW (Inputs Low) Outputs 1, 2, or 3 may not be used simultaneously. Outputs 11, 12, or 13 may not be used simultaneously.</p>

### FLIP-FLOPS

MC916F • MC816F J-K Flip-Flop	MC926F • MC826F J-K Flip-Flop	MC990F • MC890F Dual J-K Flip-Flop																																										
<p>(1) 2 — S — Q — 9 (3) (2) 3 — T — 7 (3) (1) 4 — C — <math>\bar{C}_D</math> — <math>\bar{Q}</math> — 7 (3) (1) 8 —</p> <p><math>t_{pd} = 35</math> ns <math>P_D = 62</math> mW (Only Clock Inputs High) 54 mW (Inputs Low)</p>	<p>(1) 1 — 9 (5) (1) 2 — S — S — Q — 9 (5) (2) 3 — T — 7 (5) (1) 4 — C — <math>\bar{C}_D</math> — <math>\bar{Q}</math> — 7 (5) (1) 8 —</p> <p><math>t_{pd} = 35</math> ns <math>P_D = 130</math> mW (Only Clock Inputs High) 65 mW (Inputs Low)</p>	<p>(1) 6 — S — Q — 2 (3) (2) 5 — T — 3 (3) (1) 4 — C — <math>\bar{C}_D</math> — <math>\bar{Q}</math> — 3 (3) (1) 1 — (1) 8 — S — Q — 12 (3) (2) 9 — T — 11 (3) (1) 10 — C — <math>\bar{C}_D</math> — <math>\bar{Q}</math> — 11 (3) (1) 13 —</p> <p><math>t_{pd} = 35</math> ns <math>P_D = 124</math> mW (Only Clock Inputs High) 108 mW (Inputs Low)</p>																																										
<p><b>DIRECT INPUT OPERATION ①</b></p> <table border="1"> <thead> <tr> <th><math>S_D</math></th> <th><math>C_D</math></th> <th><math>Q</math></th> <th><math>\bar{Q}</math></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>②</td> <td>②</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> </tbody> </table> <p><b>J-K FLIP-FLOP TRUTH TABLES</b></p> <ol style="list-style-type: none"> <li>1. Clock (T) to remain unchanged.</li> <li>2. The output state will not change when the input state goes from <math>S_D = \bar{C}_D</math> to <math>S_D = C_D = 0</math>. The output state cannot be predetermined in the case where the input goes from <math>S_D = C_D = 1</math> to <math>S_D = C_D = 0</math>.</li> <li>3. Direct inputs (<math>C_D</math> and <math>S_D</math>) must be low.</li> <li>4. The time period prior to the negative transition of the clock pulse is denoted <math>t_n</math> and the time period subsequent to this transition is denoted <math>t_{n+1}</math>.</li> <li>5. <math>Q_n</math> is the state of the <math>Q</math> output in the time period <math>t_n</math>.</li> </ol> <p><b>CLOCKED INPUT OPERATION ③ all types</b></p> <table border="1"> <thead> <tr> <th><math>t_n</math> ④</th> <th><math>t_{n+1}</math></th> </tr> <tr> <th><math>S</math></th> <th><math>C</math></th> <th><math>Q</math></th> <th><math>\bar{Q}</math></th> </tr> </thead> <tbody> <tr> <td>1</td> <td>1</td> <td><math>Q_n</math></td> <td><math>\bar{Q}_n</math></td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> <td><math>\bar{Q}_n</math></td> <td><math>Q_n</math> ⑤</td> </tr> </tbody> </table>			$S_D$	$C_D$	$Q$	$\bar{Q}$	0	0	②	②	1	0	1	0	0	1	0	1	1	1	0	0	$t_n$ ④	$t_{n+1}$	$S$	$C$	$Q$	$\bar{Q}$	1	1	$Q_n$	$\bar{Q}_n$	1	0	1	0	0	1	0	1	0	0	$\bar{Q}_n$	$Q_n$ ⑤
$S_D$	$C_D$	$Q$	$\bar{Q}$																																									
0	0	②	②																																									
1	0	1	0																																									
0	1	0	1																																									
1	1	0	0																																									
$t_n$ ④	$t_{n+1}$																																											
$S$	$C$	$Q$	$\bar{Q}$																																									
1	1	$Q_n$	$\bar{Q}_n$																																									
1	0	1	0																																									
0	1	0	1																																									
0	0	$\bar{Q}_n$	$Q_n$ ⑤																																									

## HALF ADDERS

**MC904F • MC804F**  
Half Adder



$$9 = (2 + 3)(4 + 7)$$

$$8 = \overline{4} + \overline{7}$$


$t_{pd} = 14 \text{ ns}$   
 $P_D = 45 \text{ mW}$

$$\text{IF: } 4 = \overline{2}, \text{ & } 7 = \overline{3}$$

$$\text{THEN: } 8 = 2 \cdot 3$$

$$9 = 2 \cdot \overline{3} + \overline{2} \cdot 3$$

**MC975F • MC875F**  
Dual Half Adder





$t_{pd} = 20 \text{ ns}$   
 $P_D = 120 \text{ mW}$

$$2 = (3 + 4)(5 + 6)$$

$$1 = \overline{5} + \overline{6}$$

## FULL ADDER

**MC996F • MC896F**  
Dual Full Adder



$$C_0 = ABC_i + AB\bar{C}_i + A\bar{B}C_i + \bar{A}\bar{B}C_i$$

$$S = ABC_i + A\bar{B}C_i + \bar{A}\bar{B}C_i + \bar{A}BC_i$$



$t_{pd} = 60 \text{ ns}$

$P_D = 84 \text{ mW}$

TRUTH TABLE				
Input Logic Level		Output Logic Level		
A	B	C <sub>i</sub>	S	C <sub>o</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

## FULL SUBTRACTOR

**MC997F • MC897F**  
Dual Full Subtractor



$$D = YXB_i + Y\bar{X}\bar{B}_i + \bar{Y}X\bar{B}_i + \bar{Y}\bar{X}B_i$$

$$B_o = \bar{Y}\bar{X}B_i + \bar{Y}X\bar{B}_i + Y\bar{X}B_i + YXB_i$$





$t_{pd} = 60 \text{ ns}$

$P_D = 84 \text{ mW}$


TRUTH TABLE				
Input Logic Level			Output Logic Level	
X	Y	B <sub>i</sub>	D	B <sub>o</sub>
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

MRTL DEVICES AVAILABLE IN FLAT PACKAGES (continued)

**HALF-SHIFT REGISTERS**




**INVERTERS**




**EXPANDERS**

**MC985F • MC885F**  
Quad 2-Input Expander




$t_{pd} = 12 \text{ ns}$   
 $P_D = 17 \text{ mW}$  (input High)  
Negligible (Inputs Low)

**MC986F • MC886F**  
Dual 4-Input Expander



$t_{pd} = 12 \text{ ns}$   
 $P_D = 17 \text{ mW}$  (Input High)  
Negligible (Inputs Low)

**MC9919F • MC9819F**  
Hex Expander





$t_{pd} = 12 \text{ ns}$   
 $P_D = 13 \text{ mW}$  (Input High)  
Negligible (Inputs Low)

**MC903 • MC803**



Available in TO-99 Metal Can, Add "G" Suffix.

Available in TO-91 Flat Package, Add "F" Suffix.

Provides the positive logic NOR function. Individual gate elements may be paralleled or used with other logic elements for increasing the number of inputs (subject to loading rules)



PIN CONNECTIONS								
SCHEMATIC	a	b	c	d	-	f	-	h
G PACKAGE (TO-99)	1	2	3	4	-	6	-	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10

**SWITCHING TIME TEST CIRCUIT AND WAVEFORM**

## ELECTRICAL CHARACTERISTICS

	@Test Temperature	TEST VOLTAGE VALUES (Volts)					
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC903	-55°C	1.014	1.014	1.50	0.710	3.00	
	+25°C	0.844	0.815	1.50	0.565	3.00	
	+125°C	0.674	0.674	1.50	0.320	3.00	
MC803	0°C	0.909	0.909	1.50	0.574	3.00	
	+25°C	0.844	0.844	1.50	0.554	3.00	
	+100°C	0.710	0.710	1.50	0.370	3.00	


Characteristic	Symbol	Pin Under Test	MC903 Test Limits						MC803 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd			
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		a	b	c	d			
Input Current	I <sub>in</sub>	a b c	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	a b c	-	b, c a, c a, b	-	h d		
Output Current	I <sub>A5</sub>	f	2.47	-	2.54	-	2.35	-	mAdc	2.52	-	2.38	-	2.25	-	mAdc	-	f	-	a, b, c	h	d	
Output Leakage Current	I <sub>CEX</sub>	f	-	100	-	218	-	235	μAdc	-	100	-	225	-	225	μAdc	f	-	-	a, b, c	-	d	
Output Voltage	V <sub>out</sub>	f ↓	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	a b c	-	-	h d		
Saturation Voltage	V <sub>CE(sat)</sub>	f ↓	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	- a b c	-	-	h d		
Switching Time	t	b+f- b-f+	-	-	-	20	-	-	ns	-	-	-	20	-	-	ns	b b	f f	-	-	h h	d d	

Pins not listed are left open


Pins e and g omitted

## MC903, MC803 (continued)

### TYPICAL CURVES



TEST CIRCUIT FOR NOISE THRESHOLD MEASUREMENTS





**MC907 • MC807**



Available in TO-99 Metal Can, Add "G" Suffix.

Available in TO-91 Flat Package, Add "F" Suffix.

Provides positive logic NOR function. Individual gate elements may be paralleled or used with other logic elements for increasing the number of inputs (subject to loading rules).



PIN CONNECTIONS									
SCHEMATIC	a	b	c	d	e	f	-	h	
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8	
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10	

**SWITCHING TIME TEST CIRCUIT AND WAVEFORM**

## ELECTRICAL CHARACTERISTICS

	@Test Temperature	TEST VOLTAGE VALUES (Volts)					
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC907	-55°C	1.014	1.014	1.50	0.710	3.00	
	+25°C	0.844	0.815	1.50	0.565	3.00	
	+125°C	0.674	0.674	1.50	0.320	3.00	
	0°C	0.909	0.909	1.50	0.574	3.00	
	+25°C	0.844	0.844	1.50	0.554	3.00	
	+100°C	0.710	0.710	1.50	0.370	3.00	

Characteristic	Symbol	Pin Under Test	MC907 Test Limits						MC807 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		a	b	c	e		
Input Current	I <sub>in</sub>	a b c e	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	a b c e	-	b, c, e a, c, e a, b, e a, b, c	-	h d	
Output Current	I <sub>A5</sub>	f	2.47	-	2.54	-	2.35	-	mAdc	2.52	-	2.38	-	2.25	-	mAdc	-	f	-	a, b, c, e	h	d
Output Leakage Current	I <sub>CEX</sub>	f	-	100	-	218	-	235	μAdc	-	100	-	225	-	225	μAdc	f	-	-	a, b, c, e	-	d
Output Voltage	V <sub>out</sub>	f ↓	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	a b c e	-	-	h d	
Saturation Voltage	V <sub>CE(sat)</sub>	f ↓	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	- a b c e	-	h d		
Switching Time	t	b+f- b-f+	-	-	-	20	-	-	ns	-	-	-	20	-	-	ns	Pulse In b b	Pulse Out f f	-	-	h d	



Pins not listed are left open.

## MC929 • MC829

Available in TO-99 Metal Can, Add "G" Suffix.



Available in TO-91 Flat Package, Add "F" Suffix.

Provides positive logic NOR function. Individual gates may be paralleled with other logic elements for increasing the number of inputs (subject to loading rules).



SCHEMATIC	a	b	c	d	e	f	g	h
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10

### SWITCHING TIME TEST CIRCUIT AND WAVEFORM



## ELECTRICAL CHARACTERISTICS

	@Test Temperature	TEST VOLTAGE VALUES (Volts)					
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC929	-55°C	1.014	1.014	1.50	0.710	3.00	
	+25°C	0.844	0.815	1.50	0.565	3.00	
	+125°C	0.674	0.674	1.50	0.320	3.00	
MC829	0°C	0.909	0.909	1.50	0.574	3.00	
	+25°C	0.844	0.844	1.50	0.554	3.00	
	+100°C	0.710	0.710	1.50	0.370	3.00	

Characteristic	Symbol	Pin Under Test	MC929 Test Limits								MC829 Test Limits								TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd											
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>															
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		a	b, c, e, f	-	-	-	-														
			-	495	-	435	-	470		μAdc	-	504	-	450	-	450	μAdc	-	b, c, e, f	-	-	-	h	d	↓	↓	↓	↓	↓	↓	↓	↓				
Input Current	I <sub>in</sub>	a b c e f	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	-	a	-	b, c, e, f	-	-	-	h	d	↓	↓	↓	↓	↓	↓	↓	↓			
Output Current	I <sub>A5</sub>	g	2.47	-	2.54	-	2.35	-	mAdc	2.52	-	2.38	-	2.25	-	mAdc	-	g	-	a, b, c, e, f	h	d	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓			
Output Leakage Current	I <sub>CEX</sub>	g	-	100	-	218	-	235	μAdc	-	100	-	225	-	225	μAdc	g	-	-	a, b, c, e, f	-	d	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓		
Output Voltage	V <sub>out</sub>	g	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	a	-	-	-	-	h	d	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
Saturation Voltage	V <sub>CE(sat)</sub>	g	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	a	-	-	-	-	h	d	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
Switching Time	t	a+g-a-g+	-	-	-	20	-	-	ns	-	-	-	-	-	20	-	Pulse In	Pulse Out	-	-	-	-	h	h	h	h	h	h	h	h	h	h	h	h	h	



Pins not listed are left open.

**MC914 • MC814**



Available in TO-99 Metal Can, Add "G" Suffix.

Available in TO-91 Flat Package, Add "F" Suffix.

Two 2-input positive logic NOR gates in a single package may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.



PIN CONNECTIONS								
SCHEMATIC	a	b	c	d	e	f	g	h
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10

**SWITCHING TIME TEST CIRCUIT AND WAVEFORM**

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one gate only.  
Other gates are tested in the same manner.

	@Test Temperature	TEST VOLTAGE VALUES (Volts)					
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC914	-55°C	1.014	1.014	1.50	0.710	3.00	
	+25°C	0.844	0.815	1.50	0.565	3.00	
	+125°C	0.674	0.674	1.50	0.320	3.00	
	0°C	0.909	0.909	1.50	0.574	3.00	
MC814	+25°C	0.844	0.844	1.50	0.554	3.00	
	+100°C	0.710	0.710	1.50	0.370	3.00	

Characteristic	Symbol	Pin Under Test	MC914 Test Limits						MC814 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max				
Input Current	I <sub>in</sub>	a b	- -	495 495	- -	435 435	- -	470 470	µAdc µAdc	- -	504 504	- -	450 450	- -	450 450	µAdc µAdc	a b	- -	b	- -	h	d d
Output Current	I <sub>A5</sub>	g	2.47	-	2.54	-	2.35	-	mAdc	2.52	-	2.38	-	2.25	-	mAdc	-	g	-	a, b	h	d
Output Leakage Current	I <sub>CEx</sub>	g	-	100	-	218	-	235	µAdc	-	100	-	225	-	225	µAdc	g	-	-	a, b	-	d
Output Voltage	V <sub>out</sub>	g g	- -	710 710	- -	300 300	- -	320 320	mVdc mVdc	- -	574 574	- -	400 400	- -	370 370	mVdc mVdc	- -	a b	- -	- -	h	d d
Saturation Voltage	V <sub>CE(sat)</sub>	g g	- -	200 200	- -	210 210	- -	280 280	mVdc mVdc	- -	290 290	- -	260 260	- -	340 340	mVdc mVdc	- -	a b	- -	h	h	d d
Switching Time	t	a+g- a-g+	- -	- -	- -	20 28	- -	- -	ns ns	- -	- -	- -	20 28	- -	- -	ns ns	Pulse In Pulse Out	- -	- -	h	h	d d

Ground inputs of gate not under test.



Other pins not listed are left open.

**MC915 • MC815**



Available in TO-100 Metal Can, Add "G" Suffix.

Available in TO-91 Flat Package, Add "F" Suffix.

Two 3-input positive logic NOR gates in a single package may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.



"F" PACKAGE AND "G" PACKAGE  
PIN-OUTS ARE THE SAME

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one gate only.  
Other gates are tested in the same manner.

@Test Temperature	TEST VOLTAGE VALUES (Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC915 {	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC815 {	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00



Characteristic	Symbol	Pin Under Test	MC915 Test Limits						MC815 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		1	2	3	1, 3	1, 2	
Input Current	I <sub>in</sub>	1 2 3	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	1	-	2, 3	-	10	5
Output Current	I <sub>A5</sub>	4	2.47	-	2.54	-	2.35	-	mAdc	2.52	-	2.38	-	2.25	-	mAdc	-	4	-	1, 2, 3	10	5
Output Leakage Current	I <sub>CEX</sub>	4	-	100	-	218	-	235	μAdc	-	100	-	225	-	225	μAdc	4	-	-	1, 2, 3	-	5
Output Voltage	V <sub>out</sub>	4 ↓	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	1	-	-	10	5
Saturation Voltage	V <sub>CE(sat)</sub>	4 ↓	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	-	1 2 3	-	10	5
Switching Time	t	2+4- 2-4+	-	-	-	20	-	28	ns	-	-	-	20	-	-	ns	2 2	4 4	-	-	10	5

Ground inputs of gate not under test. Other pins not listed are left open.

**MC925 • MC825**

Available in TO-86 Flat Package, Add "F" Suffix.

Two 4-input positive logic NOR gates in a single package may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one gate only.  
Other gates are tested in the same manner.

	@Test Temperature	TEST VOLTAGE VALUES (Volts)					
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
MC925	-55°C	1.014	1.014	1.50	0.710	3.00	
	+25°C	0.844	0.815	1.50	0.565	3.00	
	+125°C	0.674	0.674	1.50	0.320	3.00	
MC825	0°C	0.909	0.909	1.50	0.574	3.00	
	+25°C	0.844	0.844	1.50	0.554	3.00	
	+100°C	0.710	0.710	1.50	0.370	3.00	

Characteristic	Symbol	Pin Under Test	MC925 Test Limits						MC825 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		2	3	5	6		
Input Current	I <sub>in</sub>	2 3 5 6	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	2	-	3, 5, 6	-	14	7
Output Current	I <sub>A5</sub>	1	2.47	-	2.54	-	2.35	-	mAdc	2.52	-	2.38	-	2.25	-	mAdc	-	1	-	2, 3, 5, 6	14	7
Output Leakage Current	I <sub>CEX</sub>	1	-	100	-	218	-	235	μAdc	-	100	-	225	-	225	μAdc	1	-	-	2, 3, 5, 6	-	7
Output Voltage	V <sub>out</sub>	1	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	2	-	-	14	3, 5, 6, 7 2, 5, 6, 7 2, 3, 6, 7 2, 3, 5, 7
Saturation Voltage	V <sub>CE(sat)</sub>	1	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	-	2	-	14	3, 5, 6, 7 2, 5, 6, 7 2, 3, 6, 7 2, 3, 5, 7
Switching Time	t	3+1- 3-1+	-	-	-	20	-	-	ns	-	-	-	20	-	-	ns	3	1	-	-	14	2, 5, 6, 7 2, 5, 6, 7
																Pulse In	Pulse Out					




Ground inputs of gate not under test.

Other pins not listed are left open.

**MC992 • MC892**

Available in TO-86 Flat Package, Add "F" Suffix.

Three 3-input positive logic NOR gates in a single package may be used independently, paralleled for increased number of inputs (subject to loading rules), or cross coupled to form bistable elements.

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
Other gates are tested in the same manner.

@Test Temperature	TEST VOLTAGE VALUES (Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
MC992	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC892	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC992 Test Limits						MC892 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		3	-	4, 5	-	14	
Input Current	I <sub>in</sub>	3 4 5	- - -	495 - -	- - -	435 - -	- - -	470 - -	μAdc ↓	- - -	504 - -	- - -	450 - -	- - -	450 - -	μAdc ↓	3 4 5	- - -	4, 5 3, 5 3, 4	- - -	14 - -	7 ↓
Output Current	I <sub>A5</sub>	6	2.47	-	2.54	-	2.35	-	mAdc	2.52	-	2.38	-	2.25	-	mAdc	-	6	-	3, 4, 5	14	7
Output Leakage Current	I <sub>CEX</sub>	6	-	100	-	218	-	235	μAdc	-	100	-	225	-	225	μAdc	6	-	-	3, 4, 5	-	7
Output Voltage	V <sub>out</sub>	6 ↓	- - -	710 - -	- - -	300 - -	- - -	320 - -	mVdc ↓	- - -	574 - -	- - -	400 - -	- - -	370 - -	mVdc ↓	- - -	3 4 5	- - -	14 - -	4, 5, 7 3, 5, 7 3, 4, 7	
Saturation Voltage	V <sub>CE(sat)</sub>	6 ↓	- - -	200 - -	- - -	210 - -	- - -	280 - -	mVdc ↓	- - -	290 - -	- - -	260 - -	- - -	340 - -	mVdc ↓	- - -	3 4 5	- - -	14 - -	4, 5, 7 3, 5, 7 3, 4, 7	
Switching Time	t	4+6- 4-6+	-	-	-	20	-	-	ns	-	-	-	20	-	-	ns	4 4	6 6	-	-	14 14	3, 5, 7 3, 5, 7




Ground inputs of gates not under test.

Other pins not listed are left open.

**MC924 • MC824**

Available in TO-86 Flat Package, Add "F" Suffix.

This gate element consists of four 2-input positive logic NOR gate circuits in a single package. The gate circuits may be used independently, or connected together to form flip-flops or non-inverting gates.

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
Other gates are tested in the same manner.

		TEST VOLTAGE VALUES (Volts)							
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>			
MC924		-55°C	1.014	1.014	1.50	0.710	3.00		
		+25°C	0.844	0.815	1.50	0.565	3.00		
		+125°C	0.674	0.674	1.50	0.320	3.00		
		0°C	0.909	0.909	1.50	0.574	3.00		
MC824		0°C	0.844	0.844	1.50	0.554	3.00		
		+25°C	0.710	0.710	1.50	0.370	3.00		
		+100°C							

Characteristic	Symbol	Pin Under Test	MC924 Test Limits						MC824 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		1	2	1	-	14	7
Input Current	I <sub>in</sub>	1 2	- -	495 495	- -	435 435	- -	470 470	μAdc	- -	504 504	- -	450 450	- -	450 450	μAdc	1 2	- -	2 1	-	14 14	7 7
Output Current	I <sub>A5</sub>	3	2.47	-	2.54	-	2.35	-	mAdc	2.52	-	2.38	-	2.25	-	mAdc	3	-	-	1, 2	14	7
Output Leakage Current	I <sub>CEX</sub>	3	-	100	-	218	-	235	μAdc	-	100	-	225	-	225	μAdc	-	3	-	1, 2	-	7
Output Voltage	V <sub>out</sub>	3 3	- -	710 710	- -	300 300	- -	320 320	mVdc	- -	574 574	- -	400 400	- -	370 370	mVdc	- -	1 2	- -	- -	14 14	2, 7 1, 7
Saturation Voltage	V <sub>CE(sat)</sub>	3 3	- -	200 200	- -	210 210	- -	280 280	mVdc	- -	290 290	- -	260 260	- -	340 340	mVdc	- -	- -	1 2	- -	14 14	2, 7 1, 7
Switching Time	t	1+3- 1-3+	- -	- -	- -	20 28	- -	ns ns		- -	- -	- -	20 28	- -	ns ns	Pulse In	Pulse Out					
																1 1	3 3	- -	- -	14 14	2, 7 2, 7	

Ground inputs of gates not under test. Other pins not listed are left open.


QUAD EXCLUSIVE OR GATES

MRTL MC900/800 series

# MC971 • MC871

Available in TO-86 flat package, add "F" suffix

Four gate arrays designed to provide the Exclusive OR function. The output is high only if one input is high and all other inputs are low.



POSITIVE LOGIC  
 $3 = 1 \cdot 2 + 1 \cdot 2$

$t_{pd} = 12 \text{ ns typ}$   
 $P_D = 72 \text{ mW typ}$

NUMBER IN PARENTHESIS INDICATES  
 MRTL LOADING FACTOR

## ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one gate.  
 The other gates are tested in the same manner.

Temperature	@Test					Gnd	
	(Volts)						
	$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{cc}$		
MC971	-55°C	1.014	1.014	1.50	0.710	3.00	
	+25°C	0.844	0.815	1.50	0.565	3.00	
	+125°C	0.674	0.674	1.50	0.320	3.00	
MC871	0°C	0.900	0.809	1.50	0.574	3.00	
	+25°C	0.844	0.844	1.50	0.554	3.00	
	+100°C	0.710	0.710	1.50	0.370	3.00	


Characteristic	Symbol	Pin Under Test	MC971 Test Limits						MC871 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{cc}$		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		1	-	-	2	14		
Input Current	$I_{A1}$	1 2	-	990	-	870	-	940	$\mu\text{Adc}$	-	1008	-	900	-	900	$\mu\text{Adc}$	1 2	-	-	2	14	7	
Output Current	$I_{A5}$	3 3	2.47 2.47	-	2.54	-	2.35	-	mAdc	2.52	-	2.38	-	2.25	-	mAdc	-	1.3 2.3	-	2 1	14	7	
Output Voltage	$V_{out}$	3 3	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	-	-	1.2	14	7	
Switching Time	t	1-3- 1-3+ 2-3+ 2-3-	-	-	-	-	40	-	-	ns	-	-	-	40	-	-	Pulse In	1 1 2 2	2 2 3 2	Pulse Out	-	14	7

Ground inputs of gates not under test. Other pins not listed are left open.

## MC971, MC871 (continued)



### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS





## **BUFFERS**

## PLASTIC MRTL MC700P/800P series

**MC900 • MC800**

**Available in TO-99 metal can, add "G" suffix.  
Available in TO-91 flat package, add "F" suffix.**

The buffer is designed to drive a greater number of load circuits than the basic RTL circuit. Because this circuit has a very low output impedance the rise times of output waveforms are maintained when driving capacitive loads. A resistor which is internally connected to the input allows for capacitive coupling to the input, the differentiation of input waveforms, and various multivibrator applications.




**Outputs e and g may not be used simultaneously**


## PIN CONNECTIONS

SCHEMATIC	a	—	c	d	e	—	g	h
G PACKAGE (TO-99)	1	—	3	4	5	—	7	8
F PACKAGE (TO-91)	.2	3	4	5	7	8	9	10

## **SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**



Test each output independently. For each test, use only the load associated with the output under test. Output not under test should be left open.



## ELECTRICAL CHARACTERISTICS

		TEST VOLTAGE VALUES										Gnd	
		(Volts)						(Ohms)					
		$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{CC}$	$V_R^*$						
MC900	$-55^\circ C$	1.014	1.014	1.50	0.710	3.00	680						
		0.844	0.815	1.50	0.565	3.00	680						
		0.674	0.674	1.50	0.320	3.00	680						
	$+25^\circ C$	0.909	0.909	1.50	0.574	3.00	680						
		0.844	0.844	1.50	0.554	3.00	680						
		0.710	0.710	1.50	0.370	3.00	680						
MC800	$0^\circ C$	0.909	0.909	1.50	0.574	3.00	680						
		0.844	0.844	1.50	0.554	3.00	680						
		0.710	0.710	1.50	0.370	3.00	680						


Characteristic	Symbol	Pin Under Test	MC900 Test Limits						MC800 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:								
			$-55^\circ C$		$+25^\circ C$		$+125^\circ C$		Unit	$0^\circ C$		$+25^\circ C$		$+100^\circ C$		Unit	$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{CC}$	$V_R^*$	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		c	e	g	c	e	g	
Input Current	$2 I_{in}$	c	-	990	-	870	-	940	$\mu Adc$	-	1010	-	900	-	900	$\mu Adc$	c	-	-	-	h	-	d
Output Current	$I_{AB}$ $I_{A5}$	e g	12.4 2.47	-	12.7 2.54	-	11.8 2.35	-	mAdc mAdc	12.6 2.52	-	11.9 2.38	-	11.25 2.25	-	mAdc mAdc	-	e g	-	c c	h h	-	d
Output Voltage	$V_{out}$	e g	- -	710 710	-	300 300	-	320 320	mVdc mVdc	- -	574 574	-	400 400	-	370 370	mVdc mVdc	- -	c c	-	-	h h	e -	d d
Saturation Voltage	$V_{CE(sat)}$	e g g	- - -	200 ↓ -	-	210 ↓ -	-	280 ↓ -	mVdc ↓	- -	290 ↓ -	-	260 ↓ -	-	340 ↓	mVdc ↓	- -	c c -	-	-	h h a,h	e - d ↓	
Switching Time	t	c+e- c-e+ c+g- c-g+	- - - -	- - - -	-	30 45 28 32	- - - -	ns ↓		- - - -	- - - -	- - - -	- - - -	ns ↓	Pulse In Pulse Out	c e e g g	- - - - -	- - - - -	h ↓	- - - -	d ↓		

Pins not listed are left open.


\* Resistor Value to  $V_{CC}$

## MC900, MC800 (continued)


**SWITCHING CHARACTERISTICS**




**INPUT CURRENT**




**AVAILABLE OUTPUT CURRENT**




**OUTPUT VOLTAGE**




**FAN-OUT = 6**



**FAN-OUT = 15**



**FAN-OUT = 25**




**MC999 • MC899**


**Available in TO-100 Metal Can, Add "G" Suffix.**

**Available in TO-91 Flat Package, Add "F" Suffix.**


The dual buffer is designed to drive a greater number of load circuits than the basic RTL circuit. Because this circuit has a very low output impedance the rise times of output waveforms are maintained when driving capacitive loads. A resistor which is internally connected to the input allows for capacitive coupling to the input, the differentiation of input waveforms and various multivibrator applications.



"F" PACKAGE AND "G" PACKAGE  
PIN-OUTS ARE THE SAME



Outputs 3 and 4 may  
not be used simultaneously  
Outputs 9 and 6 may  
not be used simultaneously

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

Test each output independently. For each test, use only the load associated with the output under test. Output not under test should be left open.

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one buffer only.  
The other buffer is tested in the same manner.

@Test Temperature	TEST VOLTAGE VALUES						Grd	
	(Volts)			(Ohms)				
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> <sup>*</sup>		
MC999	1.014	1.014	1.50	0.710	3.00	680		
	0.844	0.815	1.50	0.565	3.00	680		
	0.674	0.674	1.50	0.320	3.00	680		
MC899	0.909	0.909	1.50	0.574	3.00	680		
	0.844	0.844	1.50	0.554	3.00	680		
	0.710	0.710	1.50	0.370	3.00	680		

Characteristic	Symbol	Pin Under Test	MC999 Test Limits						MC899 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Grd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> <sup>*</sup>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min		
Input Current	2 I <sub>in</sub>	2	-	990	-	870	-	940	μAdc	-	1010	-	900	-	900	μAdc	2	-	-	-	10	-	5
Output Current	I <sub>A5</sub> I <sub>AB</sub>	3 4	2.47 12.4	- -	2.54 12.7	- -	2.35 11.8	- -	mAdc mAdc	2.52 12.6	- -	2.38 11.9	- -	2.25 11.25	- -	mAdc mAdc	- -	3 4	- -	2 2	10 10	- -	5 5
Output Voltage	V <sub>out</sub>	3 4	- -	710 710	- -	300 300	- -	320 320	mVdc mVdc	- -	574 574	- -	400 400	- -	370 370	mVdc mVdc	- -	2 2	- -	- -	10 10	- 4	5 5
Saturation Voltage	V <sub>CE(sat)</sub>	3 3 4	- - -	200 - -	- - -	210 - -	- - -	280 - -	mVdc	- - -	290 - -	- - -	260 - -	- - -	340 - -	mVdc	- - -	- - 2	- - -	10 1,10 10	- - 4	5 - -	
Switching Time	t	2+3- 2-3+ 2+4- 2-4+	- - - -	- - - -	- - - -	28 32 30 45	- - - -	ns	- - - -	- - - -	- - - -	- - - -	28 32 30 45	- - - -	ns	Pulse In ↓	Pulse Out ↓	- - - -	- - - -	10 - - -	- - -	5 - -	

Ground inputs of buffer not under test.

Other pins not listed are left open.


\* Resistor value to V<sub>CC</sub>

## DUAL 3-INPUT BUFFERS, NON-INVERTING


#### **MRTL MC900/800 series**

**MC988 • MC888**

**Available in TO-86 Flat Package, Add "F" Suffix.**




Two 3-input positive logic NOR gates, each followed by an inverting and a non-inverting high fan-out amplifier, are provided in a single package. For each section, the output from each stage is available. If more than one output is used, however, the full loading factors cannot be employed since each output provides the drive for the succeeding stage.



**Outputs 1, 2, or 3 may not be used simultaneously.**  
**Outputs 11, 12, or 13 may not be used simultaneously.**

## **SWITCHING TIME TEST CIRCUIT AND WAVEFORM**



Test each output independently. For each test, use only the load associated with the output under test (pin 2 test uses the same load as pin 3 test). Outputs not under test should be left open.

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one buffer only.  
The other buffer is tested in the same manner.

Characteristic	Symbol	Pin Under Test	TEST VOLTAGE VALUES												Gnd	
			(Volts)						(Ohms)							
			V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	V <sub>R</sub> <sup>*</sup>	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	V <sub>R</sub> <sup>*</sup>		
Input Current	I <sub>in</sub>	4 5 6	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc
			-	-	-	-	-	-	↓	-	-	-	-	-	14	-
			-	-	-	-	-	-	↓	-	-	-	-	-	7	↓
		1 2 3	12.4	-	12.7	-	11.8	-	mAdc	12.6	-	11.9	-	11.25	-	mAdc
			2.47	-	2.54	-	2.35	-	↓	2.52	-	2.38	-	2.25	-	↓
			1.48	-	1.52	-	1.41	-	↓	1.51	-	1.43	-	1.35	-	4, 5, 6
Output Current	I <sub>AB</sub> I <sub>A5</sub> I <sub>A3</sub>	1 2 3 3 3	12.4	-	12.7	-	11.8	-	mAdc	12.6	-	11.9	-	11.25	-	mAdc
			2.47	-	2.54	-	2.35	-	↓	2.52	-	2.38	-	2.25	-	↓
			1.48	-	1.52	-	1.41	-	↓	1.51	-	1.43	-	1.35	-	3
			-	-	-	-	-	-	↓	-	-	-	-	-	4, 5, 6	
			-	-	-	-	-	-	↓	-	-	-	-	-	7	
Output Voltage	V <sub>out</sub>	1 2 3 3 3	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc
			-	-	-	-	-	-	↓	-	-	-	-	-	3	-
			-	-	-	-	-	-	↓	-	-	-	-	-	3	-
			-	-	-	-	-	-	↓	-	-	-	-	-	6	-
			-	-	-	-	-	-	↓	-	-	-	-	-	5	-
Saturation Voltage	V <sub>CE(sat)</sub>	1 2 3 3 3	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc
			-	-	-	-	-	-	↓	-	-	-	-	-	3	-
			-	-	-	-	-	-	↓	-	-	-	-	-	3	-
			-	-	-	-	-	-	↓	-	-	-	-	-	6	-
			-	-	-	-	-	-	↓	-	-	-	-	-	5	-
Switching Time	t	4+1+ 4-1- 4+2+ 4-2- 4+3- 4-3+	-	-	-	65	-	-	ns	-	-	-	65	-	-	Pulse In
			-	-	-	58	-	-	↓	-	-	-	58	-	-	4
			-	-	-	42.5	-	-	↓	-	-	-	42.5	-	-	4
			-	-	-	42.5	-	-	↓	-	-	-	42.5	-	-	4
			-	-	-	20	-	-	↓	-	-	-	20	-	-	4
			-	-	-	28	-	-	↓	-	-	-	28	-	-	4
			-	-	-	-	-	-	↓	-	-	-	-	-	14	-
			-	-	-	-	-	-	↓	-	-	-	-	-	5, 6, 7	↓


Ground inputs of buffer not under test.

Other pins not listed are left open.


\* Resistor Value to V<sub>CC</sub>'

**MC902 • MC802**



Available in TO-99 Metal Can, Add "G" Suffix



This flip-flop is formed by internally cross-coupling two basic RTL NOR gates.



R	S	$Q^{n+1}$
0	0	$Q^n$
0	1	1
1	0	0
1	1	0

**SWITCHING TIME TEST CIRCUIT AND WAVEFORM**

## ELECTRICAL CHARACTERISTICS


@Test Temperature	TEST VOLTAGE VALUES (Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC902	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC802	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC902 Test Limits						MC802 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max		
Input Current	I <sub>in</sub>	1 3	- -	495 495	- -	435 435	- -	470 470	μAdc μAdc	- -	504 504	- -	450 450	- -	450 450	μAdc μAdc	1 3	- -	5 7	- -	8 8	4 4
Output Current	I <sub>A4</sub> I <sub>A4</sub>	5 7	1.98 1.98	- -	2.19 2.19	- -	1.88 1.88	- -	mAdc mAdc	2.02 2.02	- -	2.05 2.05	- -	1.80 1.80	- -	mAdc mAdc	- -	5 7	1 3	3 1	8 8	4 4
Output Voltage	V <sub>out</sub>	5 5 7 7	- - - -	710 - - -	- - - -	300 - - -	- - - -	320 - - - -	mVdc - - - -	- - - -	574 - - - -	- - - -	400 - - - -	mVdc - - - -	- - - -	3 7 1 5	1 - 3 -	- - - -	8 4 4 ↓	4 4 4 ↓		
Saturation Voltage	V <sub>CE(sat)</sub>	5 5 7 7	- - - -	200 - - -	- - - -	210 - - -	- - - -	280 - - - -	mVdc - - - -	- - - -	290 - - - -	- - - -	260 - - - -	mVdc - - - -	- - - -	- - - -	1,3 - 1,3 -	- - - 3	1 1 1 8	4 4,5 4 4,7	4 4 4 ↓	
Switching Time	t	1+7- 1-7+	- -	- -	- -	20 30	- -	- -	ns ns	- -	- -	- -	- -	20 30	- -	ns ns	Pulse In 1 1	Pulse Out 7 7	- -	- -	8 8	4 4

Pins 2 and 6 omitted. Other pins not listed are left open. † Silicon Diode to Ground

**MC916 • MC816**

**Available in TO-99 Metal Can, Add "G" Suffix  
Available in TO-91 Flat Package, Add "F" Suffix**



## TYPICAL RESISTANCE


## VALUES

R<sub>1</sub> = 450 Ω

R<sub>2</sub> = 640 Ω

R<sub>3</sub> = 510 Ω

R<sub>4</sub> = 225 Ω



## CLOCKED INPUT OPERATION①

t <sub>n</sub> ②		t <sub>n+1</sub> ②	
S	C	Q <sub>n</sub> ③	$\bar{Q}_n$
1	1	Q <sub>n</sub> ③	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	Q <sub>n</sub> ③

① Direct input ( $C_D$ ) must be low.② The time period prior to the negative transition of the clock pulse is denoted t<sub>n</sub> and the time period subsequent to this transition is denoted t<sub>n+1</sub>.③ Q<sub>n</sub> is the state of the Q output in the time period t<sub>n</sub>.

## PIN CONNECTIONS

SCHEMATIC	a	b	c	d	e	f	g	h
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10

## ELECTRICAL CHARACTERISTICS

	@Test Temperature	TEST VOLTAGE VALUES (Volts)					
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC916	-55°C	1.014	1.014	1.50	0.710	3.00	
	+25°C	0.844	0.815	1.50	0.565	3.00	
	+125°C	0.674	0.674	1.50	0.320	3.00	
MC816	0°C	0.909	0.909	1.50	0.574	3.00	
	+25°C	0.844	0.844	1.50	0.554	3.00	
	+100°C	0.710	0.710	1.50	0.370	3.00	

Characteristic	Symbol	Pin Under Test	MC916 Test Limits						MC816 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd			
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max					
Input Current	I <sub>in</sub> 2 I <sub>in</sub> I <sub>in</sub>	a b c f	- - - -	495 990 495 495	- - - -	435 870 435 435	- - - -	470 940 470 470	μAdc	- - - -	504 1010 504 504	- - - -	450 900 450 450	- - - -	450 900 450 450	μAdc	a b c f	- - - -	e a, c, g g e	- - - -	h	d	
Output Current	I <sub>A3</sub>	e e g	1.48 - -	- 1.52 -	- -	1.41 -	- -	- -	mAdc	1.51 - -	- -	1.43 -	- -	1.35 -	- -	mAdc	- -	a, f a g	- - f	- - -	h	d d, e †	
Output Voltage	V <sub>out</sub>	g g‡# g‡ g‡\$	- - - -	710 - - -	- - - -	300 - - -	- - - -	320 - - -	mVdc	- - - -	574 - - -	- - - -	400 - - -	- - - -	370 - - -	mVdc	- - - -	f a, c c a, c	- - - -	- - a a, c	- - - -	h	d, e d, f
Saturation Voltage	V <sub>CE(sat)</sub>	e g g	- - -	200 - -	- - -	210 - -	- - -	280 - -	mVdc	- - -	290 - -	- - -	260 - -	- - -	340 - -	mVdc	- - -	- f -	- -	- -	h	d, e † d, e d, g †	
Turn-On Voltage	V <sub>on</sub>	g‡\$ g‡ g‡#*	1014 - -	- 815 -	- -	674 - -	- -	- -	mVdc	909 - -	- -	844 - -	- -	710 - -	- -	mVdc	- - -	a, c a -	- - -	- c a, c	- - -	h	d, f

† Silicon Diode to Ground

\* MC916 pin g loaded by: 1.52 mAdc (+25°C), MC816 pin g loaded by: 1.42 mAdc (+25°C)  
 1.48 mAdc (-55°C) 1.51 mAdc (0°C)  
 1.41 mAdc (+125°C) 1.35 mAdc (+100°C)


‡ Pin b = Clock pulse to pin b (see Figure 1).

§ Pin e = LOW # Pin g = LOW } Set by a momentary ground prior to the application  
 of the negative-going Clock Pulse.

Pins not listed are left open.

## MC916, MC816 (continued)


FIGURE 1 — CLOCK PULSE DEFINITION



**SEQUENCE OF EVENTS:**

- Voltage applied to Clock pin is raised to  $V_H$ .  $t_L$  is not critical; however, it should be less than  $1.0 \mu\text{s}$ .
- Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- Apply momentary ground (when applicable).
- Clock pulse is allowed to fall to  $V_L$ .  $t_E$  must remain within 10 ns minimum and 100 ns maximum.
- Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

FIGURE 2 — TOGGLE MODE TEST CIRCUIT



MC816		
$T_A$	$V_L$	$V_H$
25°C	0.554 V	0.894 V
0°C	0.574 V	0.959 V
100°C	0.370 V	0.760 V

All voltages  $\pm 10 \text{ mV}$

MC916		
$T_A$	$V_L$	$V_H$
25°C	0.565 V	0.865 V
-55°C	0.510 V	1.064 V
125°C	0.320 V	0.724 V

## SWITCHING TIME TEST CIRCUITS AND WAVEFORMS

FIGURE 3A — CLOCK-TO-OUTPUT PROPAGATION DELAY TIME




FIGURE 3B — SET-UP AND RELEASE TIME





FIGURE 3C — TEST CIRCUIT




## SWITCHING TIMES

Test	Figure No.	Maximum Over Full Temperature Range (ns)	
		Temperature Range	(ns)
$t_{r-o-}$	3A, 3C	60	
$t_{r-o-}$	3A, 3C	60	
$t_{r-o+}$	3A, 3C	100	
$t_{r-o+}$	3A, 3C	100	
$t_{s-t-}$	3B, 3C	50	
$t_{s-t-}$	3B, 3C	50	
$t_{r-s-}$	3B, 3C	50	
$t_{r-s-}$	3B, 3C	50	
$t_{r-c-}$	3B, 3C	50	
$t_{c-p-o-}$	4	50	
$t_{c-p-o-}$	4	90	


- Change of state occurs on trailing edge of clock pulse.
- With a high level on  $C_D$ , and with the proper SET and CLEAR inputs for a low level at  $\bar{Q}$ ,  $\bar{Q}$  will be high except for a short period after the negative-going edge of a clock pulse.  $\bar{Q}$  will go low for up to 50 ns, and then return to a high level within 100 ns after a negative clock transition.

FIGURE 4 — DIRECT CLEAR PROPAGATION DELAY TIME




**TYPICAL CURVES**


**TYPICAL PROPAGATION DELAY TIME**




**TOGGLE FREQUENCY VARIATIONS WITH FAN-OUT AND  $V_{CC}$**




**$t_{\text{tr}-\bar{Q}_-}$  and  $t_{\text{tr}-\bar{Q}_+}$**




**VARIATIONS WITH  $V_{CC}$  AND TEMPERATURE**



**$t_{C_D+\bar{Q}_+}$  and  $t_{C_D+\bar{Q}_-}$**




**VARIATIONS WITH LOAD CAPACITANCE AND TEMPERATURE**



**MC926 • MC826**

**Available in TO-100 Metal Can, Add "G" Suffix  
Available in TO-91 Flat Package, Add "F" Suffix**

J-K flip-flop with direct clear and direct set inputs in addition to the clocked inputs.



$t_{pd} = 35 \text{ ns typ}$   
 $P_D = 130 \text{ mW typ (Only Clock Input High)}$   
 $65 \text{ mW typ (Inputs Low)}$

**DIRECT INPUT OPERATION①**


$S_D$	$C_D$	$Q$	$\bar{Q}$
0	0	③	③
1	0	1	0
0	1	0	1
1	1	0	0

**CLOCKED INPUT OPERATION③**

$t_n$ ④		$t_{n+1}$ ④	
$S$	$C$	$Q$	$\bar{Q}$
1	1	$Q_n$ ⑤	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ⑤

- ① Clock (T) to remain unchanged.
- ② The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
- ③ Direct inputs ( $C_D$  and  $S_D$ ) must be low.
- ④ The time period prior to the negative transistor of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
- ⑤  $Q_n$  is the state of the  $Q$  output in the time period  $t_n$ .

"F" PACKAGE AND "G" PACKAGE  
PIN-OUTS ARE THE SAME.



## ELECTRICAL CHARACTERISTICS

@Test Temperature	TEST VOLTAGE VALUES (Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC926	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC826	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC926 Test Limits						MC826 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max		
Input Current	I <sub>in</sub>	1	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	1	-	-	-	10	5
	I <sub>in</sub>	2	-	495	-	435	-	470		-	504	-	450	-	450		2	-	8	-		
	2 I <sub>in</sub>	3	-	990	-	870	-	940		-	1010	-	900	-	900		3	-	2, 4	-		
	I <sub>in</sub>	4	-	495	-	435	-	470		-	504	-	450	-	450		4	-	1	-		
	I <sub>in</sub>	8	-	495	-	435	-	470		-	504	-	450	-	450		8	-	-	-		
Output Current	I <sub>A5</sub>	7	2.47	-	2.54	-	2.35	-	mAdc	2.52	-	2.38	-	2.25	-	mAdc	-	7, 8	1	-	10	5
		9	2.47	-	2.54	-	2.35	-	mAdc	2.52	-	2.38	-	2.25	-	mAdc	-	1, 9	8	-	10	5
Saturation Voltage	V <sub>CE(sat)</sub>	7	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	1	-	8	10	5
		7#‡	-		-		-			-		-	-	-			-	2	-	4		
		7\$‡	-		-		-			-		-	-	-			-	2, 4	-	-		
		7\$‡	-		-		-			-		-	-	-			-	8	-	1		
		9	-		-		-			-		-	-	-			-	4	-	2		
		9\$‡	-		-		-			-		-	-	-			-	2, 4	-	-	2, 4	
		9#‡	-		-		-			-		-	-	-			-	-	-	-		
		9\$‡	-		-		-			-		-	-	-			-	-	-	-		

§ Pin 1 = High } Set by momentary application of V<sub>BOT</sub> prior to the application of the negative going clock pulse.


# Pin 8 = High }

† Pin 3 = 

Pins not listed are left open.

## MC926, MC826 (continued)


FIGURE 1 — CLOCK PULSE DEFINITION



**SEQUENCE OF EVENTS:**

- A. Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical, however should be less than 1.0  $\mu s$ .
- B. Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- C. Apply momentary ground (when applicable).
- D. Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 200 ns maximum.
- E. Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

FIGURE 2 — TOGGLE MODE TEST CIRCUIT



MC826		
$T_A$	$V_L$	$V_H$
25°C	0.555 V	0.894 V
0°C	0.574 V	0.959 V
100°C	0.370 V	0.760 V

MC926		
$T_A$	$V_L$	$V_H$
25°C	0.565 V	0.865 V
-55°C	0.710 V	1.064 V
125°C	0.320 V	0.724 V

All voltages  $\pm 10$  mV

## SWITCHING TIME TEST CIRCUITS AND WAVEFORMS

FIGURE 3A — CLOCK-TO-OUTPUT PROPAGATION DELAY TIME






FIGURE 3B — SET-UP AND RELEASE TIME



For definitions of set-up and release times, see General Information Section.

FIGURE 3C — TEST CIRCUIT




\*Includes jig and probe capacitance

## SWITCHING TIMES

Test	Figure No.	Minimum		Maximum	
		Over Full Temperature Range (ns)			
$t_r-Q-$	3A, 3C	25#		90	
$t_r-Q-$	3A, 3C	25#		90	
$t_r-Q+$	3A, 3C	25#		90	
$t_r-Q+$	3A, 3C	25#		90	
$t_s+ -$	3B, 3C	—		50	
$t_s+ -$	3B, 3C	—		30	
$t_c+ -$	3B, 3C	—		50	
$t_c+ -$	3B, 3C	—		30	
$t_r-s+$	3B, 3C	—		0*	
$t_r-s+$	3B, 3C	—		+5*	
$t_r-c+$	3B, 3C	—		0*	
$t_r-c+$	3B, 3C	—		+5*	
$t_{cp+} - t_{op-}$ or $t_{op+} - t_{op-}$	4	—		90	
$t_{cp+} - t_{op+}$ or $t_{op+} - t_{op-}$	4	—		70	

# Lightly loaded \* Negative switching time means the inputs can momentarily change before the clock pulse transition.


FIGURE 4 — DIRECT CLEAR PROPAGATION DELAY TIME



**MC974 • MC874**


Available in TO-99 metal can, add "G" suffix.

J-K flip-flop with a direct clear input  
in addition to the clocked inputs.



CLOCKED INPUT OPERATION①

$t_n$ ②	$t_{n+1}$ ③	S	C	Q	$\bar{Q}$
1	1	1	1	$Q_n$ ④	$\bar{Q}_n$
1	0	0	1	1	0
0	1	1	0	0	1
0	0	0	0	$Q_n$ ④	$\bar{Q}_n$ ④

① Direct input ( $C_D$ ) must be low.② The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .③  $Q_n$  is the state of the Q output in the time period  $t_n$ .

TYPICAL RESISTANCE VALUES

$R_1 = 600 \Omega$	$R_5 = 700 \Omega$
$R_2 = 300 \Omega$	$R_6 = 900 \Omega$
$R_3 = 550 \Omega$	$R_7 = 2k \Omega$
$R_4 = 640 \Omega$	$R_8 = 3k \Omega$

## ELECTRICAL CHARACTERISTICS

	@Test Temperature	TEST VOLTAGE VALUES (Volts)					
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC974	-55°C	1.014	1.014	1.50	0.710	3.00	
	+25°C	0.844	0.815	1.50	0.565	3.00	
	+125°C	0.674	0.674	1.50	0.320	3.00	
MC874	0°C	0.909	0.909	1.50	0.574	3.00	
	+25°C	0.844	0.844	1.50	0.554	3.00	
	+100°C	0.710	0.710	1.50	0.370	3.00	

Characteristic	Symbol	Pin Under Test	MC974 Test Limits						MC874 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max		
Input Current	I <sub>in</sub>	1	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	1	-	6	-	8	4
	2 I <sub>in</sub> *	2	-	990	-	870	-	940		-	1008	-	900	-	900		2	-	1,3	-		
	I <sub>in</sub>	3 Δ	-	495	-	435	-	470		-	504	-	450	-	450		3	-	-	-		
	I <sub>in</sub>	6	-	495	-	435	-	470		-	504	-	450	-	450		6	-	-	-		
Output Current	I <sub>A5</sub>	5	2.47	-	2.54	-	2.35	-	mAdc	2.52	-	2.38	-	2.25	-	mAdc	-	5,6	-	-	8	4
		7 Δ	2.47	-	2.54	-	2.35	-	mAdc	2.52	-	2.38	-	2.25	-	mAdc	-	7	-	-	8	4
Saturation Voltage	V <sub>CE(sat)</sub>	5†§	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	1	-	3	8	4
		5‡§	-		-		-			-		-		-			-	1,3	-	1,3		
		5§§	-		-		-			-		-		-			-	6	-	-		
		7Δ	-		-		-			-		-		-			-	1,3	-	-		
		7†§	-		-		-			-		-		-			-	3	-	1		
		7‡§	-		-		-			-		-		-			-	-	1,3			
		7Δ§	-		-		-			-		-		-			-	-	-	1,3		

Pins not listed are left open.

Δ Preset the flip-flop by the following procedure:

(1) Momentarily apply V<sub>BOT</sub> to pin 6 to preclear flip-flop.(2) After V<sub>BOT</sub> is removed from pin 6, ground pins 1 and 3.

(3) Apply a negative-going clock pulse to pin 2 (see note §) while pins 1 and 3 are still grounded. This changes the state of the flip-flop to the SET condition.


(4) Remove the grounds from pins 1 and 3, and proceed with the test.

† Momentarily apply V<sub>BOT</sub> to pin 6 prior to the arrival of the negative-going clock pulse to effect a change of state.

§ Clock Pulse to pin 2:

## MC974, MC874 (continued)

FIGURE 1 — CLOCK PULSE DEFINITION




**SEQUENCE OF EVENTS:**

- A. Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical, however should be less than 1.0  $\mu\text{s}$ .
- B. Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- C. Apply momentary ground (when applicable).
- D. Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 100 ns maximum.
- E. Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

FIGURE 2 — TOGGLE MODE TEST CIRCUIT

$f = 8 \text{ MHz}$   
DUTY CYCLE = 25% to 75%  
 $t_r$  &  $t_f \leq 10 \text{ ns}$

1.0 V  
0



D = 1N3063  
OR EQUIVALENT

Frequency at  $TP_{out}$  should be 1/2 the frequency at  $TP_{in}$

MC874		
$T_A$	$V_L$	$V_H$
25°C	0.554 V	0.894 V
0°C	0.574 V	0.959 V
100°C	0.370 V	0.760 V

All voltages  $\pm 10 \text{ mV}$

MC974		
$T_A$	$V_L$	$V_H$
25°C	0.565 V	0.865 V
-55°C	0.710 V	1.064 V
125°C	0.320 V	0.724 V

## SWITCHING TIME TEST CIRCUITS AND WAVEFORMS

FIGURE 3A — CLOCK-TO-OUTPUT PROPAGATION DELAY TIME





FIGURE 3B — SET-UP AND RELEASE TIME



For definitions of set-up and release times, see General Information Section.

FIGURE 3C — TEST CIRCUIT

$f = 1.0 \text{ MHz}$   
1.0 ns < PW < 200 ns  
DUTY CYCLE = 50%

1.0 V  
0

CIRCUIT LOAD		
C*	R	
Heavy	100 pF	90 $\Omega$
Light	15 pF	450 $\Omega$

\*Includes jig and probe capacitance

PULSE HIGH OR LOW AS APPLICABLE


D = 1N3063 OR EQUIVALENT

## SWITCHING TIMES

Test	Figure No.	Minimum		Maximum	
		Over Full Temperature Range (ns)			
$t_{r-Q-}$	3A, 3C	25#		90	
$t_{r-Q-}$	3A, 3C	25#		90	
$t_{r-Q+}$	3A, 3C	25#		90	
$t_{r-Q+}$	3A, 3C	25#		90	
$t_{s+T-}$	3B, 3C	—		50	
$t_{s+T-}$	3B, 3C	—		30	
$t_{s+T-}$	3B, 3C	—		50	
$t_{s+T-}$	3B, 3C	—		30	
$t_{r-T-}$	3B, 3C	—		0*	
$t_{r-T-}$	3B, 3C	—		0*	
$t_{r-T-}$	3B, 3C	—		+5*	
$t_{r-S+}$	3B, 3C	—		0*	
$t_{r-S+}$	3B, 3C	—		+5*	
$t_{r-C+}$	3B, 3C	—		0*	
$t_{r-C+}$	3B, 3C	—		+5*	
$t_{C_P-Q-}$	4	—		90	
$t_{C_P-Q+}$	4	—		70	

# Lightly loaded \* Negative switching time means the inputs can momentarily change before the clock pulse transition.

FIGURE 4 — DIRECT CLEAR PROPAGATION DELAY TIME




D = 1N3063 OR EQUIVALENT

**MC990 • MC890**

Available in TO-86 flat package, add "F" suffix.

Two J-K flip-flops in a single package. Each flip-flop has a direct clear input in addition to the clocked inputs.




## CLOCKED INPUT OPERATION①

t <sub>n</sub> ②		t <sub>n+1</sub> ②	
S	C	Q <sub>n</sub> ③	Q <sub>n</sub>
1	1	Q <sub>n</sub> ③	Q <sub>n</sub>
1	0	1	0
0	1	0	1
0	0	Q <sub>n</sub>	Q <sub>n</sub> ③

① Direct input (C<sub>D</sub>) must be low

② The time period prior to the negative transition of the clock pulse is denoted t<sub>n</sub> and the time period subsequent to this transition is denoted t<sub>n+1</sub>.

③ Q<sub>n</sub> is the state of the Q output in the time period t<sub>n</sub>.



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one flip-flop only.  
The other flip-flop is tested in the same manner.

Characteristic	Symbol	Pin Under Test	TEST VOLTAGE VALUES (Volts)										Gnd									
			@Test Temperature		MC990		MC890		Test Limits		APPLIED TO PINS LISTED BELOW:											
			V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>															
Input Current	I <sub>in</sub>	1	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	1	-	3	-	14	4, 5, 6, 7
	I <sub>in</sub>	4	-	495	-	435	-	470		-	504	-	450	-	450		4	-	2	-		1, 5, 6, 7
	2 I <sub>in</sub>	5	-	990	-	870	-	940		-	1010	-	900	-	900		5	-	4, 6	-		1, 7
	I <sub>in</sub>	6	-	495	-	435	-	470		-	504	-	450	-	450		6	-	3	-		1, 4, 5, 7
Output Current	I <sub>A3</sub>	2#	1.48	-	1.52	-	1.41	-	mAdc	1.51	-	1.43	-	1.35	-	mAdc	-	2	4	1	14	5, 6, 7
		3		-		-		-		-		-		-			-	3	1, 6	-		4, 5, 7
		3		-		-		-		-		-		-			-	1, 3	6	-		4, 5, 7
Output Voltage	V <sub>out</sub>	2	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	1	-	-	14	3, 4, 5, 6, 7
	2Δ\$	-								-							-	4, 6	-	-		1, 7
	2#§	-								-							-	4	-	6		1, 7
	2#§	-								-							-	-	-	4, 6		1, 7
	2†	-								-							-	-	-	-		1, 6, 7
	2*	-								-							-	-	-	-		1, 6, 7
	3#§	-		710	-					-	320	-	574	-	370		-	4, 6	-	-		1, 7
	3Δ§	-								-							-	6	-	4		
	3Δ§	-								-							-	-	-	4, 6		
Saturation Voltage	V <sub>CE(sat)</sub>	2	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	-	1	-	14	3, 4, 5, 6, 7
	2Δ	-								-							-	-	-	-	1	1, 4, 5, 6, 7
	3#	-								-							-	-	-	-	1	4, 5, 6, 7
Turn On Voltage	V <sub>on</sub>	2‡	-	-	0.815	-	-	-	Vdc	-	-	0.844	-	-	-	Vdc	-	-	-	-	14	1, 4, 7
	2**	-	-	0.815	-	-	-	-	Vdc	-	-	0.844	-	-	-	Vdc	-	-	-	-	14	1, 4, 7

Ground inputs of flip-flop not under test.

Pins not listed are left open.

# Pin 3 = LOW } Set by a momentary ground prior to the application of  
 Δ Pin 2 = LOW } the negative-going clock pulse.

§ Clock Pulse to Pin 5 (See Figure 1)

† Clock Pulse on Pin 5, data pulse on Pin 4 (See Figure 2)

‡ Clock Pulse on Pin 5, data pulse on Pin 6 (See Figure 2)

\* Clock Pulse on Pin 5, data pulse on Pin 4, momentary ground on Pin 2 (See Figure 3)

\*\* Clock Pulse on Pin 5, data pulse on Pin 6, momentary ground on Pin 3 (See Figure 3)

## MC990, MC890 (continued)

### CLOCK PULSE DEFINITIONS

FIGURE 1




FIGURE 2





FIGURE 3




## MC990, MC890 (continued)

### SWITCHING TIMES

Test	Figure No.	Maximum (ns)	
		@ 25°C Only	Over Full Temperature Range
$t_{r-q-}$	5	40	60
$t_{r-q+}$	5	80	100
$t_{r-\bar{q}-}$	5	40	60
$t_{r-\bar{q}+}$	5	80	100
$t_{C_D+Q-}$	6	—	50
$t_{C_D+Q+}$	6	—	90

FIGURE 4 — TOGGLE MODE TEST CIRCUIT



### SWITCHING TIME TEST CIRCUITS AND WAVEFORMS

FIGURE 5






FIGURE 6



**MC991 • MC891**

Available in TO-86 flat package, add "F" suffix.

Two J-K flip-flops in a single package.  
Each flip-flop has a direct clear input in addition to the clocked inputs.




CLOCKED INPUT OPERATION ①

t <sub>n</sub> ②		t <sub>n+1</sub> ②	
S	C	Q ③	Q̄ ③
1	1	Q <sub>n</sub> ③	Q̄ <sub>n</sub>
1	0	1	0
0	1	0	1
0	0	Q̄ <sub>n</sub>	Q <sub>n</sub> ③

1. Direct input (C<sub>b</sub>) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted t<sub>n</sub> and the time period subsequent to this transition is denoted t<sub>n+1</sub>.
3. Q<sub>n</sub> is the state of the Q output in the time period t<sub>n</sub>.

NUMBER IN PARENTHESIS INDICATES MRTL LOADING FACTOR.



TYPICAL RESISTANCE VALUES  
 R1 = 300 Ω   R4 = 640 Ω   R7 = 2.0 k  
 R2 = 550 Ω   R5 = 700 Ω   R8 = 3.0 k  
 R3 = 600 Ω   R6 = 900 Ω

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one flip-flop only.  
The other flip-flop is tested in the same manner.

@Test Temperature	TEST VOLTAGE VALUES (Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC991	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC891	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC991 Test Limits						MC891 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Grd			
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		4	5	6	1	14		
Input Current	I <sub>in</sub>	4 §	-	495	-	435	-	470	μAdc	-	600	-	600	-	570	μAdc	4	-	-	-	14	7	
	2I <sub>in</sub>	5	-	990	-	870	-	940		-	1200	-	1200	-	1140		5	-	4, 6	-	-	14	
	I <sub>in</sub>	6	-	495	-	435	-	470		-	600	-	600	-	570		6	-	1	-	-	14	
	I <sub>in</sub>	1	-	495	-	435	-	470		-	600	-	600	-	570		1	-	-	-	-	14	
Output Current	I <sub>A5</sub>	2 §	2.47	-	2.54	-	2.35	-	mAdc	3.0	-	3.0	-	2.85	-	mAdc	-	2	-	-	-	14	7
		3	2.47	-	2.54	-	2.35	-	mAdc	3.0	-	3.0	-	2.85	-	mAdc	-	1, 3	-	-	-	14	7
Output Voltage	V <sub>out</sub>	2†(5)	-	710	-	300	-	320	mVdc	-	500	-	400	-	400	mVdc	-	4	-	-	-	14	1, 7
		2‡(4)	-	-	-	-	-	-		-	-	-	-	-		-	-	-	6	-	-	14	
		2†(6)	-	-	-	-	-	-		-	-	-	-	-		-	4	-	-	-	-	14	
		2‡(7)	-	-	-	-	-	-		-	-	-	-	-		-	-	-	6	-	-	14	
		3†(4)	-	-	-	-	-	-		-	-	-	-	-		-	-	-	4	-	-	14	
		3‡(5)	-	-	-	-	-	-		-	-	-	-	-		-	6	-	-	-	-	14	
		3†(7)	-	-	-	-	-	-		-	-	-	-	-		-	-	-	4	-	-	14	
		3‡(6)	-	-	-	-	-	-		-	-	-	-	-		-	6	-	-	-	-	14	
Saturation Voltage	V <sub>CE(sat)</sub>	2§	-	200	-	210	-	280	mVdc	-	400	-	300	-	350	mVdc	-	1	-	-	-	14	7
		2* #	-	-	-	-	-	-		-	-	-	-	-		-	4, 6	-	-	-	-	14	
		2*§	-	-	-	-	-	-		-	-	-	-	-		-	4	-	-	-	-	14	
		3*§	-	-	-	-	-	-		-	-	-	-	-		-	-	-	4, 6	-	-	14	
		3* #	-	-	-	-	-	-		-	-	-	-	-		-	6	-	-	-	-	14	
		3* #	-	-	-	-	-	-		-	-	-	-	-		-	6	-	-	-	-	14	
		3*§	-	-	-	-	-	-		-	-	-	-	-		-	4, 6	-	-	-	-	14	

Ground input pins of flip-flop not under test. Other pins not listed are left open.

\* Clock pulse to pin 5, see Figure 1.

# Pin 1 = HIGH, set by a momentary application of V<sub>BOT</sub> prior to the application of the negative-going clock.

§ Preset the flip-flop by the following procedure:

(1) Momentarily apply V<sub>BOT</sub> to pin 1 to preclear the flip-flop.(2) After V<sub>BOT</sub> is removed from pin 1, ground pins 4 and 6.

(3) Apply a negative-going clock pulse to pin 5 (see note \*) while pins 4 and 6 are still grounded. This changes the state of the flip-flop to the SET condition.

(4) Remove the grounds from pins 4 and 6 and proceed with the test.

④ = See Figure 4.

⑤ = See Figure 5.

⑥ = See Figure 6.


⑦ = See Figure 7.

† Clock pulse to pin 5, data pulse to pin 6.

‡ Clock pulse to pin 5, data pulse to pin 4.

## MC991, MC891 (continued)


**FIGURE 1 – CLOCK PULSE DEFINITION**



**SEQUENCE OF EVENTS**

- Voltage applied to Clock pin is raised to  $V_{H+}$ .  $t_f$  is not critical but should be  $< 1.0 \mu s$ .
- Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- Apply memory ground (when applicable).
- Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 200 ns maximum.
- Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

**FIGURE 2 – TOGGLE MODE TEST CIRCUIT**




MC991		
$T_A$	$V_L$	$V_H$
+25°C	+0.565 V ± 10 mV	+0.844 V ± 10 mV
-55°C	+0.710 V ± 10 mV	+1.014 V ± 10 mV
+125°C	+0.320 V ± 10 mV	+0.674 V ± 10 mV

MC891		
$T_A$	$V_L$	$V_H$
+25°C	+0.554 V ± 10 mV	+1.430 V ± 10 mV
0°C	+0.574 V ± 10 mV	+1.310 V ± 10 mV
+100°C	+0.370 V ± 10 mV	+1.190 V ± 10 mV

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS

**FIGURE 3 – SWITCHING TIMES TEST CIRCUIT**




**SWITCHING TIMES**


Test	Figure No.	Maximum ns @ +25°C
$t_{f-Q-}$	3A	60
$t_{f-Q+}$	3A	60
$t_{r-Q-}$	3A	60
$t_{r-Q+}$	3A	60
$t_{CD+Q-}$	3B	90
$t_{CD+Q+}$	3B	70

$f = 1.0 \text{ MHz}$   
1.0 ns <  $t_f$  or  $t_r < 10 \text{ ns}$   
 $C_1 = 100 \text{ pF INCLUDING PROBE & JIG CAPACITANCE}$

**FIGURE 3A – CLOCK-TO-OUTPUT PROPAGATION DELAY TIME**




**FIGURE 3B – DIRECT CLEAR PROPAGATION DELAY TIME**




## TEST WAVEFORMS FOR $V_{out}$ TESTS

**FIGURE 4**




$V_H = +1.430 \text{ V}$   
 $V_L = +565 \text{ mV}$   
1.0 ns <  $t_f < 10 \text{ ns}$

**FIGURE 5**




$V_H = +1.430 \text{ V}$   
 $V_L = +565 \text{ mV}$   
1.0 ns <  $t_f < 10 \text{ ns}$   
1.0 ns <  $t_r < 10 \text{ ns}$

**FIGURE 6**



$V_H = +1.430 \text{ V}$   
 $V_L = +565 \text{ mV}$   
1.0 ns <  $t_f < 10 \text{ ns}$   
1.0 ns <  $t_r < 10 \text{ ns}$

**FIGURE 7**





$V_H = +1.430 \text{ V}$   
 $V_L = +565 \text{ mV}$   
1.0 ns <  $t_f < 10 \text{ ns}$   
1.0 ns <  $t_r < 10 \text{ ns}$

## MC905 • MC805

Available in TO-99 metal can, add "G" suffix.





Available in TO-91 flat package, add "F" suffix.

This half-shift register is a bistable storage element with a built-in inverter for the gating signal. Information coming in on pins a and c will be transferred to pins g and e when the gating signal, pin b, goes low. If all three inputs, a, b, and c, are low, the outputs, g and e, will both be low.



SCHEMATIC	a	b	c	d	e	f	g	h
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10

### SWITCHING TIME TEST CIRCUITS AND WAVEFORMS



**MC905, MC805 (continued)**

**ELECTRICAL CHARACTERISTICS**

@Test Temperature	TEST VOLTAGE VALUES (Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC905	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC805	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00


Characteristic	Symbol	Pin Under Test	MC905 Test Limits						MC805 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd			
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max			
Input Current	I <sub>in</sub> 3 I <sub>in</sub> I <sub>in</sub>	a b c	- - -	495 1480 495	- - -	435 1300 435	- - -	470 1410 470	μAdc	- - -	504 1510 504	- - -	450 1350 450	- - -	450 1350 450	μAdc	a b c	- - -	b a, c b	- - -	h	d	
Output Current	I <sub>A4</sub> I <sub>A4</sub> I <sub>A5</sub> I <sub>A4</sub> I <sub>A4</sub>	e e f g g	1.98 1.98 2.47 1.98 1.98	- - - - -	2.19 2.19 2.54 2.19 2.19	- - - - -	1.88 1.88 2.35 1.88 1.88	- - - - -	mAdc	2.02 2.02 2.52 2.02 2.02	- - - - -	2.05 2.05 2.38 2.05 2.05	- - - - -	1.80 1.80 2.25 1.80 1.80	- - - - -	mAdc	- - - - -	b, e c, e f b, g a, g	- - - - -	- - b - -	- - - - -	h	d, g † d d d, e † d
Output Voltage	V <sub>out</sub>	e f g	- - -	710 ↓ -	- - -	300 ↓ -	- - -	320 ↓ -	mVdc	- - -	574 ↓ -	- - -	400 ↓ -	- - -	370 ↓ -	mVdc	- - -	g b e b, c - a, b	- - - - - -	h	d		
Saturation Voltage	V <sub>CE(sat)</sub>	e e f g g	- - - - -	200 ↓ -	- - -	210 ↓ -	- - -	280 ↓ -	mVdc	- - -	290 ↓ -	- - -	260 ↓ -	- - -	340 ↓ -	mVdc	- - -	a, b, c - b, c - a, b, c - a, b	- - - - - -	h	d, e † d, g d d, g † d, e		
Switching Time	t	a+g+ a-g- b-f- b-f+	- - - -	- - -	40 40 28 24	- - - -	- - -	- - -	ns	- - -	- - -	- - -	40 40 28 24	- - -	ns	Pulse In Pulse Out	- a a b b	- - - g g f f	- - - - - -	h	d, e d, e d d		

† Silicon Diode to Ground

Pins not listed are left open.

## MC905, MC805 (continued)

### TYPICAL CURVES





## MC906 • MC806

Available in TO-99 Metal Can, Add "G" Suffix.



Available in TO-91 Flat Package, Add "F" Suffix.

This half-shift register is a bistable storage element. Information coming in on pins a and c will be transferred to pins g and e when the gating signal, pin b, goes low. If all three inputs, a, b, and c, are low, the outputs, g and e, will both be low.



PIN CONNECTIONS									
SCHEMATIC	a	b	c	d	e	-	g	h	
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8	
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10	

### SWITCHING TIME TEST CIRCUIT AND WAVEFORM



**MC906, MC806 (continued)**

**ELECTRICAL CHARACTERISTICS**

Characteristic	Symbol	Pin Under Test	Test Limits												TEST VOLTAGE VALUES (Volts)					Gnd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub> 2 I <sub>in</sub> I <sub>in</sub>	a b c	- - -	495 990 495	- - -	435 870 435	- - -	470 940 470	μAdc	- - -	504 1010 504	- - -	450 900 450	- - -	450 900 450	μAdc	a b c	- - -	b a, c b	- - -	h	d
Output Current	I <sub>A4</sub>	e e g g	1.98 - - -	- 2.19 - -	- -	1.88 -	- -	- -	mAdc	2.02 - -	- -	2.05 -	- -	1.80 -	mAdc	- - - -	b, e c, e b, g a, g	- - - -	- - - -	- - - -	h	d, g † d d, e † d
Output Voltage	V <sub>out</sub>	e g	- -	710 710	- -	300 300	- -	320 320	mVdc mVdc	- -	574 574	- -	400 400	- -	370 370	mVdc mVdc	- -	g e	b, c a, b	- -	h	d d
Saturation Voltage	V <sub>CE(sat)</sub>	e e g g	- - - -	200 - - -	- -	210 -	- -	280 -	mVdc	- -	290 -	- -	260 -	- -	340 -	mVdc	- - - -	a, b, c - a, b, c - a, b	- - - -	b, c - - -	h	d, e † d, g d, g † d, e
Switching Time	t	a+g+ a-g-	- -	- -	- -	40 40	- -	- -	ns ns	- -	- -	- -	40 40	- -	- -	ns ns	a a	g g	- -	- -	h	d, e d, e
																Pulse In	Pulse Out					



† Silicon Diode to Ground

Pins not listed are left open.


**MC983 • MC883**

Available in TO-86 flat package, add "F" suffix.

Two half-shift registers in a single package, each having a built-in inverter for the gating signal. For example, information coming in on pins 4 and 6 will be transferred to pins 3 and 1 when the gating signal, pin 5, goes low. If all three inputs, 4, 5, and 6, are low, the outputs, 1 and 3, will both be low.



## SWITCHING TIMES TEST CIRCUITS AND WAVEFORMS



**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one half-shift register only.  
The other half-shift register is tested in the same manner.

Temperature @ Test	TEST VOLTAGE VALUES (Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC983 {	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC883 {	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00



Characteristic	Symbol	Pin Under Test	MC983 Test Limits						MC883 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Grd	
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		4	5	6	7	14	
Input Current	I <sub>in</sub> 3I <sub>in</sub> I <sub>in</sub>	4 5 6	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	4	-	5	-	14	7
Output Current	I <sub>A4</sub> I <sub>A4</sub> I <sub>A5</sub> I <sub>A4</sub> I <sub>A4</sub>	1 1 2 3 3	1.98 1.98 2.47 1.98 1.98	-	2.19 2.19 2.54 2.19 2.19	-	1.88 1.88 2.35 1.88 1.88	-	mAdc	2.02 2.02 2.52 2.02 2.02	-	2.05 2.05 2.38 2.05 2.05	-	1.80 1.80 2.25 1.80 1.80	-	mAdc	-	1, 5 1, 6 2 3, 5 3, 4	-	-	14	3*, 7 7 7 1*, 7 7
	V <sub>out</sub>	1 2 3	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	3 5 1	5, 6 - 4, 5	-	14	7
	V <sub>CE(sat)</sub>	1 1 2 3 3	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	-	4, 5, 6 - 5 4, 5, 6 5, 6	5, 6 - 4, 5, 6 5, 6	14	1*, 7 2, 7 7 3*, 7 1, 7
	t	4+3+ 4-3- 5+2- 5-2+	-	-	-	40	-	-	ns	-	-	-	40	-	-	ns	4 4 5 5	3 3 2 2	-	-	14	1, 7 1, 7 7 7
																Pulse In	Pulse Out					

Ground input pins of half-shift register not under test. Other pins not listed are left open. \*Momentary ground.

## MC984 • MC884

Available in TO-86 flat package, add "F" suffix.

This bistable storage element consists of two half-shift registers in a single package. For example, information coming in on pins 4 and 6 will be transferred to pins 3 and 1 when the gating signal, pin 5, goes low. If all three inputs, 4, 5, and 6, are low, the outputs, 3 and 1, will both be low.





$$3 = \bar{1} (4 + 5)$$

$$1 = \bar{3} (6 + 5)$$

$$t_{pd} = 22 \text{ ns typ}$$

P<sub>D</sub> = 75 mW typ  
NUMBER IN PARENTHESIS INDICATES  
MRTL LOADING FACTOR.

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures shown are for one half-shift register only.  
The other half-shift register is tested in the same manner.

	@Test Temperature	TEST VOLTAGE VALUES (Volts)					
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC984	-55°C	1.014	1.014	1.50	0.710	3.00	
	+25°C	0.844	0.815	1.50	0.565	3.00	
	+125°C	0.674	0.674	1.50	0.320	3.00	
MC884	0°C	0.909	0.909	1.50	0.574	3.00	
	+25°C	0.844	0.844	1.50	0.554	3.00	
	+100°C	0.710	0.710	1.50	0.370	3.00	


Characteristic	Symbol	Pin Under Test	MC984 Test Limits						MC884 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Grd			
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		4	5	6	7			
Input Current	I <sub>in</sub> 2I <sub>in</sub> I <sub>in</sub>	4 5 6	- 990 495	- 870 435	- 940 470	- 504 1008 504	- 900 450 450	- 900 450 450	μAdc ↓	- 504 1008 504	- 450 900 450	- 450 900 450	- 450 900 450	- 450 900 450	- 450 900 450	- 450 900 450	μAdc ↓	4 5 6	- 4, 6 5	5 - -	14 - -	7 ↓	
Output Current	I <sub>A4</sub>	1 1 3 3	1.98 - - -	2.19 - - -	1.88 - - -	- - -	mAdc ↓	2.02 - - -	- - -	2.05 - - -	- - -	1.80 - - -	- - -	mAdc ↓	- - - -	1, 5 1, 6 3, 5 3, 4	- - - -	- - - -	14 - - -	3*, 7 7 1*, 7 7			
Output Voltage	V <sub>out</sub>	1 3	- 710	- 710	300 300	- -	320 mVdc mVdc	- 574 574	- 400 400	- 370 370	- mVdc mVdc	- 400 400	- 370 370	- mVdc mVdc	- - -	3 1	5, 6 4, 5	- -	14 14	7 7			
Saturation Voltage	V <sub>CE</sub>	1 1 3 3	- - - -	200 - - -	- 210 - -	280 - -	mVdc ↓	- 290 - -	- - -	260 - -	- - -	340 - -	mVdc ↓	- - - -	4, 5, 6 - - - -	4, 5, 6 5, 6 4, 5, 6 4, 5	- - - -	14 - - -	1*, 7 3, 7 3*, 7 1, 7				
Switching Time	t	4+3+ 4-3-	- -	- -	- 40	- -	ns ns	- - -	- - -	- - -	- - -	40 - 40	- - -	ns ns	Pulse In 4 4	Pulse Out 3 3	- -	14 14	1, 7 1, 7				

Ground input pins of half-shift register not under test. Other pins not listed are left open. \*Momentary ground.

## MC904 • MC804

Available in TO-99 metal can, add "G" suffix.  
Available in TO-91 flat package, add "F" suffix.


This half-adder device can be used to supply the SUM and CARRY operations on two input signals. If the inputs are applied to pins a and b, and their complements to pins c and e, the SUM of the inputs appears on pin g while the CARRY appears on pin f.





PIN CONNECTIONS

SCHEMATIC	a	b	c	d	e	f	g	h
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10

TYPICAL RESISTANCE VALUES  
 $R_1 = 450\Omega$   
 $R_2 = 640\Omega$   
 $R_3 = 800\Omega$



SWITCHING TIME TEST CIRCUITS AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

	@Test Temperature	TEST VOLTAGE VALUES (Volts)					
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
MC904	{ -55°C	1.014	1.014	1.50	0.710	3.00	
	+25°C	0.844	0.815	1.50	0.565	3.00	
	+125°C	0.674	0.674	1.50	0.320	3.00	
MC804	{ 0°C	0.909	0.909	1.50	0.574	3.00	
	+25°C	0.844	0.844	1.50	0.554	3.00	
	+100°C	0.710	0.710	1.50	0.370	3.00	



Characteristic	Symbol	Pin Under Test	MC904 Test Limits						MC804 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd	
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max		
Input Current	I <sub>in</sub>	a b c e	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	a b c e	-	b a e c	-	h d	
Output Current	I <sub>A4</sub> I <sub>A5</sub> I <sub>A5</sub>	f g g	1.98	-	2.19	-	1.88	-	mAdc	2.02	-	2.05	-	1.80	-	mAdc	-	f a, c, g b, e, g	-	c, e - -	h d	
Output Voltage	V <sub>out</sub>	f f g	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	c e f a, b	-	- - - -	h d	
Saturation Voltage	V <sub>CE(sat)</sub>	f f g g	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	- - - -	c e a, b c, e	- - - -	h d	
Switching Time	t	a+g+ a-g- c-f- c-f+	-	-	-	36	-	-	ns	-	-	-	36	-	-	ns	Pulse In a a c c	Pulse Out g g f f	-	-	h d	

Pins not listed are left open.


**MC975 • MC875**

Available in TO-86 flat package, add "F" suffix.

A dual half-adder device contained in a single package. Each can be used to supply the SUM and CARRY operations on two input signals. For example, if the inputs are applied to pins 3 and 4, and their complements to pins 5 and 6, the SUM of the inputs appears on pin 2 while the CARRY appears on pin 1.



## SWITCHING TIMES TEST CIRCUITS AND WAVEFORMS



**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one half-adder only.  
The other half-adder is tested in the same manner.

	@Test Temperature	TEST VOLTAGE VALUES (Volts)					
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC975	-55°C	1.014	1.014	1.50	0.710	3.00	
	+25°C	0.844	0.815	1.50	0.565	3.00	
	+125°C	0.674	0.674	1.50	0.320	3.00	
MC875	0°C	0.909	0.909	1.50	0.574	3.00	
	+25°C	0.844	0.844	1.50	0.554	3.00	
	+100°C	0.710	0.710	1.50	0.370	3.00	



Characteristic	Symbol	Pin Under Test	MC975 Test Limits						MC875 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Grd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max		
Input Current	I <sub>in</sub>	3 4 5 6	- - - -	495 - - -	- - - -	435 - - - -	- - - -	470 - - - -	μAdc ↓	- - - -	504 - - - -	- - - -	450 - - - -	- - - -	450 - - - -	μAdc ↓	3 4 5 6	- - - -	4 3 6 5	- - - -	14 7 ↓	
Output Current	I <sub>A4</sub> I <sub>A5</sub> I <sub>A5</sub>	1 2 2	1.98 2.47 2.47	- - -	2.19 2.54 2.54	- - -	1.88 2.35 2.35	- - -	mAdc ↓	2.02 2.52 2.52	- - -	2.05 2.38 2.38	- - -	1.80 2.25 2.25	- - -	mAdc ↓	- - -	1 2, 3, 5 2, 4, 6	- - -	5, 6 - -	14 7 ↓	
Output Voltage	V <sub>out</sub>	1 1 2	- - -	710 - -	- - -	300 - -	- - -	320 - -	mVdc ↓	- - -	574 - -	- - -	400 - -	- - -	370 - -	mVdc ↓	- - -	5 6 1 3, 4	- - - -	14 7 ↓		
Saturation Voltage	V <sub>CE(sat)</sub>	1 1 2 2	- - - -	200 - - -	- - - -	210 - - -	- - -	280 - -	mVdc ↓	- - -	290 - -	- - -	260 - -	- - -	340 - -	mVdc ↓	- - - -	5 6 3, 4 5, 6	- - - -	14 7 ↓		
Switching Time	t	6+1- 6-1+ 4+2+ 4-2-	- - - -	- - - -	20 30 36 36	- - - -	- - - -	- - - -	ns ↓	- - - -	- - - -	- - - -	20 30 36 36	- - - -	ns ↓	Pulse In 6 6 4 4	Pulse Out 1 1 2 2	- - - -	- - - -	14 7 7 1, 7		

Ground input pins of half-adder not under test. Other pins not listed are left open.

**MC996 • MC896**

Available in TO-86 flat package, add "F" suffix.

Provides the SUM and CARRY functions while requiring only AUGEND (A) and ADDEND (B) inputs with CARRY IN.



TRUTH TABLE

INPUT LOGIC LEVEL			OUTPUT LOGIC LEVEL	
A	B	C <sub>i</sub>	S	C <sub>o</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

## POSITIVE LOGIC

$$\begin{aligned} C_o &= ABC_i + AB\bar{C}_i + A\bar{B}C_i + \bar{A}\bar{B}C_i \\ S &= ABC_i + A\bar{B}C_i + \bar{A}\bar{B}C_i + \bar{A}\bar{B}C_i \end{aligned}$$

 $t_{pd} = 60 \text{ ns typ}$   
 $P_d = 70 \text{ mW typ}$ 

NUMBER IN PARENTHESIS INDICATES MRTL LOADING FACTOR


## ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one adder.  
The other adder is tested in the same manner.


		TEST VOLTAGE VALUES				
@Test Temperature		(Volts)				
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>
MC996	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC896	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Ground input pins of adder not under test.  
Other pins not listed are left open.

## MC996, MC896 (continued)



**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**





## DUAL FULL SUBTRACTORS

**MC997 • MC897**

Available in TO-86 flat package, add "F" suffix.

Provides the DIFFERENCE and BORROW functions while requiring only MINUEND (X) and SUBTRAHEND (Y) inputs with BORROW IN.



TRUTH TABLE

INPUT LOGIC LEVEL			OUTPUT LOGIC LEVEL	
X	Y	Bi	D	Bo
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

POSITIVE LOGIC

$$D = YXB_i + Y\bar{X}\bar{B}_i + \bar{Y}XB_i + \bar{Y}\bar{X}\bar{B}_i$$

$$Bo = \bar{Y}XB_i + Y\bar{X}\bar{B}_i + \bar{Y}\bar{X}B_i + YXB_i$$

 $t_{pd} = 60 \text{ ns typ}$  $P_d = 70 \text{ mW typ}$ 

NUMBER IN PARENTHESIS INDICATES MRTL LOADING FACTOR

## ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one subtractor.  
The other subtractor is tested in the same manner.

@Test Temperature	TEST VOLTAGE VALUES (Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC997	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC897	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00


Ground input pins of subtractor not under test.  
Other pins not listed are left open.

Mc<sup>99</sup>, Mc<sup>89</sup>/ (continued)

## MC997, MC897 (continued)






SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



**MC901 • MC801**

Available in TO-99 metal can, add "G" suffix.

This device provides the true output at pin 7 and the complement output at pin 5 for an input applied to pin 1. A positive gating signal may be applied to pin 2 to inhibit both outputs. A positive signal applied to pin 3 will hold output pin 5 at near-ground potential. The output nodes are returned separately to the power supply so that the outputs might be paralleled with other circuits.

**SWITCHING TIME TEST CIRCUITS AND WAVEFORMS**

**MC901, MC801 (continued)**

**ELECTRICAL CHARACTERISTICS**

@Test Temperature	TEST VOLTAGE VALUES (Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
MC901	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
	0°C	0.909	0.909	1.50	0.574	3.00
MC801	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC901 Test Limits								MC801 Test Limits								TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>			
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		
Input Current	2 I <sub>in</sub>	1	-	990	-	870	-	940	μAdc	-	1010	-	900	-	900	μAdc	1	-	2	-	6, 8	4		
	2 I <sub>in</sub>	2	-	-	-	-	-	-		-	-	-	-	-	-		2	-	1	-	-			
	2 I <sub>in</sub>	2	-	-	-	-	-	-		-	-	-	-	-	-		2	-	-	-	-			
	I <sub>in</sub>	3	-	495	-	435	-	470		-	504	-	450	-	450		3	-	1	-	-			
Output Current	I <sub>A5</sub>	5	2.47	-	2.54	-	2.35	-	mAdc	2.52	-	2.38	-	2.25	-	mAdc	-	5	-	1, 3	6, 8	4		
		5	-	-	-	-	-	-		-	-	-	-	-	-		-	2, 5	1	-	-			
		7	-	-	-	-	-	-		-	-	-	-	-	-		-	1, 7	-	-	-			
		7	-	-	-	-	-	-		-	-	-	-	-	-		-	2, 7	-	-	-			
Output Voltage	V <sub>out</sub>	5	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	3	2	-	6, 8	4		
Saturation Voltage	V <sub>CE(sat)</sub>	5	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	1	-	2	6, 8	4		
		5	-	-	-	-	-	-		-	-	-	-	-	-		-	2, 3	-	-	-			
		7	-	-	-	-	-	-		-	-	-	-	-	-		-	1, 2	-	-	-			
Switching Time	t	1+5-	-	-	-	42	-	-	ns	-	-	-	-	42	-	-	ns	1	5	-	-	6, 8	4	
		1-5+	-	-	-	42	-	-		-	-	-	-	42	-	-		5	-	-	-	-		
		1+7+	-	-	-	38	-	-		-	-	-	-	38	-	-		7	-	-	-	-		
		1-7-	-	-	-	36	-	-		-	-	-	-	36	-	-		7	-	-	-	-		





Pins not listed are left open.

**MC927 • MC827**

Available in TO-100 Metal Can, Add "G" Suffix.

Available in TO-91 Flat Package, Add "F" Suffix.

Four individual circuits each perform the simple inversion function.

**SWITCHING TIME TEST CIRCUIT AND WAVEFORM**

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one inverter only.  
Other inverters are tested in the same manner.

	@Test Temperature	TEST VOLTAGE VALUES (Volts)					
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC927	-55°C	1.014	1.014	1.50	0.710	3.00	
	+25°C	0.844	0.815	1.50	0.565	3.00	
	+125°C	0.674	0.674	1.50	0.320	3.00	
MC827	0°C	0.909	0.909	1.50	0.574	3.00	
	+25°C	0.844	0.844	1.50	0.554	3.00	
	+100°C	0.710	0.710	1.50	0.370	3.00	

Characteristic	Symbol	Pin Under Test	MC927 Test Limits						MC827 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Grd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max		
Input Current	I <sub>in</sub>	1*	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	1	-	*	-	10	5
Output Current	I <sub>A5</sub>	6	2.47	-	2.54	-	2.35	-	mAdc	2.52	-	2.38	-	2.25	-	mAdc	-	6	-	4	10	5
Output Leakage Current	I <sub>CEX</sub>	6	-	100	-	218	-	235	μAdc	-	100	-	225	-	225	μAdc	6	-	-	4	-	5
Output Voltage	V <sub>out</sub>	6	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	4	1, 2, 3	-	10	5
Saturation Voltage	V <sub>CE(sat)</sub>	6	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	-	1, 2, 3, 4	-	10	5
Switching Time	t	1+9- 1-9+	-	-	-	20	-	-	ns	-	-	-	20	-	-	ns	Pulse In	Pulse Out				
			-	-	-	28	-	-	ns	-	-	-	28	-	-	ns	1	9	-	-	10	5

\* To simulate worse case conditions, the output of inverter under test is tied to the output of another inverter which has its input taken to V<sub>BOT</sub>.





Ground inputs of inverters not used in test.

Other pins not listed are left open.

**MC989 • MC889**

Available in TO-86 flat package, add "F" suffix.

Six individual circuits are contained in a package. Each provides the simple inversion function.

**SWITCHING TIME TEST CIRCUIT AND WAVEFORM**

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one inverter only.  
Other inverters are tested in the same manner.

	@Test Temperature	TEST VOLTAGE VALUES (Volts)					
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC989	-55°C	1.014	1.014	1.50	0.710	3.00	
	+25°C	0.844	0.815	1.50	0.565	3.00	
	+125°C	0.674	0.674	1.50	0.320	3.00	
MC889	0°C	0.909	0.909	1.50	0.574	3.00	
	+25°C	0.844	0.844	1.50	0.554	3.00	
	+100°C	0.710	0.710	1.50	0.370	3.00	

Characteristic	Symbol	Pin Under Test.	MC989 Test Limits						MC889 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max		
Input Current	I <sub>in</sub>	1 *	-	495	-	435	-	470	µAdc	-	504	-	450	-	450	µAdc	1	-	-	-	14	7
Output Current	I <sub>A5</sub>	6	2.47	-	2.54	-	2.35	-	mAdc	2.52	-	2.38	-	2.25	-	mAdc	-	6	-	1	14	7
Output Leakage Current	I <sub>CEx</sub>	6	-	100	-	218	-	235	µAdc	-	100	-	225	-	225	µAdc	6	-	-	1	-	7
Output Voltage	V <sub>out</sub>	6	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	1	-	-	14	7
Saturation Voltage	V <sub>CE(sat)</sub>	6	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	-	1	-	14	7
Switching Time	t	1+6- 1-6+	-	-	-	20	-	-	ns	-	-	-	20	-	-	ns	Pulse In	Pulse Out	-	-	14	7
						28	-	-	ns	-	-	-	28	-	-	ns	1	6	-	-	14	7

Ground inputs of inverters not used in test.


Other pins not listed are left open.

\* To simulate worse case conditions, the output of inverter under test is tied to the output of another inverter which has its input taken to V<sub>BOT</sub>.


**MC986 • MC886**

Available in TO-86 flat package, add "F" suffix.

Two 4-input gate expanders housed in a single package may be used independently or combined. Each of these expanders increases the input capability of a standard MRTL gate by four.



When an expander is added to a gate, subtract 0.4 load unit from the output of the gate for each expander circuit added.



V<sub>CC</sub> connection to pin 14 not shown.

TYPICAL RESISTANCE  
VALUE  
R<sub>1</sub> = 450 Ω

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one expander only.  
The other expander is tested in the same manner.

TEST VOLTAGE VALUES						
@Test Temperature	(Volts)					(Ohms)
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC986	1.014	1.014	1.50	0.710	3.00	680
	0.844	0.815	1.50	0.565	3.00	680
	0.674	0.674	1.50	0.320	3.00	680
MC886	0.909	0.909	1.50	0.574	3.00	680
	0.844	0.844	1.50	0.554	3.00	680
	0.710	0.710	1.50	0.370	3.00	680

Characteristic	Symbol	Pin Under Test	MC986 Test Limits						MC886 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:								
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	I <sub>in</sub>	2 3 5 6	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	2 3 5 6	-	3, 5, 6 2, 5, 6 2, 3, 6 2, 3, 5	-	14	1	7
Output Leakage Current	I <sub>CEx</sub>	1	-	100	-	218	-	235	μAdc	-	100	-	225	-	225	μAdc	1	-	-	2, 3, 5, 6	14	-	7
Output Voltage	V <sub>out</sub>	1 - - - -	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	- 2 3 5 6	-	-	-	14	1	3, 5, 6, 7 2, 5, 6, 7 2, 3, 6, 7 2, 3, 5, 7
Saturation Voltage	V <sub>CE(sat)</sub>	1 - - - -	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	- - - - -	-	2 3 5 6	-	14	1	3, 5, 6, 7 2, 5, 6, 7 2, 3, 6, 7 2, 3, 5, 7

Ground inputs of expander not under test.


Other pins not listed are left open.

\* Resistor Value to V<sub>CC</sub>.


**MC985 • MC885**

Available in TO-86 flat package, add "F" suffix.

Four 2-input expanders housed in a single package increase the input capability of MRTL gates.



When an expander is added to a gate, subtract 0.4 load unit from the output of the gate for each expander circuit added.



V<sub>CC</sub> connection to pin 14 not shown.

TYPICAL RESISTANCE  
VALUE  
R1 = 450 Ω

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one expander only.  
Other expanders are tested in the same manner.

TEST VOLTAGE VALUES						
@Test Temperature	(Volts)			(Ohms)		
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *
MC985	1.014	1.014	1.50	0.710	3.00	680
	0.844	0.815	1.50	0.565	3.00	680
	0.674	0.674	1.50	0.320	3.00	680
MC885	0.909	0.909	1.50	0.574	3.00	680
	0.844	0.844	1.50	0.554	3.00	680
	0.710	0.710	1.50	0.370	3.00	680

Characteristic	Symbol	Pin Under Test	MC985 Test Limits						MC885 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:								
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
Input Current	I <sub>in</sub>	1 2	- -	495 495	- -	435 435	- -	470 470	μAdc μAdc	- -	504 504	- -	450 450	- -	450 450	μAdc μAdc	1 2	- -	2 1	- -	14 14	3 3	7 7
Output Leakage Current	I <sub>CEX</sub>	3	-	100	-	218	-	235	μAdc	-	100	-	225	-	225	μAdc	3	-	-	1,2	14	-	7
Output Voltage	V <sub>out</sub>	3	-	710	-	300	-	320	mVdc mVdc	-	574	-	400	-	370	mVdc mVdc	-	1 2	-	-	14 14	3 3	2,7 1,7
Saturation Voltage	V <sub>CE(sat)</sub>	3 3	- -	200 200	- -	210 210	- -	280 280	mVdc mVdc	-	290	-	260	-	340	mVdc mVdc	-	-	1 2	-	14 14	3 3	2,7 1,7

Ground inputs of expanders not under test.


Other pins not listed are left open.

\* Resistor Value to V<sub>CC</sub>.

**MC9919 • MC9819**

Available in TO-86 flat package, add "F" suffix.


Six individual expanders are contained in a single package providing increased input capability for MRTL gates.



$t_{pd} = 12 \text{ ns}$   
 $P_D = 13 \text{ mW typ (Input High)}$   
 Negligible (Inputs Low)

NUMBER IN PARENTHESIS INDICATES  
 MRTL LOADING FACTOR.

When an expander is added to a gate, subtract 0.4 load from the output of the gate for each expander circuit added. The input loading factor of the expanded gate is 1.3. Pin 14 of the expander must be connected to V<sub>CC</sub>.



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one expander only.  
The other expanders are tested in the same manner.

@Test Temperature	TEST VOLTAGE VALUES						
	(Volts)			(Ohms)			
V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> <sup>*</sup>		
MC9919	-55°C	1.014	1.014	1.50	0.710	3.00	680
	+25°C	0.844	0.815	1.50	0.565	3.00	680
	+125°C	0.674	0.674	1.50	0.320	3.00	680
MC9819	0°C	0.909	0.909	1.50	0.574	3.00	680
	+25°C	0.844	0.844	1.50	0.554	3.00	680
	+100°C	0.710	0.710	1.50	0.370	3.00	680

Characteristic	Symbol	Pin Under Test	MC9919 Test Limits						MC9819 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> <sup>*</sup>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		1	-	-	-	14	6	
Input Current	I <sub>in</sub>	1	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	1	-	-	-	14	6	7
Output Leakage Current	I <sub>CEX</sub>	6	-	100	-	218	-	235	μAdc	-	100	-	225	-	225	μAdc	6	-	-	-	1	14	-
Output Voltage	V <sub>out</sub>	6	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	1	-	-	14	6	7
Saturation Voltage	V <sub>CE(sat)</sub>	6	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	-	-	1	-	14	6

Ground inputs of expanders not used in test. Other pins not listed are left open.

\* Resistor value to V<sub>CC</sub>.



**LOW-POWER**  
**mW MRTL**  
**INTEGRATED CIRCUITS**  
**MC908/MC808 SERIES**

# LOW POWER

# mW MRTL

## INTEGRATED CIRCUITS

Low-power mW MRTL circuits are designed for use where minimal system power consumption is desired. Typical gate speed is 27 ns, with typical power dissipation of 6.5 mW (input high), and 0.5 mW (inputs low) per logic node.

### INDEX

	Page No.
General Information	6-92
Summary of Devices Available in Metal Cans	6-94
Summary of Devices Available in Flat Packages	6-96
 <b>DEVICE SPECIFICATIONS</b>	
<b>GATES</b>	
MC911, MC811	4-Input Gates
MC928, MC828	5-Input Gates
MC910, MC810	Dual 2-Input Gates
MC918, MC818	Dual 3-Input Gates
MC919, MC819	Dual 4-Input Gates
MC993, MC893	Triple 3-Input Gates
MC917, MC817	Quad 2-Input Gates
 <b>BUFFERS</b>	
MC909, MC809	Buffers
MC981, MC881	Dual Buffers
MC998, MC898	Dual Buffers
 <b>FLIP-FLOPS</b>	
MC913, MC813	Type D Flip-Flops
MC920, MC820	J-K Flip-Flops
MC922, MC822	J-K Flip-Flops
MC982, MC882	J-K Flip-Flops
MC978, MC878	Dual Type D Flip-Flops
MC976, MC876	Dual J-K Flip-Flops
 <b>ADDERS</b>	
MC908, MC808	Half Adders
MC912, MC812	Half Adders
 <b>EXPANDERS</b>	
MC921, MC821	Expanders
MC9921, MC9821	Quad 2-Input Expanders

## NUMERICAL INDEX (Functions and Characteristics)

$V_{CC} = 3.0 \text{ V} \pm 10\%$  for MC908 Series,  $3.6 \text{ V} \pm 10\%$  for MC808 Series;  $T_A = 25^\circ\text{C}$

Function	Type ①		Case	Output Loading Factor Each Output	Propagation Delay $t_{pd}$ ns typ	Total Power Dissipation ② mW typ/pkg		Page No.
	0 to +75°C	-55 to +125°C				MC808 Series	MC908 Series	
Half Adder	MC808	MC908	72,96	4	60	19/12.5	14/8.5	6-141
2-Input Buffer	MC809	MC909	72,96	30	57	7.0/23	5.5/16	6-115
Dual 2-Input NOR Gate	MC810	MC910	72,96	4	27	10/2.5	8.0/1.0	6-104
Dual 4-Input OR/NOR Gate	MC811	MC911	72,96	4	60	8.0/5.5	6.0/3.5	6-100
Half Adder	MC812	MC912	72,96	4	66	15.5/10.5	11.5/5.5	6-143
Type D Flip-Flop	MC813	MC913	72,96	3	75	24/17.5 ③	17.5/13 ③	6-122
Quad 2-Input NOR Gate	MC817	MC917	83	4	27	20/5.0	16/2.5	6-113
Dual 3-Input NOR Gate	MC818	MC918	72,96A	4	27	12/2.5	9.5/1.0	6-107
Dual 4-Input NOR Gate	MC819	MC919	83	4	27	13/2.5	11/1.0	6-109
J-K Flip-Flop	MC820	MC920	72,96	2	50	20.5/14.5 ④	15.5/10 ④	6-126
Dual 2-Input Gate Expander	MC821	MC921	72,96	—	27	3.0/ —	3.0/ —	6-146
J-K Flip-Flop	MC822	MC922	72,96A	4	70	24/20 ④	17.5/13 ④	6-129
5-Input NOR Gate	MC828	MC928	72,96	4	27	7.5/1.0	6.5/0.5	6-102
Dual J-K Flip-Flop	MC876	MC976	83	2	50	41/29 ④	31/20 ④	6-138
Dual Type D Flip-Flop	MC878	MC978	83	3	60	48/35 ③	35/26 ③	6-135
Dual Buffer	MC881	MC981	96	30	57	14/46	11/32	6-118
J-K Flip-Flop	MC882	MC982	96	2	80	23/21 ④	15/13 ④	6-132
Triple 3-Input NOR Gate	MC893	MC993	83	4	27	18/3.5	14/2.0	6-111
Dual 2-Input Buffer	MC898	MC998	83	30	57	14/46	11/32	6-120
Quad 2-Input Expander	MC9821	MC9921	83	—	27	20/ —	20/ —	6-148

① G suffix denotes Metal Can, F suffix denotes Flat Package; i.e., MC818G = Metal Can, MC818F = Flat Package.


② Input High/Inputs Low unless otherwise noted.

③ Direct Set and Direct Clear Low, All Other Inputs High/All Inputs Low

④ Only Clock Input High/All Inputs Low

## GENERAL INFORMATION

## mW MRTL MC908/808 series



### MAXIMUM RATINGS

	Rating	Symbol	Value	Unit
Input Voltage		-	+4.0	Vdc
Power Supply Voltage (Pulsed $\leq 1.0$ s)		-	+12	Vdc
Operating Temperature Range MC908 Series MC808 Series	$T_A$		-55 to +125 0 to +75	°C
Storage Temperature Range	$T_{stg}$		-65 to +150	°C

### TEST CONDITION TOLERANCES

$V_{BOT} = \pm 10$  mV       $V_{CC} = \pm 10$  mV       $V_{in} = \pm 2$  mV       $V_{on} = \pm 2$  mV       $V_{off} = \pm 2$  mV



### DEFINITIONS

$I_{A2}, I_{A3}$	Minimum available output current from a device with an output loading of 2, 3, or 4.	$V_{CE(sat)}$	Maximum saturation voltage with $V_{BOT}$ applied into the input.
$I_{AB}$	Minimum available output current from a buffer. Output voltage not to fall below the value of $V_{on}$ .	$V_{in}$	Minimum high-level voltage applied to the input of a device.
$I_{AM}$	The maximum available current from the output of a Dual Gate.	$V_{LL}$	A supply voltage low enough to allow flow of leakage currents only.
$I_{CEX}$	Collector current of a circuit when $V_{in}$ is applied to the output pin and $V_{off}$ is applied to the input pins.	$V_{off}$	The maximum voltage which may be applied to an input terminal without turning the transistor on.
$0.8 I_{in}$	The current drawn from the $V_{in}$ supply by an inverter transistor for a fan-in of 1.	$V_{on}$	The minimum voltage which may be applied to an input terminal that will turn the transistor on.
$I_{in}$	Maximum input current drawn by one input of a gate with $V_{in}$ applied. All other gate inputs are returned to $V_{BOT}$ .	$V_{out}$	The maximum output voltage with $V_{on}$ applied to the input.
$1.8 I_{in}$	Current drawn from the $V_{in}$ supply by the Toggle pin of the Flip-Flop.	$V_R$	Value of external resistor connected to $V_{CC}$ for test purposes. $V_{RH}$ = highest node resistor value $V_{RL}$ = lowest node resistor value
$2 I_{in}$	Maximum input current drawn by one input of a device with 2 bases internally tied together.	Release Time	The time that the J or K input data must be held after the negative-going clock input transition in order to propagate correct data.
$I_L$	Isolation leakage current.	Set-Up Time	The time that the J or K input data must be present prior to the negative-going clock input transition in order to propagate correct data.
$V_{BOT}$	A high-value voltage applied to an input of a device to insure saturation of the driven transistor.		
$V_{CC}$	Supply voltage.		

### GENERAL RULES



- The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output.
- A gate output connected in parallel with another output reduces the drive capability by  $\frac{1}{2}$  load. (Paralleling gate circuits requires a  $V_{CC}$  connection to only one of the gates.)
- Any number of gates may be paralleled if the input loading is increased by  $\frac{1}{4}$  load.
- All unused inputs should be returned to ground.

## OUTLINE DIMENSIONS




Pin 4 connected to case.

TO-99




Pin 5 connected to case.

TO-100



Lead 1 identified by color dot or by shoulder on lead. All leads electrically isolated from package.

TO-91



Lead 1 identified by color dot or by elbow on lead. All leads electrically isolated from package.

TO-86

## LOADING DIAGRAMS

## mW MC908/808 series

### mW MRTL DEVICES AVAILABLE IN METAL CANS

The logic diagrams on these two pages describe the MC908/MC808 MRTL integrated circuits available in metal cans, and permit quick selection of those circuits required for the implementation of a system design. Pertinent information such as logic equations, truth tables, typical propagation delay time ( $t_{pd}$ ), typical package power dissipation ( $P_D$ ), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (when on the circuit input terminal) or load driving ability — fan-out — (when on the circuit output terminal).

The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output. Loading data are valid over the temperature range of -55 to +125°C with  $V_{CC} = 3.0\text{ V} \pm 10\%$  for the MC908 Series, and 0 to +75°C with  $V_{CC} = 3.6\text{ V} \pm 10\%$  for the MC808 Series. For the TO-99 metal can,  $V_{CC}$  is applied to pin 8, with ground connected to pin 4. For the TO-100 metal can,  $V_{CC}$  is applied to pin 10, with ground connected to pin 5.

### GATES

<b>MC910G • MC810G</b> Dual 2-Input Gate <p><math>7 = \overline{1 + 2}</math>  <math>t_{pd} = 27\text{ ns typical}</math></p> <table border="1" style="margin-top: 10px;"> <thead> <tr> <th colspan="2">Total Power Dissipation mW typ</th> </tr> <tr> <th></th> <th>MC910G MC810G</th> </tr> </thead> <tbody> <tr> <td>Input High</td> <td>8.0</td> <td>10</td> </tr> <tr> <td>Inputs Low</td> <td>1.0</td> <td>2.5</td> </tr> </tbody> </table>	Total Power Dissipation mW typ			MC910G MC810G	Input High	8.0	10	Inputs Low	1.0	2.5	<b>MC911G • MC811G</b> 4-Input Gate <p><math>6 = \overline{1 + 2 + 3 + 5}</math>  <math>7 = \overline{1 + 2 + 3 + 5}</math>  <math>t_{pd} = 60\text{ ns typical}</math></p> <table border="1" style="margin-top: 10px;"> <thead> <tr> <th colspan="2">Total Power Dissipation mW typ</th> </tr> <tr> <th></th> <th>MC911G MC811G</th> </tr> </thead> <tbody> <tr> <td>Input High</td> <td>6.0</td> <td>8.0</td> </tr> <tr> <td>Inputs Low</td> <td>3.5</td> <td>5.5</td> </tr> </tbody> </table>	Total Power Dissipation mW typ			MC911G MC811G	Input High	6.0	8.0	Inputs Low	3.5	5.5	<b>MC909G • MC809G</b> Buffer <p><math>6 = \overline{2 + 3}</math>  <math>t_{pd} = 57\text{ ns typical}</math></p> <table border="1" style="margin-top: 10px;"> <thead> <tr> <th colspan="2">Total Power Dissipation mW typ</th> </tr> <tr> <th></th> <th>MC909G MC809G</th> </tr> </thead> <tbody> <tr> <td>Input High</td> <td>5.5</td> <td>7.0</td> </tr> <tr> <td>Inputs Low</td> <td>16</td> <td>23</td> </tr> </tbody> </table>	Total Power Dissipation mW typ			MC909G MC809G	Input High	5.5	7.0	Inputs Low	16	23
Total Power Dissipation mW typ																																
	MC910G MC810G																															
Input High	8.0	10																														
Inputs Low	1.0	2.5																														
Total Power Dissipation mW typ																																
	MC911G MC811G																															
Input High	6.0	8.0																														
Inputs Low	3.5	5.5																														
Total Power Dissipation mW typ																																
	MC909G MC809G																															
Input High	5.5	7.0																														
Inputs Low	16	23																														
<b>MC918G • MC818G</b> Dual 3-Input Gate <p><math>4 = \overline{1 + 2 + 3}</math>  <math>t_{pd} = 27\text{ ns typical}</math></p> <table border="1" style="margin-top: 10px;"> <thead> <tr> <th colspan="2">Total Power Dissipation mW typ</th> </tr> <tr> <th></th> <th>MC918G MC818G</th> </tr> </thead> <tbody> <tr> <td>Input High</td> <td>9.5</td> <td>12</td> </tr> <tr> <td>Inputs Low</td> <td>1.0</td> <td>2.5</td> </tr> </tbody> </table>	Total Power Dissipation mW typ			MC918G MC818G	Input High	9.5	12	Inputs Low	1.0	2.5	<b>MC928G • MC828G</b> 5-Input Gate <p><math>7 = \overline{1 + 2 + 3 + 5 + 6}</math>  <math>t_{pd} = 27\text{ ns typical}</math></p> <table border="1" style="margin-top: 10px;"> <thead> <tr> <th colspan="2">Total Power Dissipation mW typ</th> </tr> <tr> <th></th> <th>MC928G MC828G</th> </tr> </thead> <tbody> <tr> <td>Input High</td> <td>6.5</td> <td>7.5</td> </tr> <tr> <td>Inputs Low</td> <td>0.5</td> <td>1.0</td> </tr> </tbody> </table>	Total Power Dissipation mW typ			MC928G MC828G	Input High	6.5	7.5	Inputs Low	0.5	1.0	<b>MC981G • MC881G</b> Dual Buffer <p><math>7 = \overline{1 + 2}</math>  <math>t_{pd} = 57\text{ ns typical}</math></p> <table border="1" style="margin-top: 10px;"> <thead> <tr> <th colspan="2">Total Power Dissipation mW typ</th> </tr> <tr> <th></th> <th>MC981G MC881G</th> </tr> </thead> <tbody> <tr> <td>Input High</td> <td>11</td> <td>14</td> </tr> <tr> <td>Inputs Low</td> <td>32</td> <td>46</td> </tr> </tbody> </table>	Total Power Dissipation mW typ			MC981G MC881G	Input High	11	14	Inputs Low	32	46
Total Power Dissipation mW typ																																
	MC918G MC818G																															
Input High	9.5	12																														
Inputs Low	1.0	2.5																														
Total Power Dissipation mW typ																																
	MC928G MC828G																															
Input High	6.5	7.5																														
Inputs Low	0.5	1.0																														
Total Power Dissipation mW typ																																
	MC981G MC881G																															
Input High	11	14																														
Inputs Low	32	46																														

## FLIP-FLOPS

MC913G • MC813G Type D Flip-Flop		MC920G • MC820G J-K Flip Flop	MC922G • MC822G J-K Flip-Flop
<p><math>t_{pd} = 75 \text{ ns typical}</math></p>		<p><math>t_{pd} = 50 \text{ ns typical}</math></p>	<p><math>t_{pd} = 70 \text{ ns typical}</math></p>
Total Power Dissipation mW typ	MC913G MC813G	Total Power Dissipation mW typ	MC922G MC822G
Direct Set and Direct Clear Inputs	17.5	Only Clock Input High	17.5
Low, All other Inputs High	24	Inputs Low	24
Inputs Low	13	Inputs Low	13

DIRECT INPUT OPERATION ①		CLOCKED INPUT OPERATION ③	
S <sub>D</sub>	C <sub>D</sub>	Q	$\bar{Q}$
0	0	(2)	(2)
1	0	1	0
0	1	0	1
1	1	0	0

t <sub>n</sub>		t <sub>n+1</sub>	
S	Q	$\bar{Q}$	
1	1	0	
0	0	1	

1. Clock (T input) must be high.  
 2. The output state will not change when the input state goes from  $S_D = C_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .  
 3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.  
 0 = low state  
 1 = high state  
 $t_n$  = time period prior to negative transition of pulse  
 $t_{n+1}$  = time period subsequent to negative transition of clock pulse  
 $Q_n$  = state of Q output in time period  $t_n$

Total Power Dissipation mW typ	
MC920G	MC820G
Only Clock Input High	15.5
Inputs Low	20.5

Total Power Dissipation mW typ	
MC922G	MC822G
Only Clock Input High	17.5
Inputs Low	20

MC982G • MC882G J-K Flip-Flop																									
<p><math>t_{pd} = 80 \text{ ns typical}</math></p>																									
<table border="1"> <thead> <tr> <th colspan="2">DIRECT INPUT OPERATION ① MC922 and MC822 only</th> <th colspan="2">CLOCKED INPUT OPERATION ③ all types</th> </tr> <tr> <th>S<sub>D</sub></th> <th>C<sub>D</sub></th> <th>t<sub>n</sub></th> <th>t<sub>n+1</sub></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>(2)</td> <td>(2)</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> </tbody> </table>		DIRECT INPUT OPERATION ① MC922 and MC822 only		CLOCKED INPUT OPERATION ③ all types		S <sub>D</sub>	C <sub>D</sub>	t <sub>n</sub>	t <sub>n+1</sub>	0	0	(2)	(2)	1	0	1	0	0	1	0	1	1	1	0	0
DIRECT INPUT OPERATION ① MC922 and MC822 only		CLOCKED INPUT OPERATION ③ all types																							
S <sub>D</sub>	C <sub>D</sub>	t <sub>n</sub>	t <sub>n+1</sub>																						
0	0	(2)	(2)																						
1	0	1	0																						
0	1	0	1																						
1	1	0	0																						
<table border="1"> <thead> <tr> <th colspan="2">t<sub>n</sub></th> <th colspan="2">t<sub>n+1</sub></th> </tr> <tr> <th>S</th> <th>C</th> <th>Q</th> <th><math>\bar{Q}</math></th> </tr> </thead> <tbody> <tr> <td>1</td> <td>1</td> <td><math>Q_n</math></td> <td><math>\bar{Q}_n</math></td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> <td><math>\bar{Q}_n</math></td> <td><math>Q_n</math></td> </tr> </tbody> </table>		t <sub>n</sub>		t <sub>n+1</sub>		S	C	Q	$\bar{Q}$	1	1	$Q_n$	$\bar{Q}_n$	1	0	1	0	0	1	0	1	0	0	$\bar{Q}_n$	$Q_n$
t <sub>n</sub>		t <sub>n+1</sub>																							
S	C	Q	$\bar{Q}$																						
1	1	$Q_n$	$\bar{Q}_n$																						
1	0	1	0																						
0	1	0	1																						
0	0	$\bar{Q}_n$	$Q_n$																						
<p>1. Clock (T) to remain unchanged.          2. The output state will not change when the input state goes from <math>S_D = C_D</math> to <math>S_D = C_D = 0</math>. The output state cannot be predetermined in the case where the input goes from <math>S_D = C_D = 1</math> to <math>S_D = C_D = 0</math>.          3. Direct inputs (<math>C_D</math> and <math>S_D</math>) must be low.          0 = low state          1 = high state  <math>t_n</math> = time period prior to negative transition of pulse  <math>t_{n+1}</math> = time period subsequent to negative transition of clock pulse  <math>Q_n</math> = state of Q output in time period <math>t_n</math></p>																									
<table border="1"> <thead> <tr> <th colspan="2">Total Power Dissipation mW typ</th> </tr> <tr> <th>MC982G</th> <th>MC882G</th> </tr> </thead> <tbody> <tr> <td>Only Clock Input High</td> <td>15</td> </tr> <tr> <td>Inputs Low</td> <td>23</td> </tr> </tbody> </table>		Total Power Dissipation mW typ		MC982G	MC882G	Only Clock Input High	15	Inputs Low	23																
Total Power Dissipation mW typ																									
MC982G	MC882G																								
Only Clock Input High	15																								
Inputs Low	23																								

## HALF ADDERS

MC908G • MC808G Half Adder		MC912G • MC812G Half Adder																
<p><math>6 = (\overline{3 + 5})</math>  <math>7 = (1 + 2)(\overline{3 + 5})</math>  <math>t_{pd} = 60 \text{ ns typical}</math></p>		<p><math>7 = (1 + 2)(3 + 5)</math>  <math>6 = \overline{1 + 2 + 3 + 5}</math>  <math>t_{pd} = 66 \text{ ns typical}</math></p>																
<table border="1"> <thead> <tr> <th colspan="2">Total Power Dissipation mW typ</th> </tr> <tr> <th>MC908G</th> <th>MC808G</th> </tr> </thead> <tbody> <tr> <td>Input High</td> <td>14</td> </tr> <tr> <td>Inputs Low</td> <td>8.5</td> </tr> </tbody> </table>		Total Power Dissipation mW typ		MC908G	MC808G	Input High	14	Inputs Low	8.5	<table border="1"> <thead> <tr> <th colspan="2">Total Power Dissipation mW typ</th> </tr> <tr> <th>MC912G</th> <th>MC812G</th> </tr> </thead> <tbody> <tr> <td>Input High</td> <td>11.5</td> </tr> <tr> <td>Inputs Low</td> <td>5.5</td> </tr> </tbody> </table>	Total Power Dissipation mW typ		MC912G	MC812G	Input High	11.5	Inputs Low	5.5
Total Power Dissipation mW typ																		
MC908G	MC808G																	
Input High	14																	
Inputs Low	8.5																	
Total Power Dissipation mW typ																		
MC912G	MC812G																	
Input High	11.5																	
Inputs Low	5.5																	

## EXPANDER

MC921G • MC821G Dual 2-Input Expander									
<p><math>t_{pd} = 27 \text{ ns typical}</math></p>									
<table border="1"> <thead> <tr> <th colspan="2">Total Power Dissipation mW typ</th> </tr> <tr> <th>MC921G</th> <th>MC821G</th> </tr> </thead> <tbody> <tr> <td>Input High</td> <td>3.0</td> </tr> <tr> <td>Inputs Low</td> <td>--</td> </tr> </tbody> </table>		Total Power Dissipation mW typ		MC921G	MC821G	Input High	3.0	Inputs Low	--
Total Power Dissipation mW typ									
MC921G	MC821G								
Input High	3.0								
Inputs Low	--								

## LOADING DIAGRAMS

## mW MC908/808 series


### mW MRTL DEVICES AVAILABLE IN FLAT PACKAGES

The logic diagrams on these three pages describe the MC908/MC808 MRTL integrated circuits available in flat packages, and permit quick selection of those circuits required for the implementation of a system design. Pertinent information such as logic equations, truth tables, typical propagation delay time ( $t_{pd}$ ), typical package power dissipation ( $P_d$ ), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (when on the circuit input terminal) or load driving ability – fan-out – (when on the circuit output terminal).

The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output. Loading data are valid over the temperature range of  $-55$  to  $+125^\circ\text{C}$  with  $V_{CC} = 3.0 \text{ V} \pm 10\%$  for the MC908 Series, and  $0$  to  $+75^\circ\text{C}$  with  $V_{CC} = 3.6 \text{ V} \pm 10\%$  for the MC808 Series. For the TO-91 flat package,  $V_{CC}$  is applied to pin 10, with ground connected to pin 5. For the TO-86 flat package,  $V_{CC}$  is applied to pin 14, with ground connected to pin 7.


## GATES

### MC910F • MC810F Dual 2-Input Gate




Total Power Dissipation mW typ	
	MC910F MC810F
Input High	8.0 10
Inputs Low	1.0 2.5

### MC911F • MC811F 4-Input Gate




Total Power Dissipation mW typ	
	MC911F MC811F
Input High	6.0 8.0
Inputs Low	3.5 5.5

### MC917F • MC817F Quad 2-Input Gate




Total Power Dissipation mW typ	
	MC917F MC817F
Input High	16 20
Inputs Low	2.5 5.0

### MC918F • MC818F Dual 3-Input Gate




Total Power Dissipation mW typ	
	MC918F MC818F
Input High	9.5 12
Inputs Low	1.0 2.5

### MC919F • MC819F Dual 4-Input Gate




Total Power Dissipation mW typ	
	MC919F MC819F
Input High	11 1.3
Inputs Low	1.0 2.5

### MC928F • MC828F 5-Input Gate



Total Power Dissipation mW typ	
	MC928F MC828F
Input High	6.5 7.5
Inputs Low	0.5 1.0


### MC993F • MC893F Triple 3-Input Gate



Total Power Dissipation mW typ	
	MC993F MC893F
Input High	14 18
Inputs Low	2.0 3.5


## BUFFERS

### MC909F • MC809F Buffer



Total Power Dissipation mW typ	
	MC909F MC809F
Input High	5.5 7.0
Inputs Low	16 23


### MC998F • MC898F Dual 2-Input Buffer



Total Power Dissipation mW typ	
	MC998F MC898F
Input High	11 14
Inputs Low	32 46

## FLIP-FLOPS

**MC913F • MC813F**  
Type D Flip-Flop



$t_{pd} = 75 \text{ ns typical}$

Total Power Dissipation mW typ		
	MC913F	MC813F
Direct Set and Direct Clear Inputs Low, All other Inputs High	17.5	24
Inputs Low	13	17.5


DIRECT INPUT OPERATION ①			
$S_D$	$C_D$	$Q$	$\bar{Q}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT OPERATION ③			
$t_n$	$t_{n+1}$	$S$	$Q$
1	1	0	0
0	0	1	1


1. Clock (T input) must be high.
2. The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.  
0 = low state.  
1 = high state  
 $t_n$  = time period prior to negative transition of pulse  
 $t_{n+1}$  = time period subsequent to negative transition of clock pulse

**MC978F • MC878F**  
Dual Type D Flip-Flop



$t_{pd} = 60 \text{ ns typical}$

**MC920F • MC820F**  
J-K Flip-Flop



$t_{pd} = 50 \text{ ns typical}$


Total Power Dissipation mW typ		
	MC920F	MC820F
Only Clock Input High	15.5	20.5
Inputs Low	10	14.5

**J-K FLIP-FLOP TRUTH TABLES**

DIRECT INPUT OPERATION ①			
MC920 and MC820 only			
$S_D$	$C_D$	$Q$	$\bar{Q}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.  
0 = low state.  
1 = high state  
 $t_n$  = time period prior to negative transition of pulse  
 $t_{n+1}$  = time period subsequent to negative transition of clock pulse  
 $Q_n$  = state of Q output in time period  $t_n$


**MC922F • MC822F**  
J-K Flip-Flop



$t_{pd} = 70 \text{ ns typical}$

Total Power Dissipation mW typ		
	MC922F	MC822F
Only Clock Input High	17.5	24
Inputs Low	13	20

**MC976F • MC876F**  
Dual J-K Flip-Flop




$t_{pd} = 50 \text{ ns typical}$

Total Power Dissipation mW typ		
	MC976F	MC876F
Only Clock Input High	31	41
Inputs Low	20	29

## EXPANDERS


**MC921F • MC821F**  
Dual 2-Input Expander



$t_{pd} = 27 \text{ ns typical}$

Total Power Dissipation mW typ		
	MC921F	MC821F
Input High	3.0	3.0
Inputs Low	--	--

**MC9921F • MC9821F**  
Quad 2-Input Expander




$$3 = \overline{1 + 2}$$

$t_{pd} = 27 \text{ ns typical}$

Total Power Dissipation mW typ		
	MC9921F	MC9821F
Input High	20	20
Inputs Low	--	--

## HALF ADDERS

**MC908F • MC808F**  
Half Adder




$$9 = (1 + 2)(\bar{4} + \bar{6})$$

$$7 = (\bar{4} + \bar{6})$$

$t_{pd} = 60$  ns typical

**MC912F • MC812F**  
Half Adder



$$7 = \bar{1} \cdot \bar{2} + \bar{4} \cdot \bar{6}$$

$$9 = (1 + 2)(4 + 6)$$

$t_{pd} = 66$  ns typical


	Total Power Dissipation mW typ	
	MC908F	MC808F
Input High	14	19
Inputs Low	8.5	12.5

	Total Power Dissipation mW typ	
	MC912F	MC812F
Input High	11.5	15.5
Inputs Low	5.5	10.5




**MC911 • MC811**



Available in TO-99 Metal Can, Add G Suffix.  
 Available in TO-91 Flat Package, Add F Suffix.



Provides the positive logic NOR function and its complement through an inverter. Individual gate elements may be paralleled or used with other logic elements for increasing the number of inputs (subject to loading rules).



PIN CONNECTIONS								
Schematic	a	b	c	d	e	f	g	h
G Package (TO-99)	1	2	3	4	5	6	7	8
F Package (TO-91)	1	2	4	5	6	7	9	10

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**


## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	MC911 Test Limits						MC811 Test Limits						TEST VOLTAGE VALUES (Volts)								
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{CC}$	$V_{LL}$	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Gnd				
Input Current	$I_{in}$	a b c e	-	125	-	130	-	110	$\mu$ Adc	-	150	-	140	-	140	$\mu$ Adc	a b c e	-	b, c, e a, c, e a, b, e a, b, c	-	h	-	d ↓
Output Current	$I_{A3}$ $I_{A4}$ $I_{AM}$	f g g	350 475 -	-	364 494 730	-	308 418 815	-	$\mu$ Adc	420 570	-	430 570	-	395 535	-	$\mu$ Adc $\mu$ Adc	f g g	- - -	a, b, c, e f f	h ↓	-	d a, b, c, d, e a, b, c, d, e	
Output Voltage	$V_{out}$	f f f f g	-	620	-	300	-	230	mVdc	-	400	-	350	-	300	mVdc	- a b c e f	- - - - - -	- - - - - -	h ↓	-	b, c, d, e a, c, d, e a, b, d, e a, b, c, d a, b, c, d, e	
Saturation Voltage	$V_{CE(sat)}$	f f f f g	-	220	-	220	-	220	mVdc	-	250	-	250	-	250	mVdc	a b c e f	- - - - -	- - - - -	h ↓	-	b, c, d, e a, c, d, e a, b, d, e a, b, c, d a, b, c, d, e	
Isolation Leakage Current	$I_L$	h	-	100	-	100	-	100	$\mu$ Adc	-	100	-	100	-	100	$\mu$ Adc	-	-	-	-	-	h a, b, c, d, e	
Switching Time	t	a+g+ a-g-	-	-	-	90	-	-	ns	-	-	-	-	90	-	Pulse In	Pulse Out	-	-	-	h h	- -	b, c, d, e b, c, d, e


Pins not listed are left open.

**MC928 • MC828**



Available in TO-99 Metal Can, Add G Suffix.  
 Available in TO-91 Flat Package, Add F Suffix.



Provides the positive logic NOR function. Individual gate elements may be paralleled or used with other logic elements for increasing the number of inputs (subject to loading rules).



PIN CONNECTIONS							
Schematic	a	b	c	d	e	f	g
G Package (TO-99)	1	2	3	4	5	6	7
F Package (TO-91)	1	2	4	5	6	7	9
							8
							10

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

**MC928, MC828 (continued)**

TEST VOLTAGE VALUES (Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>
	0.970	0.935	1.80	0.650	3.00
	0.805	0.750	1.80	0.450	3.00
	0.590	0.555	1.80	0.260	3.00
	0.880	0.850	1.80	0.500	3.60
	0.830	0.800	1.80	0.460	3.60
	0.740	0.710	1.80	0.400	3.60

@Test Temperature  
 MC928 { -55°C  
 +25°C  
 +125°C  
 MC828 { 0°C  
 +25°C  
 +75°C


**ELECTRICAL CHARACTERISTICS**

Characteristic	Symbol	Pin Under Test	MC928 Test Limits								MC828 Test Limits								TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	Gnd		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		a	b	c	e	f			
Input Current	I <sub>in</sub>	a b c e f	-	125	-	130	-	110	μAdc	-	150	-	140	-	140	μAdc	a	-	b, c, e, f	-	h	d		
Output Current	I <sub>A4</sub>	g	475	-	494	-	418	-	μAdc	570	-	570	-	535	-	μAdc	g	-	-	a, b, c, e, f	h	d		
Output Voltage	V <sub>out</sub>	g g g g g g	-	620	-	300	-	230	mVdc	-	400	-	350	-	300	mVdc	-	a	-	-	h	b, c, d, e, f a, c, d, e, f a, b, d, e, f a, b, c, d, f a, b, c, d, e		
Saturation Voltage	V <sub>CE(sat)</sub>	g g g g g	-	220	-	220	-	220	mVdc	-	250	-	250	-	250	mVdc	a	-	-	-	h	b, c, d, e, f a, c, d, e, f a, b, d, e, f a, b, c, d, f a, b, c, d, e		
Isolation Leakage Current	I <sub>L</sub>	h	-	100	-	100	-	100	μAdc	-	100	-	100	-	100	μAdc	-	-	-	-	h	a, b, c, d, e, f		
Switching time	t	a+g- a-g+	-	-	-	50	-	-	ns	-	-	-	50	-	-	ns	Pulse In	Pulse Out	-	-	h	b, c, d, e, f b, c, d, e, f		


Pins not listed are left open.

**MC910 • MC810**



Available in TO-99 Metal Can, Add G Suffix.  
 Available in TO-91 Flat Package, Add F Suffix.



Two 2-input positive logic NOR gates in a single package may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.



PIN CONNECTIONS								
Schematic	a	b	c	d	e	f	g	h
G Package (TO-99)	1	2	3	4	5	6	7	8
F Package (TO-91)	1	2	4	5	6	7	9	10

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

@Test Temperature	TEST VOLTAGE VALUES (Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC910	-55°C	0.970	0.935	1.80	0.650	3.00
	+25°C	0.805	0.750	1.80	0.450	3.00
	+125°C	0.590	0.555	1.80	0.260	3.00
	0°C	0.880	0.850	1.80	0.500	3.60
MC810	0°C	0.830	0.800	1.80	0.460	3.60
	+25°C	0.740	0.710	1.80	0.400	3.60
	+75°C					

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one gate only.





The other gates are tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC910						MC810						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		a	b	c	d	e	
Input Current	I <sub>in</sub>	a b	- -	125 125	- -	130 130	- -	110 110	μAdc	- -	150 150	- -	140 140	- -	140 140	μAdc	a b	- -	b a	- -	h h	d d
Output Current	I <sub>A4</sub> I <sub>AM</sub>	g g	475 - 730	- -	494 815	- -	418 830	- -	μAdc	570 -	- -	570 -	- -	535 -	- -	μAdc	g g	- -	c c	a,b a,b	h h	d d
Output Voltage	V <sub>out</sub>	g g	- -	620 620	- -	300 300	- -	230 230	mVdc	- -	400 400	- -	350 350	- -	300 300	mVdc	- -	a b	- -	- -	h h	b,d a,d
Saturation Voltage	V <sub>CE(sat)</sub>	g g	- -	220 220	- -	220 220	- -	220 220	mVdc	- -	250 250	- -	250 250	- -	250 250	mVdc	a b	- -	- -	- -	h h	b,d a,d
Isolation Leakage Current	I <sub>L</sub>	h	-	100	-	100	-	100	μAdc	-	100	-	100	-	100	μAdc	-	-	-	-	h	a,b,d
Switching Time	t	a+g- a-g+	- -	- -	- -	50 40	- -	- -	ns	- -	- -	- -	50 40	- -	- -	ns	Pulse In a a	Pulse Out g g	- -	- -	h h	d d

Ground input pins of gate not under test. Other pins not listed are left open.


## MC910, MC810 (continued)

### SWITCHING CHARACTERISTICS




**MC918 • MC818**



Available in TO-100 Metal Can, Add G Suffix.  
 Available in TO-91 Flat Package, Add F Suffix.



Two 3-input positive logic NOR gates in a single package may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.



PIN CONNECTIONS	a	b	c	d	e	f	g	h	i	j
Schematic										
G Package (TO-100)	1	2	3	4	5	6	7	8	9	10
F Package (TO-91)	1	2	3	9	5	4	6	7	8	10

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

## ELECTRICAL CHARACTERISTICS

Test procedures shown are for one gate only.  
Other gates are tested in the same manner.


		@Test Temperature										TEST VOLTAGE VALUES (Volts)						
		MC918					MC818					V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
		-55°C		+25°C		+125°C		0°C		+25°C		+75°C		0.970	0.935	1.80	0.650	3.00
														0.805	0.750	1.80	0.450	3.00
														0.590	0.555	1.80	0.260	3.00
														0.880	0.850	1.80	0.500	3.60
														0.830	0.800	1.80	0.460	3.60
														0.740	0.710	1.80	0.400	3.60

Ground input pins of gates not under test. Other pins not listed are left open.

Characteristic	Symbol	Pin Under Test	MC918 Test Limits						MC818 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	Gnd
Input Current	I <sub>in</sub>	a b c	- - -	125 - ↓	- - -	130 - ↓	- - -	110 - ↓	μAdc ↓	- - -	150 - ↓	- - -	140 - ↓	- - -	140 - ↓	μAdc ↓	a b c	- - -	b, c a, c a, b	- - -	j ↓	e ↓
Output Current	I <sub>A4</sub> I <sub>AM</sub>	d d	475 - 730	- - -	494 815	- -	418 830	- μAdc μAdc	570 - -	- - -	570 - -	- - -	535 - -	- - -	μAdc -	d d	- - g	a, b, c a, b, c	j j	e e		
Output Voltage	V <sub>out</sub>	d d d	- - -	620 - ↓	- - -	300 - ↓	- - -	230 - ↓	mVdc ↓	- - -	400 - ↓	- - -	350 - ↓	- - -	300 - ↓	mVdc ↓	- - c	- - -	- - -	- - -	j ↓	b, c, e a, c, e a, b, e
Saturation Voltage	V <sub>CE(sat)</sub>	d d d	- - -	220 - ↓	- - -	220 - ↓	- - -	220 - ↓	mVdc ↓	- - -	250 - ↓	- - -	250 - ↓	- - -	250 - ↓	mVdc ↓	a b c	- - -	- - -	- - -	j ↓	b, c, e a, c, e a, b, e
Isolation Leakage Current	I <sub>L</sub>	j	-	100	-	100	-	100	μAdc	-	100	-	100	-	100	μAdc	-	-	-	-	j	a, b, c, e
Switching Time	t	b+d- b-d+	- - -	- - -	- 50	- - -	- - -	ns ns	- - -	- - -	- 50	- - -	- 40	- - -	ns ns	Pulse In Pulse Out	- b b	d d	- - -	- - -	j j	a, c, e a, c, e




**MC919 • MC819**

Available in TO-86 Flat Package, Add F Suffix.



Typical Resistance Values  
 $R_1 = 1.5 \text{ k}$   
 $R_2 = 3.6 \text{ k}$

Two 4-input positive logic NOR gates in a single package may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

MC919, MC819 (continued)

@Test Temperature	TEST VOLTAGE VALUES (Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC919	-55°C	0.970	0.935	1.80	0.650	3.00
	+25°C	0.805	0.750	1.80	0.450	3.00
	+125°C	0.590	0.555	1.80	0.260	3.00
	0°C	0.880	0.850	1.80	0.500	3.60
MC819	+25°C	0.830	0.880	1.80	0.460	3.60
	+75°C	0.740	0.710	1.80	0.400	3.60

## ELECTRICAL CHARACTERISTICS


Test procedures shown are for one gate only.  
Other gates are tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC919 Test Limits						MC819 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:								
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	Gnd	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	I <sub>in</sub>	2 3 5 6	-	125	-	130	-	110	μAdc	-	150	-	140	-	140	μAdc	2 3 5 6	-	3, 5, 6 2, 5, 6 2, 3, 6 2, 3, 5	-	14	7	
Output Current	I <sub>A4</sub> I <sub>AM</sub>	1 1	475 -	-	494 815	-	418 830	-	μAdc μAdc	570	-	570	-	535	-	μAdc	1 1	-	8 8	2, 3, 5, 6 2, 3, 5, 6	14	7	
Output Voltage	V <sub>out</sub>	1 1 1 1	-	620	-	300	-	230	mVdc	-	400	-	350	-	300	mVdc	- - - -	2 3 5 6	-	-	14	3, 5, 6, 7 2, 5, 6, 7 2, 3, 6, 7 2, 3, 5, 7	
Saturation Voltage	V <sub>CE(sat)</sub>	1 1 1 1	-	220	-	220	-	220	mVdc	-	250	-	250	-	250	mVdc	2 3 5 6	-	-	-	-	14	3, 5, 6, 7 2, 5, 6, 7 2, 3, 6, 7 2, 3, 5, 7
Isolation Leakage Current	I <sub>L</sub>	14	-	100	-	100	-	100	μAdc	-	100	-	100	-	100	μAdc	-	-	-	-	-	14	2, 3, 5, 6, 7
Switching Time	t	2+1- 2-1+	-	-	-	50	-	-	ns ns	-	-	-	50	-	-	ns ns	2 2	1 1	-	-	-	14	5, 6, 7 5, 6, 7




Ground input pins of gates not under test. Other pins not listed are left open.

**MC993 • MC893**

Available in TO-86 Flat Package, Add F Suffix.



Three 3-input positive logic NOR gates in a single package may be used independently, paralleled for increased number of inputs (subject to loading rules), or cross-coupled to form bistable elements.

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

@Test Temperature	TEST VOLTAGE VALUES (Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC993	-55°C	0.970	0.935	1.80	0.650	3.00
	+25°C	0.805	0.750	1.80	0.450	3.00
	+125°C	0.590	0.555	1.80	0.260	3.00
MC893	0°C	0.880	0.850	1.80	0.500	3.60
	+25°C	0.830	0.800	1.80	0.460	3.60
	+75°C	0.740	0.710	1.80	0.400	3.60

**ELECTRICAL CHARACTERISTICS**


Test procedures shown are for one gate only.  
Other gates are tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC993 Test Limits						MC893 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:								
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	Gnd	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	I <sub>in</sub>	1 2 13	-	125	-	130	-	110	μAdc	-	150	-	140	-	140	μAdc	1 2 13	-	2, 13	-	14	7	
Output Current	I <sub>A4</sub> I <sub>AM</sub>	12	475	-	494	-	418	-	μAdc	570	-	570	-	535	-	μAdc	12	-	3, 9	1, 2, 13	14	7	
Output Voltage	V <sub>out</sub>	12 12 12	-	620	-	300	-	230	mVdc	-	400	-	350	-	300	mVdc	-	13	-	-	14	1, 2, 7 2, 7, 13 1, 7, 13	
Saturation Voltage	V <sub>CE(sat)</sub>	12 12 12	-	220	-	220	-	220	mVdc	-	250	-	250	-	250	mVdc	13 1 2	-	-	-	-	14 1, 2, 7 2, 7, 13 1, 7, 13	
Isolation Leakage Current	I <sub>L</sub>	14	-	100	-	100	-	100	μAdc	-	100	-	100	-	100	μAdc	-	-	-	-	14	1, 2, 7, 13	
Switching Time	t	1+12- 1-12+	-	-	-	50	-	-	ns	-	-	-	50	-	-	ns	1 1	Pulse In Pulse Out	-	-	-	14 14	2, 7, 13 2, 7, 13




Ground input pins of gates not under test. Other pins not listed are left open.

**MC917 • MC817**

Available in TO-86 Flat Package, Add F Suffix.



This gate element consists of four 2-input positive logic NOR gate circuits in a single package. Each may be used independently or connected together to form non-inverting gates or flip-flops.

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

**MC917, MC817 (continued)**

**ELECTRICAL CHARACTERISTICS**


Test procedures shown are for one gate only.  
Other gates are tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC917						MC817						TEST VOLTAGE VALUES (Volts)							
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		1	2	-	2	1	
Input Current	I <sub>in</sub>	1 2	- 125	125 - 125	- 130	130 -	- 110	110 μAdc	μAdc	- -	150 150	- -	140 140	- -	140 140	μAdc μAdc	1 2	- -	2 1	- -	14 14	7 7
Output Current	I <sub>A4</sub> I <sub>AM</sub>	3 3	475 - 730	- 494 -	494 815	- -	418 830	μAdc μAdc	570 -	570 -	- -	535 -	- -	- -	μAdc	3 3	- -	4, 9, 12 4, 9, 12	1, 2 1, 2	14 14	7 7	
Output Voltage	V <sub>out</sub>	3 3	- 620	620 -	- 300	300 -	- 230	mVdc mVdc	- -	400 400	- -	350 350	- -	300 300	mVdc mVdc	- -	1 2	- -	- -	14 14	2, 7 1, 7	
Saturation Voltage	V <sub>CE(sat)</sub>	3 3	- 220	220 -	- 220	220 -	- 220	mVdc mVdc	- -	250 250	- -	250 250	- -	250 250	mVdc mVdc	1 2	- -	- -	- -	14 14	2, 7 1, 7	
Isolation Leakage Current	I <sub>L</sub>	14	-	100	-	100	-	100 μAdc	-	100	-	100	-	100 μAdc	-	-	-	-	-	14	1, 2, 7	
Switching Time	t	1+3- 1-3+	-	-	-	50	-	- ns	-	-	-	50	-	- ns	Pulse In Pulse Out	1 1	3 3	-	-	14 14	2, 7 2, 7	

Ground input pins of gates not under test. Other pins not listed are left open.


## MC909 • MC809

Available in TO-99 Metal Can, Add G Suffix.  
Available in TO-91 Flat Package, Add F Suffix.





Typical Resistance Values  
 $R_1 = 1.5\text{ k}$   
 $R_2 = 3.6\text{ k}$   
 $R_3 = 100$

This buffer is designed to drive a greater number of loads than the basic Resistor Transistor Logic circuit. Returning an input resistor to VCC allows for capacitive coupling in multivibrator and differentiator applications.



PIN CONNECTIONS								
Schematic	a	b	c	d	e	f	g	h
G Package (TO-99)	1	2	3	4	—	6	—	8
F Package (TO-91)	1	2	4	5	6	7	9	10

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



@Test Temperature	TEST VOLTAGE VALUES (Volts)						(kΩ)
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
	0.970	0.935	1.80	0.650	3.00	4.27	
MC909	0.805	0.750	1.80	0.450	3.00	4.3	
	0.590	0.555	1.80	0.260	3.00	5.0	
	0.880	0.850	1.80	0.500	3.60	4.3	
	0.830	0.800	1.80	0.460	3.60	4.3	
MC809	0.740	0.710	1.80	0.400	3.60	4.7	



## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	MC909 Test Limits						MC809 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:									
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>RH</sub> *	Gnd	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		b	c	b	-	h	-	d	
Input Current	2I <sub>in</sub>	b c	- -	250 250	- -	260 260	- -	220 220	μAdc μAdc	- -	300 300	- -	280 280	- -	280 280	μAdc μAdc	b c	- -	c b	- -	h h	- -	d d	
Output Current	I <sub>AB</sub>	f	3.75	-	4.0	-	3.3	-	mAdc	4.5	-	4.5	-	4.5	-	mAdc	f	-	-	b, c	h	-	d	
Output Voltage	V <sub>out</sub>	f f	- -	620 620	- -	300 300	- -	230 230	mVdc mVdc	- -	400 400	- -	350 350	- -	300 300	mVdc mVdc	- -	b c	- -	- -	h h	f f	c, d b, d	
Saturation Voltage	V <sub>CE(sat)</sub>	f f	- -	220 220	- -	220 220	- -	220 220	mVdc mVdc	- -	250 250	- -	250 250	- -	250 250	mVdc mVdc	b c	- -	- -	- -	h h	f f	c, d b, d	
Isolation Leakage Current	I <sub>L</sub>	h	-	100	-	100	-	100	μAdc	-	100	-	100	-	100	μAdc	-	-	-	-	h	-	b, c, d	
Switching Time	t	c+f- c-f+	-	-	-	90	-	-	ns	-	-	-	90	-	-	ns	Pulse In Pulse Out	c c	f f	-	-	h h	-	b, d b, d

Pins not listed are left open. \*Resistor value to V<sub>CC</sub>


**MC909, MC809 (continued)**

**PROPAGATION DELAY versus TEMPERATURE**






**MC981 • MC881**

Available in TO-99 Metal Can, Add G Suffix.



These Buffers are designed to drive a greater number of loads than the basic Resistor Transistor Logic circuit.

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

## ELECTRICAL CHARACTERISTICS

Test procedures shown are for one buffer only.  
The other buffer is tested in the same manner.


@Test Temperature	TEST VOLTAGE VALUES					(kΩ)	
	(Volts)						
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
MC981	0.970	0.935	1.80	0.650	3.00	4.27	
	0.805	0.750	1.80	0.450	3.00	4.3	
	0.590	0.555	1.80	0.260	3.00	5.0	
	0.880	0.850	1.80	0.500	3.60	4.3	
MC881	0.830	0.800	1.80	0.460	3.60	4.3	
	0.740	0.710	1.80	0.400	3.60	4.7	

Characteristic	Symbol	Pin Under Test	MC981 Test Limits						MC881 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:								
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>RH</sub> *	Gnd
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	2I <sub>in</sub>	1 2	- 250	- 250	260 260	- -	220 220	μAdc μAdc	- -	300 300	- -	280 280	- -	280 280	μAdc μAdc	1 2	- -	2 1	- -	8 8	- -	4 4	
Output Current	I <sub>AB</sub>	7	3.75	-	4.0	-	3.3	-	mAdc	4.5	-	4.5	-	4.5	-	mAdc	7	-	-	1,2	8	-	4
Output Voltage	V <sub>out</sub>	7 7	- 620	- 620	300 300	- -	230 230	mVdc mVdc	- 400	400 350	- -	350 300	- -	300 300	mVdc mVdc	- -	1 2	- -	- -	8 8	7 7	2,4 1,4	
Saturation Voltage	V <sub>CE(sat)</sub>	7 7	- 220	- 220	220 220	- -	220 220	mVdc mVdc	- 250	250 250	- -	250 250	- -	250 250	mVdc mVdc	1 2	- -	- -	- -	8 8	7 7	2,4 1,4	
Isolation Leakage Current	I <sub>L</sub>	8	-	100	-	100	-	100	μAdc	-	100	-	100	-	100	μAdc	-	-	-	-	8	-	1,2,3,4,5
Switching Time	t	1+7- 1-7+	- -	- -	- -	90 70	- -	ns ns	- -	- -	- -	90 70	- -	ns ns	Pulse In Pulse Out	1 1	7 7	- -	- -	8 8	- -	2,4 2,4	

Ground input pins of buffer not under test. Other pins not listed are left open. \*Resistor value to V<sub>CC</sub>.


**MC998 • MC898**

Available in TO-86 Flat Package, Add F Suffix.





Typical Resistance Values  
 $R_1 = 1.5\text{ k}$   
 $R_2 = 3.6\text{ k}$   
 $R_3 = 100$

These Buffers are designed to drive a greater number of loads than the basic Resistor Transistor Logic Circuit. Returning an input resistor to  $V_{CC}$  allows for capacitive coupling in multivibrator and differentiator applications.



$$6 = \overline{2 + 5} = \overline{2} \cdot \overline{5}$$

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

@Test Temperature	TEST VOLTAGE VALUES						(kΩ)																				
	(Volts)																										
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>																					
MC998	0.970	0.935	1.80	0.650	3.00	0.500	4.27																				
	0.805	0.750	1.80	0.450	3.00	0.400	4.3																				
	0.590	0.555	1.80	0.260	3.00	0.300	5.0																				
MC898	0.880	0.850	1.80	0.500	3.60	0.450	4.3																				
	0.830	0.800	1.80	0.460	3.60	0.400	4.3																				
	0.740	0.710	1.80	0.400	3.60	0.350	4.7																				
TEST VOLTAGE APPLIED TO PINS LISTED BELOW:																											
Characteristic	Symbol	Pin Under Test	MC998		Test Limits		MC898		Test Limits																		
			Min	Max	Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Unit	Min	Max	Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>	V <sub>RH</sub> *	Gnd
Input Current	2I <sub>in</sub>	2 5	- 250	- 260	- 260	- 220	μAdc μAdc	- 300	- 280	- 280	μAdc μAdc	- 300	- 280	- 280	- 280	μAdc μAdc	2 5	- -	5 2	- -	14 14	- -	- -	- -	7 7		
Output Current	I <sub>AB</sub>	6	3.75	-	4.0	-	mAdc	4.5	-	4.5	-	4.5	-	4.5	-	mAdc	6	-	-	2, 5	14	-	-	-	7		
Output Voltage	V <sub>out</sub>	6 6	- 620	- 620	- 300	- 230	mVdc mVdc	- 400	- 400	- 350	mVdc mVdc	- 400	- 350	- 300	- 300	mVdc mVdc	- 5	- -	- -	- -	14 14	- -	6 6	5, 7 2, 7			
Saturation Voltage	V <sub>CE(sat)</sub>	6 6	- 220	- 220	- 220	- 220	mVdc mVdc	- 250	- 250	- 250	mVdc mVdc	- 250	- 250	- 250	- 250	mVdc mVdc	- -	- 5	- -	2 14	14 14	- -	6 6	5, 7 2, 7			
Isolation Leakage Current	I <sub>L</sub>	14	-	100	-	100	μAdc	-	100	-	100	-	100	-	100	μAdc	-	-	-	-	-	14	-	2, 5, 7			
Switching Time	t	5+6- 5-6+	-	-	-	90	-	-	ns	-	-	-	90	-	-	ns	5 5	6 6	Pulse In Pulse Out	-	-	14 14	-	-	2, 7 2, 7		

## ELECTRICAL CHARACTERISTICS

Test procedures shown are for one buffer only.  
The other buffer is tested in the same manner.


Characteristic	Symbol	Pin Under Test	MC998						MC898						Test Limits										
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	Min		Max		Min		Max		Min
Input Current	2I <sub>in</sub>	2 5	- 250	- 260	- 260	- 220	μAdc μAdc	- 300	- 280	- 280	μAdc μAdc	- 300	- 280	- 280	- 280	μAdc μAdc	2 5	- -	5 2	- -	14 14	- -	- -	- -	7 7
Output Current	I <sub>AB</sub>	6	3.75	-	4.0	-	mAdc	4.5	-	4.5	-	4.5	-	4.5	-	mAdc	6	-	-	2, 5	14	-	-	7	
Output Voltage	V <sub>out</sub>	6 6	- 620	- 620	- 300	- 230	mVdc mVdc	- 400	- 400	- 350	mVdc mVdc	- 400	- 350	- 300	- 300	mVdc mVdc	- 5	- -	- -	- -	14 14	- -	6 6	5, 7 2, 7	
Saturation Voltage	V <sub>CE(sat)</sub>	6 6	- 220	- 220	- 220	- 220	mVdc mVdc	- 250	- 250	- 250	mVdc mVdc	- 250	- 250	- 250	- 250	mVdc mVdc	- -	- 5	- -	2 14	14 14	- -	6 6	5, 7 2, 7	
Isolation Leakage Current	I <sub>L</sub>	14	-	100	-	100	μAdc	-	100	-	100	-	100	-	100	μAdc	-	-	-	-	-	14	-	2, 5, 7	
Switching Time	t	5+6- 5-6+	-	-	-	90	-	-	ns	-	-	-	90	-	-	ns	5 5	6 6	Pulse In Pulse Out	-	-	14 14	-	-	2, 7 2, 7

Ground input pins of buffer not under test. Other pins not listed are left open. \*Resistor value to V<sub>CC</sub>.


**MC913 • MC813**

Available in TO-99 Metal Can, Add G Suffix.  
Available in TO-91 Flat Package, Add F Suffix.

The MC913/MC813 RTL Type D Flip-Flop is a storage element that stores the state of pin b during negative transitions of pin a. The flip-flop is not affected by changes of pin b during either the low or high state of the clock. Using pins c and g as inputs produces a standard R-S flip-flop.



1. Clock (T input) must be high.
  2. The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = \bar{C}_D = 0$ .
  3. Direct inputs ( $S_D$  and  $C_D$ ) must be low.
- 0 = low state  
1 = high state  
 $t_n$  = time period prior to negative transition of clock pulse  
 $t_{n+1}$  = time period subsequent to negative transition of clock pulse



## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	TEST VOLTAGE VALUES (Volts)												Gnd	
			@Test Temperature		-55°C		+25°C		+125°C		0°C		+25°C			
			V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>								
MC913			0.970	0.935	1.80	0.650	3.00	0.500	0.805	0.750	1.80	0.450	3.00	0.400		
			0.590	0.555	1.80	0.260	3.00	0.300	0.880	0.850	1.80	0.500	3.60	0.450		
			0.830	0.800	1.80	0.460	3.60	0.400	0.740	0.710	1.80	0.400	3.60	0.350		
			0.590	0.555	1.80	0.260	3.00	0.300	0.880	0.850	1.80	0.500	3.60	0.450		
			0.880	0.850	1.80	0.500	3.60	0.450	0.830	0.800	1.80	0.460	3.60	0.400		
			0.740	0.710	1.80	0.400	3.60	0.350								
MC813			0.970	0.935	1.80	0.650	3.00	0.500	0.805	0.750	1.80	0.450	3.00	0.400		
			0.590	0.555	1.80	0.260	3.00	0.300	0.880	0.850	1.80	0.500	3.60	0.450		
			0.880	0.850	1.80	0.500	3.60	0.450	0.830	0.800	1.80	0.460	3.60	0.400		
			0.740	0.710	1.80	0.400	3.60	0.350								
			0.590	0.555	1.80	0.260	3.00	0.300	0.880	0.850	1.80	0.500	3.60	0.450		
			0.880	0.850	1.80	0.500	3.60	0.450	0.830	0.800	1.80	0.460	3.60	0.400		

Characteristic	Symbol	Pin Under Test	MC913 Test Limits												MC813 Test Limits												Gnd			
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		a	-	-	-	-	h	-	b, c, d, g	c, d, g	c, d, g	d, g	b, c, d		
Input Current	1.8 I <sub>in</sub>	a	-	225	-	234	-	198	μAdc	-	270	-	252	-	252	μAdc	a	-	-	-	-	h	-	b, c, d, g	c, d, g	c, d, g	d, g	b, c, d		
	1.8 I <sub>in</sub>	a	-	225	-	234	-	198	μAdc	-	270	-	252	-	252	μAdc	a	-	b	-	-	h	-	-	-	-	-	-		
	I <sub>in</sub>	b*	-	125	-	130	-	110	μAdc	-	150	-	140	-	140	μAdc	b	-	-	b	a	↓	↓	-	-	-	-	-		
		c*	-	↓	-	↓	-	↓	μAdc	-	↓	-	↓	-	↓	μAdc	c	-	-	c	a, c	h	↓	-	-	-	-	-		
		d*	-	↓	-	↓	-	↓	μAdc	-	↓	-	↓	-	↓	μAdc	d	-	b	g	g	↓	↓	-	-	-	-	-		
Output Current	I <sub>A3</sub>	e	350	-	364	-	308	-	μAdc	420	-	430	-	395	-	μAdc	e	a	b, g	a, c	a, c	h	↓	-	-	-	-	-		
		e*	-	↓	-	↓	-	↓	μAdc	-	↓	-	↓	-	↓	μAdc	e	-	b	g	b, c	↓	↓	-	-	-	-	-		
		f	-	↓	-	↓	-	↓	μAdc	-	↓	-	↓	-	↓	μAdc	f	-	-	-	-	h	↓	-	-	-	-	-		
		f*	-	↓	-	↓	-	↓	μAdc	-	↓	-	↓	-	↓	μAdc	g	-	-	-	-	h	↓	-	-	-	-	-		
Output Voltage	V <sub>out</sub>	e	-	620	-	300	-	230	mVdc	-	400	-	350	-	300	mVdc	c	a, g	a, a	a, a	a, a	h	↓	-	-	-	-	-		
		e	-	↓	-	↓	-	↓	mVdc	-	↓	-	↓	-	↓	mVdc	f	-	-	-	-	h	↓	-	-	-	-	-		
		f	-	↓	-	↓	-	↓	mVdc	-	↓	-	↓	-	↓	mVdc	g	-	-	-	-	h	↓	-	-	-	-	-		
		f*	-	↓	-	↓	-	↓	mVdc	-	↓	-	↓	-	↓	mVdc	g	-	-	-	-	h	↓	-	-	-	-	-		
Saturation Voltage	V <sub>CE</sub> (sat)	e	-	220	-	220	-	220	mVdc	-	250	-	250	-	250	mVdc	c	a, g	a, a	a, a	a, a	h	↓	-	-	-	-	-		
		e*	-	↓	-	↓	-	↓	mVdc	-	↓	-	↓	-	↓	mVdc	f	-	-	-	-	h	↓	-	-	-	-	-		
		f	-	↓	-	↓	-	↓	mVdc	-	↓	-	↓	-	↓	mVdc	g	-	-	-	-	h	↓	-	-	-	-	-		
		f*	-	↓	-	↓	-	↓	mVdc	-	↓	-	↓	-	↓	mVdc	g	-	-	-	-	h	↓	-	-	-	-	-		
Isolation Leakage Current	I <sub>L</sub>	h	-	100	-	100	-	100	μAdc	-	100	-	100	-	100	μAdc	-	-	-	-	-	h	↓	a, b, c, d, g						

Pins not listed are left open.

\*The voltage applied to pin a must change from V<sub>RL</sub> to V<sub>off</sub> prior to making measurements.


$$V_{RL} = \text{Resistance value to } V_{CC}; \quad V_{RL} = 2.8 \text{ k ohms @ } -55^{\circ}\text{C}, \quad V_{RL} = 2.7 \text{ k ohms @ } +25^{\circ}\text{C}, \quad V_{RL} = 3.0 \text{ k ohms @ } +125^{\circ}\text{C}$$

@ 0°C @ +75°C

## MC913, MC813 (continued)

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS

FIGURE 1



### SET-UP AND RELEASE TIMES TEST CIRCUIT AND WAVEFORMS

FIGURE 2A





FIGURE 2B





### SWITCHING TIMES

Test	Fig. No.	ns @ 25°C	
		min	max
$t_{T-\bar{Q}}^*$	1	—	80
$t_{T-\bar{Q}^+}^*$	1	—	120
$t_{T-Q}^*$	1	—	80
$t_{T-Q^+}^*$	1	—	120
$t_{S-T}^*$	2	60	..
$t_{T-S}^*$	2	30	..
$t_{S-T}^*$	2	60	..
$t_{T-S}^*$	2	30	..

\* Tie pin b to pin e

**MC913, MC813 (continued)**


**SWITCHING TIMES versus TEMPERATURE**



# MC920 • MC820

Available in TO-99 Metal Can, Add G Suffix.  
Available in TO-91 Flat Package, Add F Suffix.

J-K Flip-Flop with a direct clear input in addition to the clocked inputs.



CLOCKED INPUT OPERATION

$t_n$	$t_{n+1}$
s	c
1	1
1	0
0	1
0	0

$t_n$	$t_{n+1}$
a	Q
b	$\bar{Q}$
c	e
f	

Direct Input (CD) must be low.

0 = low state

1 = high state

$t_n$  = time period prior to negative transition of clock pulse

$t_{n+1}$  = time period subsequent to negative transition of clock pulse.

$Q_n$  = state of Q output in time period  $t_n$ .

## ELECTRICAL CHARACTERISTICS

@Test Temperature	TEST VOLTAGE VALUES							
	(Volts)			(Ohms)				
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>		
MC920	0.970	0.935	1.80	0.650	3.00	0.500		
	0.805	0.750	1.80	0.450	3.00	0.400		
	0.590	0.555	1.80	0.260	3.00	0.300		
MC820	0.880	0.850	1.80	0.500	3.60	0.450		
	0.830	0.800	1.80	0.460	3.60	0.400		
	0.740	0.710	1.80	0.400	3.60	0.350		

Characteristic	Symbol	Pin Under Test	MC920 Test Limits						MC820 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		a	e	-	h	-	d	
Input Current	I <sub>in</sub>	a	-	125	-	130	-	110	μAdc	-	150	-	140	-	140	μAdc	a	-	e	-	h	-	
	2I <sub>in</sub>	b	-	250	-	260	-	220		-	300	-	280	-	280		b	-	a, c	-	-	-	
	I <sub>in</sub>	c	-	125	-	130	-	110		-	150	-	140	-	140		c	-	g	-	-	-	
	I <sub>in</sub>	f	-	125	-	130	-	110		-	150	-	140	-	140		f	-	e	-	-	-	
Output Current	I <sub>A2</sub>	e	238	-	247	-	209	-	μAdc	270	-	290	-	255	-	μAdc	-	e	a, f	-	h	-	d
		e	↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	e	↓	a	-	-	-	↓
		g#	↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	g	↓	-	-	h	-	d
Output Voltage	V <sub>out</sub>	e#	-	620	-	300	-	230	mVdc	-	400	-	350	-	300	mVdc	-	g	a, c	-	-	-	d
		e*#	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	a	↓	-	-	-	d, f	
		e*\$	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	c	↓	-	-	-	d, e	
		e*\$	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	a, c	↓	-	-	-	d, f	
		g	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	f	↓	-	-	-	↓	
		g\$	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	e	↓	-	-	-	↓	
		g*\$	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	a, c	↓	-	-	-	↓	
		g*#	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	c	↓	-	-	-	↓	
		g**#	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	a, c	↓	-	-	-	↓	
Saturation Voltage	V <sub>C(E)</sub> (sat)	e#	-	220	-	220	-	220	mVdc	-	250	-	250	-	250	mVdc	-	-	-	f	h	-	d
		g	↓	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	f	↓	-	-	-	d, e	
		g\$	↓	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	↓	-	-	-	d	
Isolation Leakage Current	I <sub>L</sub>	h	-	100	-	100	-	100	μAdc	-	100	-	100	-	100	μAdc	-	-	-	-	-	h	d

Pins not listed are left open.

# Pin e = LOW } Set by a momentary ground prior to the application of the negative-going clock pulse.

§ Pin g = LOW }

\* = Clock Pulse to Pin b. (see Fig. 4)


## MC920, MC820 (continued)

### SWITCHING TIMES

Test	Fig. No.	Over-All Temperature Range		Unit
		min	max	
T-Q-	2	20	80	ns
T-Q+	2	--	120	ns
C <sub>D</sub> +Q-	3	--	60	ns
C <sub>D</sub> +Q+	3	--	120	ns

NOTE: Waveform at the output test point should be  $\frac{1}{2}$  the frequency of the waveform at the input test point.

FIGURE 1 - TOGGLE MODE TEST CIRCUIT



### SWITCHING TIME TEST CIRCUITS AND WAVEFORMS

FIGURE 2




FIGURE 3





FIGURE 4




#### SEQUENCE OF EVENTS:

- Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical but should be  $< 1.0 \mu s$ .
  - Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
  - Apply momentary ground, when applicable.
  - Clock pulse is allowed to fall to  $V_L$ .  $t_f$  remains within 10 ns minimum and 100 ns maximum.
  - Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.
- NOTE:  
Measurements for output voltages should be taken at least 100 ns after pulses have occurred.

MC820

T <sub>A</sub>	V <sub>L</sub>	V <sub>H</sub>
+25°C	+460 ± 2.0 mVdc	+850 ± 2.0 mVdc
0°C	+500 ± 2.0 mVdc	+900 ± 2.0 mVdc
+75°C	+400 ± 2.0 mVdc	+760 ± 2.0 mVdc


FIGURE 5



MC920

T <sub>A</sub>	V <sub>L</sub>	V <sub>H</sub>
+25°C	+450 ± 2.0 mVdc	+800 ± 2.0 mVdc
-55°C	+650 ± 2.0 mVdc	+985 ± 2.0 mVdc
+125°C	+260 ± 2.0 mVdc	+605 ± 2.0 mVdc

FIGURE 6



#### INPUT PULSE REQUIREMENTS:

$V_{IL} = 0.200$  V max  
 $V_{IH} = 0.894$  V min, 1.500 V max  
 $t \leq 10$  ns  
 $t \geq 10$  ns  
 $f = 1.0$  MHz typ

#### SEQUENCE OF EVENTS:

- Apply all dc biases required.
- Apply momentary ground to pin indicated. This sets the flip-flop. Momentary ground must occur before the pulses shown above every time, or the flip-flop will toggle to the wrong condition every alternate pulse.
- After momentary ground has been released, apply pulses marked above.
- Measure voltage of designated output after the pulse measurements for output voltages should be taken at least 100 ns after pulses have occurred.

**MC922 • MC822**

Available in TO-100 Metal Can, Add G Suffix

Available in TO-91 Flat Package, Add F Suffix


J-K flip-flop with direct clear and direct set inputs in addition to the clocked inputs.

CLOCKED INPUT OPERATION					
		$t_n$		$t_{n+1}$	
S	C	Q	$\bar{Q}$	S	C
1	1	$Q_n$	$\bar{Q}_n$	1	1
1	0	1	0	0	1
0	1	0	1	0	0
0	0	$\bar{Q}_n$	$Q_n$	0	0

DIRECT INPUT OPERATION $\oplus$					
		$S_D$		$C_D$	
$S_D$	$C_D$	Q	$\bar{Q}$	$S_D$	$C_D$
0	0	$\oplus$	$\oplus$	0	0
1	0	1	0	1	0
0	1	0	1	0	1
1	1	0	0	1	1

1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from  $S_D = C_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted  $t_n$ , and the time period subsequent to this transition is denoted  $t_{n+1}$ .
5.  $Q_n$  is the state of the Q output in the time period  $t_n$ .



## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	MC922 Test Limits								MC822 Test Limits								TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Grd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>			
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max									
			I <sub>in</sub>	1	-	125	-	130	-	110	μAdc	-	150	-	140	-	140	μAdc	1	-	-	-	-	10
Input Current	I <sub>in</sub>	2	-	125	-	130	-	110	μAdc	-	150	-	140	-	140	μAdc	2	-	8	-	-	10	5	
	2 I <sub>in</sub>	3	-	250	-	260	-	220		-	300	-	280	-	280		3	-	2, 4	-	-	10	5	
	I <sub>in</sub>	4	-	125	-	130	-	110		-	150	-	140	-	140		4	-	1	-	-	10	5	
	I <sub>in</sub>	8	-	125	-	130 <sup>a</sup>	-	110		-	150	-	140	-	140		8	-	-	-	-	10	5	
Output Current	I <sub>A4</sub>	7	475	-	494	-	418	-	μAdc	570	-	570	-	535	-	μAdc	-	7, 1	8	-	-	10	5	
		9	475	-	494	-	418	-	μAdc	570	-	570	-	535	-	μAdc	-	8, 9	1	-	-	10	5	
Saturation Voltage	V <sub>CE(sat)</sub>	7	-	220	-	222	-	220	mVdc	-	250	-	250	-	250	mVdc	-	1	-	8	10	5		
		7*	#	-	-	-	-	-		-	-	-	-	-		-	2	-	4	-	10	5		
		7*	#	-	-	-	-	-		-	-	-	-	-		-	-	-	2, 4	-	-	10	5	
		7\$	*	-	-	-	-	-		-	-	-	-	-		-	2, 4	-	-	-	10	5		
		9	-	-	-	-	-	-		-	-	-	-	-		-	8	-	1	-	10	5		
		9\$	*	-	-	-	-	-		-	-	-	-	-		-	4	-	2	-	10	5		
		9*	#	-	-	-	-	-		-	-	-	-	-		-	2, 4	-	-	-	10	5		
		9\$	*	-	-	-	-	-		-	-	-	-	-		-	-	-	2, 4	-	-	10	5	

<sup>a</sup> Pin 1 = High{ Set by momentary application of V<sub>BOT</sub> prior to the negative going clock pulse.


# Pin 8 = High

\* Pin 3 = Clock pulse to pin 3 (see Figure 1).

Pins not listed are left open.

## **MC922, MC822 (continued)**

## **FIGURE 1 - CLOCK PULSE DEFINITION**




## **SEQUENCE OF EVENTS:**

- SEQUENCE OF EVENTS**

  - Voltage applied to Clock pin is raised to  $V_H$ .  $t_f$  is not critical but should be  $< 1.0 \mu s$ .
  - Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
  - Apply momentary ground, when applicable.
  - Clock pulse is allowed to fall to  $V_L$ .  $t_f$  remains within 10 ns minimum and 100 ns maximum.
  - Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

MC822		
T <sub>A</sub>	V <sub>L</sub>	V <sub>H</sub>
+25°C	+460 ± 2.0 mVdc	+850 ± 2.0 mVdc
0°C	+500 ± 2.0 mVdc	+900 ± 2.0 mVdc
+75°C	+400 ± 2.0 mVdc	+760 ± 2.0 mVdc

**FIGURE 2 - TOGGLE MODE TEST CIRCUIT**



**f = 4.0 MHz**  
**Duty Cycle = 25% to 75%**  
 $t_1 \text{ & } t_2 \leq 10 \text{ ns}$

**NOTE:**


**NOTE:** Waveform at the output test point should be  $\frac{1}{2}$  the frequency of the waveform at the input test point.

SWITCHING TIMES

Test	Figure No. 3	Maximum (ns)
t <sub>T</sub> -O-	3B	150
t <sub>T</sub> -Q-	3B	150
t <sub>T</sub> -C+	3B	100
t <sub>T</sub> -Q+	3B	100
t <sub>S</sub> -T-	3C	50
t <sub>S</sub> -T-	3C	30
t <sub>C</sub> +T-	3C	50
t <sub>C</sub> -T-	3C	30
t <sub>T</sub> -S+	3C	0
t <sub>T</sub> -S-	3C	+5
t <sub>T</sub> -C+	3C	0
t <sub>T</sub> -C-	3C	+5
t <sub>C</sub> D-Q-	4	140
t <sub>C</sub> D+Q+	4	70
t <sub>S</sub> D+Q+	4	140
t <sub>S</sub> D+Q-	4	70


## **SWITCHING TIMES TEST CIRCUITS AND WAVEFORMS**

## **FIGURE 3A - SET-UP, RELEASE AND SWITCHING TIMES TEST CIRCUIT**




C1 = 20 pF Including Jig and Probe      R1 = 1.5 k ohms  $\pm$  1.0%  
 C2 = 8.0 pF Including Jig and Probe      D1 = 1N3063 or Equivalent

## **FIGURE 3B - SWITCHING TIME WAVEFORMS**




**NOTE:** Whichever input pin (S or C) is tied to MC909 Buffer on input pin B is at virtual ground when the input is tied to V<sub>DD</sub>.

**FIGURE 3C - SET-UP AND RELEASE TIME**



**FOR DEFINITIONS  
OF SET-UP AND  
RELEASE TIMES,  
SEE GENERAL  
INFORMATION SECTION.**


**FIGURE 4 : DIRECT SET AND DIRECT CLEAR PROPAGATION DELAY TIME**



$$f = 1.0 \text{ MHz}$$

$$t_r \& t_f < 10 \text{ ns}$$


C1 = 8.0 pF Including Jig and Probe  
R1 = 1.5 k ohms  $\pm$  1.0%  
D1 = 1N3063 or EQUIVALENT



**MC982 • MC882**


Available in TO-99 Metal Can, Add G Suffix.

J-K Flip-Flop with a direct clear input in addition to the clocked inputs.

CLOCKED INPUT  
OPERATION<sup>①</sup>

$t_n$ <sup>②</sup>		$t_{n+1}$ <sup>③</sup>	
S	C	Q	$\bar{Q}$
1	1	$Q_n$ <sup>④</sup>	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ <sup>④</sup>

1. Direct input ( $C_D$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .



**MC982, MC882 (continued)**

TEST VOLTAGE VALUES (Volts)						
@ Test Temperature	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC982	-55°C	0.970	0.935	1.80	0.650	3.00
	+25°C	0.805	0.750	1.80	0.450	3.00
	+125°C	0.590	0.555	1.80	0.260	3.00
MC882	0°C	0.880	0.850	1.80	0.500	3.60
	+25°C	0.830	0.800	1.80	0.460	3.60
	+75°C	0.740	0.710	1.80	0.400	3.60

**ELECTRICAL CHARACTERISTICS**

Characteristic	Symbol	Pin Under Test	MC982 Test Limits						MC882 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	Grd
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	
Input Current	I <sub>in</sub>	1#*	-	125	-	130	-	110	μAdc	-	150	-	140	-	140	μAdc	-	-	3	-	8	4, 6
		2	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	2	-	3	-	8	1, 3, 4, 6
		3*	\$	6	-	250	-	260	↓	-	220	-	300	-	280	↓	6	-	1	-	8	4, 6
		2 I <sub>in</sub>	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	2, 3, 5	-	-	-	4	4, 6
Output Current	I <sub>A2</sub>	5**+	238	-	247	-	209	-	μAdc	270	-	290	-	255	-	μAdc	-	-	3	-	8	1, 4, 6
		7**†	238	-	247	-	209	-	μAdc	270	-	290	-	255	-	μAdc	-	-	1	-	8	3, 4, 6
Saturation Voltage	V <sub>CE(sat)</sub>	5**△	-	220	-	220	-	220	mVdc	-	250	-	250	-	250	mVdc	-	-	1	-	3	4, 6
		5**△	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	-	6	1, 2	-	4, 6
		7	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	-	1, 3	-	-	3, 4, 5
		7**◊	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	-	3	-	1	4
		7**△△	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	-	-	1, 3	1, 3	4, 6
		7**△△	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	-	-	-	-	4, 6

Pins not listed are left open.

Δ Pin 5 = Momentary ground prior to negative transition of Clock Pulse c.

ΔΔ Pin 7 =

◊ Pin 6 = Momentary V<sub>BOT</sub> prior to negative transition of Clock Pulse c.

\* = Pin 2 Clock Pulse a

\*\* = Pin 2 Clock Pulse c

# = Pin 1 Clock Pulse b


\$ = Pin 3 Clock Pulse b

† = Pin 5 Clock Pulse b

‡ = Pin 7 Clock Pulse b (See Figure 4.)

## MC982, MC882 (continued)


**FIGURE 1 - CLOCK PULSE DEFINITION**



**SEQUENCE OF EVENTS:**

- Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical but should be  $< 1.0 \mu s$ .
- Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- Apply momentary ground, when applicable.
- Clock pulse is allowed to fall to  $V_L$ .  $t_f$  remains within 10 ns minimum and 100 ns maximum.
- Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

**FIGURE 2 - TOGGLE MODE TEST CIRCUIT**




MC882		
$T_A$	$V_L$	$V_H$
+25°C	+460 ± 2.0 mVdc	+0.850 ± 2.0 mVdc
0°C	+500 ± 2.0 mVdc	+0.900 ± 2.0 mVdc
+75°C	+400 ± 2.0 mVdc	+0.760 ± 2.0 mVdc

MC982		
$T_A$	$V_L$	$V_H$
+25°C	+450 ± 2.0 mVdc	+0.800 ± 2.0 mVdc
-55°C	+650 ± 2.0 mVdc	+0.985 ± 2.0 mVdc
+125°C	+260 ± 2.0 mVdc	+0.605 ± 2.0 mVdc

### SWITCHING TIME TEST CIRCUITS AND WAVE FORMS


**FIGURE 3A**




**SWITCHING TIMES**

Test	Fig. No.	ns @ +25°C	
		min	max
$t_{T-Q-}$	3A	40	140
$t_{T-Q+}$	3A	70	195
$t_{T-\bar{Q}-}$	3A	40	140
$t_{T-\bar{Q}+}$	3A	70	195
$t_{\bar{Q}+Q+}$	3A	30	100
$t_{\bar{Q}-Q-}$	3A	5	40
$t_{C_D+Q-}$	3B	55	..
$t_{C_D+\bar{Q}+}$	3B	5	..

**FIGURE 3B**



**FIGURE 4 - CORRELATION OF CLOCK PULSE a, b, & c**




The negative transition of Clock Pulse a must precede the negative transition of Clock Pulse b.

**MC978 • MC878**

Available in TO-86 Flat Package, Add F Suffix.


The type "D" Flip-Flop is a storage element that stores the state of the S input during negative transitions of the T input. The flip-flop state is not affected by changes in the S input during either the low or the high state of the T input.  $S_D$  and  $C_D$  inputs may be used for asynchronous operation.



DIRECT INPUT OPERATION ①			
$t_n^0$	$C_D$	Q	$\bar{Q}$
0	0	0	0
1	0	1	0
0	1	0	1
1	1	0	1

CLOCKED INPUT OPERATION ②		
$t_n^0$	$t_{n+1}^0$	
S	Q	$\bar{Q}$
1	1	0
0	0	1

1. Clock (T input) must be high.
2. The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_C = C_C = 0$ . The output state cannot be predetermined in the case when the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $S_D$  and  $C_D$ ) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one flip-flop only.  
The other flip-flop is tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC978						MC878						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Grd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	1.8 I <sub>in</sub>	1	-	225	-	234	-	198	μAdc	-	270	-	252	-	252	μAdc	1	-	6	-	14	-	2, 5, 7
		1	-	225	-	234	-	198		-	270	-	252	-	252		1	-	-	-	-	-	2, 5, 6, 7
		2#	-	125	-	130	-	110		-	150	-	140	-	140		2	-	-	-	-	-	5, 6, 7
		5#	-	-	-	-	-	-		-	-	-	-	-		5	-	6	-	-	-	-	2, 7
		6#	-	-	-	-	-	-		-	-	-	-	-		6	-	-	-	-	-	-	2, 5, 7
Output Current	I <sub>A3</sub>	3	350	-	364	-	308	-	μAdc	420	-	430	-	395	-	μAdc	3	1	5	2	14	-	6, 7
		3#	-	-	-	-	-	-		-	-	-	-	-		3	6	5	2	-	-	-	7
		4	-	-	-	-	-	-		-	-	-	-	-		4	1	2, 6	5	-	-	-	
		4#	-	-	-	-	-	-		-	-	-	-	-		4	-	2	5, 6	-	-	-	
Output Voltage	V <sub>out</sub>	3	-	620	-	300	-	230	mVdc	-	400	-	350	-	300	mVdc	-	2	1, 5	-	14	-	6, 7
		3	-	-	-	-	-	-		-	-	-	-	-		3	4	1	-	-	-	-	2, 5, 6, 7
		4	-	-	-	-	-	-		-	-	-	-	-		4	5	1, 2	-	-	-	-	6, 7
		4	-	-	-	-	-	-		-	-	-	-	-		3	3	1	-	-	-	-	2, 5, 6, 7
Saturation Voltage	V <sub>CE(sat)</sub>	3	-	220	-	220	-	220	mVdc	-	450	-	400	-	350	mVdc	2	-	1, 5	-	14	-	6, 7
		3	-	-	-	-	-	-		-	-	-	-	-		4	-	1	-	-	-	-	2, 5, 6, 7
		3*	-	-	-	-	-	-		-	-	-	-	-		3	-	1	5	-	-	-	6, 7
		3\$†	-	-	-	-	-	-		-	-	-	-	-		5	-	6	-	-	-	-	2, 7
		3#‡	-	-	-	-	-	-		-	-	-	-	-		3	-	1, 2	-	-	-	-	6, 7
		4	-	-	-	-	-	-		-	-	-	-	-		6	-	1	2	-	-	-	2, 5, 6, 7
		4	-	-	-	-	-	-		-	-	-	-	-		2	-	-	-	-	-	-	6, 7
		4†	-	-	-	-	-	-		-	-	-	-	-		1	-	1	2	-	-	-	5, 7
		4\$*	-	-	-	-	-	-		-	-	-	-	-		6	-	1	2	-	-	-	5, 7
		4#**	-	-	-	-	-	-		-	-	-	-	-		2	-	-	-	-	-	-	5, 7
Current Leakage	I <sub>L</sub>	14	-	100	-	100	-	100	μAdc	-	100	-	100	-	100	μAdc	-	-	-	-	-	14	1, 2, 5, 6, 7

# = Pin 1 Clock Pulse a

\*\* = Pin 6 Data Pulse a

§ = Pin 1 Clock Pulse b

† = Pin 5 Data Pulse a

\* = Pin 2 Data Pulse a


‡ = Pin 6 Data Pulse b

See Figure 4


Ground inputs of flip-flop not under test. Other pins not listed are left open.

## MC978, MC878 (continued)


**FIGURE 1 - CLOCK PULSE DEFINITION**




**FIGURE 2 - SWITCHING TIMES TEST AND WAVEFORMS**




**FIGURE 3A - SET UP AND RELEASE TIMES TEST CIRCUIT**



**FIGURE 3B - INPUT PULSE WIDTHS FOR SET UP AND RELEASE TIMES**




**FIGURE 4 - CORRELATION OF CLOCK PULSE a & b AND DATA PULSE a & b**



**MC976 • MC876**


Available in TO-86 Flat Package, Add F Suffix.

Two J-K flip-flops in a single package. Each flip-flop has a direct clear input in addition to the clocked inputs.

CLOCKED INPUT OPERATION<sup>①</sup>

$t_n$ ②		$t_{n+1}$ ③	
S	C	Q	$\bar{Q}$
1	1	$Q_n$ ④	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ④

1. Direct input ( $C_D$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .



## Typical Resistance Values

R1 = 1.5 k      R3 = 3.0 k  
R2 = 3.6 k      R4 = 750

@Test Temperature	TEST VOLTAGE VALUES (Volts)						
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>	
MC976	-55°C	0.970	0.935	1.80	0.650	3.00	0.500
	+25°C	0.805	0.750	1.80	0.450	3.00	0.400
	+125°C	0.590	0.555	1.80	0.260	3.00	0.300
MC876	0°C	0.880	0.850	1.80	0.500	3.60	0.450
	+25°C	0.830	0.800	1.80	0.460	3.60	0.400
	+75°C	0.740	0.710	1.80	0.400	3.60	0.350

**ELECTRICAL CHARACTERISTICS**

Test procedures shown are for one flip-flop only.

The other flip-flop is tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC976 Test Limits						MC876 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd		
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min		
Input Current	I <sub>in</sub>	1	-	125	-	130	-	110	μAdc	-	150	-	140	-	140	μAdc	1	-	3	-	14	-	7
	I <sub>in</sub>	4	-	125	-	130	-	110		-	150	-	140	-	140		4	-	2	-	-	-	
	2 I <sub>in</sub>	5	-	250	-	260	-	220		-	300	-	280	-	280		5	-	4, 6	-	-	-	
	I <sub>in</sub>	6	-	125	-	130	-	110		-	150	-	140	-	140		6	-	3	-	-	-	
Output Current	I <sub>A2</sub>	2*	270	-	280	-	240	-	μAdc	320	-	320	-	300	-	μAdc	-	2	4	1	14	-	7
		3	-	-	-	-	-	-	μAdc	-	-	-	-	-	-	μAdc	-	3	1, 6	-	-	-	
		3	-	-	-	-	-	-		-	-	-	-	-	-		-	1, 3	6	-	-	-	
Output Voltage	V <sub>out</sub>	2	-	620	-	300	-	230	mVdc	-	400	-	350	-	300	mVdc	-	1	-	-	14	-	3, 7
		2**	-	-	-	-	-	-		-	-	-	-	-	-		-	3	-	-	-	-	7
		2**#	-	-	-	-	-	-		-	-	-	-	-	-		-	4, 6	-	-	-	-	1, 7
		2*#	-	-	-	-	-	-		-	-	-	-	-	-		-	4	-	6	-	-	1
		2*#	-	-	-	-	-	-		-	-	-	-	-	-		-	4, 6	-	6	-	-	1
		3*	-	-	-	-	-	-		-	-	-	-	-	-		-	2	-	-	-	-	7
		3*#	-	-	-	-	-	-		-	-	-	-	-	-		-	4, 6	-	-	-	-	1, 7
		3**#	-	-	-	-	-	-		-	-	-	-	-	-		-	6	-	4	-	-	1, 7
Saturation Voltage	V <sub>CE(sat)</sub>	2	-	220	-	220	-	220	mVdc	-	250	-	250	-	250	mVdc	-	-	1	-	14	-	3, 7
		2**	-	-	-	-	-	-	μAdc	-	-	-	-	-	-	μAdc	-	-	-	-	1	-	7
		3*	-	-	-	-	-	-	μAdc	-	-	-	-	-	-	μAdc	-	-	-	-	1	-	7
Current Leakage	I <sub>L</sub>	14	-	100	-	100	-	100	μAdc	-	100	-	100	-	100	μAdc	-	-	-	-	-	-	14, 1, 4, 5, 6, 7

# = Clock Pulse to Pin 5, see Figure 1.


Ground inputs of flip-flop not under test. Other pins not listed are left open.

\* = Pin 3 Low | Set by a momentary ground prior to the application of the negative-going clock pulse.

\*\* = Pin 2 Low | Set by a momentary ground prior to the application of the negative-going clock pulse.

## MC976, MC876 (continued)

**FIGURE 1 - CLOCK PULSE DEFINITION**




**SEQUENCE OF EVENTS:**

- Voltage applied to Clock pin is raised to  $V_H$ .  $t_f$  is not critical but should be  $< 1.0 \mu\text{s}$
- Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- Apply momentary ground, when applicable.
- Clock pulse is allowed to fall to  $V_L$ .  $t_f$  remains within 10 ns minimum and 100 ns maximum.
- Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

MC876


$T_A$	$V_L$	$V_H$
+25°C	+460 ± 2.0 mVdc	+0.850 ± 2.0 mVdc
0°C	+500 ± 2.0 mVdc	+0.900 ± 2.0 mVdc
+75°C	+400 ± 2.0 mVdc	+0.760 ± 2.0 mVdc

**FIGURE 2 - TOGGLE MODE TEST CIRCUIT**




**SWITCHING TIMES TEST CIRCUITS AND WAVEFORMS**

**FIGURE 3A**




**FIGURE 3B**




# MC908 • MC808

Available in TO-99 Metal Can, Add G Suffix.  
Available in TO-91 Flat Package, Add F Suffix.



The MC908/MC808 is an RTL half-adder. The binary half-adder function can be performed by connecting pin a to pin c and pin b to pin d. The "SUM" is available on pin g while the "CARRY" is available on pin f. The device is also used as a data selector by connecting pin a to pin c and using pins b and d as data inputs. A full adder can be devised by utilizing two MC908/MC808s and one MC911/MC811.





$$g = (a + b)(\bar{c} + \bar{d})$$

$$f = \bar{c} + \bar{d}$$

PIN CONNECTIONS							
Schematic	a	b	c	d	e	f	g
G Package (TO-99)	1	2	3	4	5	6	7
F Package (TO-91)	1	2	4	5	6	7	9
							10

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



		@Test Temperature						TEST VOLTAGE VALUES (Volts)							
		MC908		MC808		MC908		MC808		MC908		MC808			
-55°C		+25°C		+125°C		0°C		+25°C		+75°C		0°C			
V <sub>in</sub>		V <sub>on</sub>		V <sub>BOT</sub>		V <sub>off</sub>		V <sub>CC</sub>		V <sub>LL</sub>		V <sub>in</sub>			
0.970		0.935		1.80		0.650		3.00		0.500		0.970			
0.805		0.750		1.80		0.450		3.00		0.400		0.805			
0.590		0.555		1.80		0.280		3.00		0.300		0.590			
0.880		0.850		1.80		0.500		3.60		0.450		0.880			
0.830		0.800		1.80		0.460		3.60		0.400		0.830			
0.740		0.710		1.80		0.400		3.60		0.350		0.740			


## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	MC908 Test Limits						MC808 Test Limits								
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C			
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min			
Input Current	I <sub>in</sub>	a	-	125	-	130	-	110	μAdc	-	150	-	140	-	140	μAdc	
		b	-	125	-	130	-	110		-	150	-	140	-	140		
	0.8 I <sub>in</sub>	c	-	100	-	104	-	88		-	120	-	112	-	112		
		e	-	100	-	104	-	88		-	120	-	112	-	112		
Output Current	I <sub>A3</sub>	f	350	-	364	-	308	-	μAdc	420	-	430	-	395	-	μAdc	f, c, e
	I <sub>A4</sub>	g	475	-	494	-	418	-		570	-	570	-	535	-	535	g, a, b
		g	475	-	494	-	418	-		570	-	570	-	535	-	535	
Output Voltage	V <sub>out</sub>	g	-	620	-	300	-	230	mVdc	-	400	-	350	-	300	mVdc	f, a, b, c, e
Saturation Voltage	V <sub>CE(sat)</sub>	f	-	220	-	220	-	220	mVdc	-	250	-	250	-	250	mVdc	c, e
		f	-	220	-	220	-	220		-	250	-	250	-	250		c, e
		g	-	220	-	220	-	220		-	250	-	250	-	250		a, b, d
		g	-	220	-	220	-	220		-	250	-	250	-	250		a, b, d
Isolation Leakage Current	I <sub>L</sub>	h	-	100	-	100	-	100	μAdc	-	100	-	100	-	100	μAdc	-
		h	-	100	-	100	-	100		-	100	-	100	-	100		-
Switching Time	t	c-g+	-	-	-	80	-	-	ns	-	-	-	80	-	-	ns	Pulse In
		c-g-	-	-	-	100	-	-	ns	-	-	-	100	-	-	ns	Pulse Out
																c	b, e
																g	g
																b, e	-
																h	h
																-	-
																a, d	a, d


Input pins not listed are left open.

**MC912 • MC812**

Available in TO-99 Metal Can, Add G Suffix.  
 Available in TO-91 Flat Package, Add F Suffix.





The MC912/MC812 is an RTL Half-Adder. By applying the complement of pins a and b to pins c and e, the "SUM" and "NOT SUM" functions of a binary half-adder are produced on pin g and f respectively.



$$f = \bar{a} \cdot \bar{b} + \bar{c} \cdot \bar{e}$$

$$g = (a + b) (c + e)$$

PIN CONNECTIONS								
Schematic	a	b	c	d	e	f	g	h
G Package (TO-99)	1	2	3	4	5	6	7	8
F Package (TO-91)	1	2	4	5	6	7	9	10

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

**MC912, MC812 (continued)**

@Test Temperature	TEST VOLTAGE VALUES							
	(Volts)							
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>		
MC912 {	0.970	0.935	1.80	0.650	3.00	0.500		
	0.805	0.750	1.80	0.450	3.00	0.400		
	0.590	0.555	1.80	0.260	3.00	0.300		
MC812 {	0.880	0.850	1.80	0.500	3.60	0.450		
	0.830	0.800	1.80	0.460	3.60	0.400		
	0.740	0.710	1.80	0.400	3.60	0.350		



**ELECTRICAL CHARACTERISTICS**

Characteristic	Symbol	Pin Under Test	MC912 Test Limits						MC812 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:									
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>	Gnd	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		
Input Current	I <sub>in</sub>	a b c e	-	125	-	130	-	110	μAdc	-	150	-	140	-	140	μAdc	a b c e	-	b a e c	-	h -	-	c, d, e c, d, e a, b, d a, b, d	
Output Current	I <sub>A3</sub> I <sub>A3</sub> I <sub>A4</sub>	g g f	350 350 475	-	364	-	308	-	μAdc	420 420 570	-	430 430 570	-	395 395 535	-	μAdc	g g f	a, c b, e -	-	-	h -	-	b, d, e a, c, d a, b, c, d, e	
Output Voltage	V <sub>out</sub>	f	-	620	-	300	-	230	mVdc	-	400	-	350	-	300	mVdc	-	g	a, b, c, e	-	h	-	d	
Saturation Voltage	V <sub>CE(sat)</sub>	f g g	-	220	-	220	-	220	mVdc	-	250	-	250	-	250	mVdc	g -	-	a, b, c, e c, e a, b	a, b c, e	h -	-	d -	
Isolation Leakage Current	I <sub>L</sub>	h	-	100	-	100	-	100	μAdc	-	100	-	100	-	100	μAdc	-	-	-	-	-	h	a, b, c, d, e	
Switching Time	t	a+f- a-f+	-	-	-	100	-	80	ns	-	-	-	100	-	80	ns	Pulse In Pulse Out	a a	f f	e e	-	h h	-	b, c, d b, c, d

Input pins not listed are left open.

**MC912, MC812 (continued)**

**PROPAGATION DELAY versus TEMPERATURE**




**MC921 • MC821**

Available in TO-99 Metal Can, Add G Suffix.

Available in TO-91 Flat Package, Add F Suffix.

This gate expander is designed to increase the fan-in capability of the gates in the mW MRTL line.




NUMBER IN PARENTHESIS INDICATES mW MRTL  
LOADING FACTOR

$t_{pd} = 27 \text{ ns typ}$   
 $P_D = 3.0 \text{ mW typ (Input High)}$   
 Negligible (Inputs Low)

## NOTES ON USE OF THE MC921/MC821

1. The input loading factor of the expanded gate is 1.33.
2. Pin h of the expander must be connected to  $V_{CC}$ .
3. The output loading factor of the expanded gate is decreased 0.5 load for every added node.

PIN CONNECTIONS							
Schematic	a	b	c	d	e	f	g
G Package (TO-99)	1	2	3	4	5	6	7
F Package (TO-91)	1	2	4	5	6	7	9



Typical Resistance Value  
 $R_1 = 1.5 \text{ k}$

@Test Temperature	TEST VOLTAGE VALUES							
	(Volts)				(k ohms)			
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>RH</sub> *	V <sub>RL</sub> *	
MC921	-55°C	0.970	0.935	1.80	0.650	3.00	4.27	2.8
	+25°C	0.805	0.750	1.80	0.450	3.00	4.3	2.7
	+125°C	0.590	0.555	1.80	0.260	3.00	5.0	3.0
MC821	0°C	0.880	0.850	1.80	0.500	3.60	4.3	2.7
	+25°C	0.830	0.800	1.80	0.460	3.60	4.3	2.7
	+75°C	0.740	0.710	1.80	0.400	3.60	4.7	2.8

## ELECTRICAL CHARACTERISTICS

Test procedures shown are for one expander only.  
Other expanders are tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC921 Test Limits						MC821 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:									
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>RH</sub> *	V <sub>RL</sub> *	Gnd
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max									
Input Current	I <sub>in</sub>	a b	- -	125 125	- -	130 130	- -	110 110	μAdc μAdc	- -	150 150	- -	140 140	- -	140 140	μAdc μAdc	a b	- -	b a	- -	h h	g g	- -	d d
Output Leakage Current	I <sub>CEX</sub>	g	-	5.0	-	5.0	-	40	μAdc	-	20	-	20	-	20	μAdc	g	-	-	a, b	h	-	-	d
Output Voltage	V <sub>CE(sat)</sub>	g g	- -	620 620	- -	300 300	- -	230 230	mVdc mVdc	- -	400 400	- -	350 350	- -	300 300	mVdc mVdc	- -	a b	- -	- -	h h	- -	g, g g, g	b, d a, d
Saturation Voltage	V <sub>CE(sat)</sub>	g g	- -	220 220	- -	220 220	- -	220 220	mVdc mVdc	- -	250 250	- -	250 250	- -	250 250	mVdc mVdc	a b	- -	- -	- -	h h	- -	g, g g, g	b, d a, d
Isolation Leakage Current	I <sub>L</sub>	g h	- -	100 100	- -	100 100	- -	100 100	μAdc μAdc	- -	100 100	- -	100 100	- -	100 100	μAdc μAdc	- -	- -	- -	- -	g, h g, h	- -	- -	a, b, d a, b, d

Ground input pins of expander not under test.


Other pins not listed are left open.

\*Resistor value to V<sub>CC</sub>.

**MC9921 • MC9821**

Available in TO-86 Flat Package, Add F Suffix.

This element consists of four 2-input expanders in a single package to increase the input capability of mW MRTL gates.




NUMBER IN PARENTHESIS INDICATES mW MRTL  
LOADING FACTOR

**NOTES ON THE USE OF THE MC9921/MC9821**

1. The input loading factor of the expanded gate is 1.33.
2. Pin 14 of the expander must be connected to  $V_{CC}$ .
3. The output loading factor of the expanded gate is decreased 0.5 load for every added node.

$t_{pd} = 27 \text{ ns typ}$

$P_D = 20 \text{ mW typ (Input High)}$   
Negligible (Inputs Low)



$V_{CC}$  connection to pin 14 not shown  
Typical Resistance Value  
 $R_1 = 1.5 \text{ k}$

@Test Temperature	TEST VOLTAGE VALUES							
	(Volts)				(kΩ)			
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> <sup>*</sup>		
MC9921	0.970	0.935	1.80	0.650	3.00	3.6		
	0.805	0.750	1.80	0.450	3.00	3.6		
	0.590	0.555	1.80	0.260	3.00	4.0		
MC9821	0.880	0.850	1.80	0.500	3.60	3.6		
	0.830	0.800	1.80	0.460	3.60	3.6		
	0.740	0.710	1.80	0.400	3.60	3.6		
	+75°C							

## ELECTRICAL CHARACTERISTICS

Test procedures shown are for one expander only.

Other expanders are tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC9921 Test Limits						MC9821 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd				
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> <sup>*</sup>			
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		μAdc	1	2	-	2	-	14	3	
Input Current	I <sub>in</sub>	1 2	- -	125 125	- -	130 130	- -	110 110	μAdc	- -	150 150	- -	140 140	- -	140 140	μAdc	1 2	- -	2 1	- -	14 14	3 3	7 7		
Output Leakage Current	I <sub>CEX</sub>	3	-	25	-	25	-	30	μAdc	-	40	-	40	-	50	μAdc	3	-	-	-	1,2	14	-	7	
Output Voltage	V <sub>out</sub>	3 3	- -	620 620	- -	300 300	- -	230 230	mVdc	- -	400 400	- -	350 350	- -	300 300	mVdc	- -	1 2	-	-	-	14 14	3 3	2,7 1,7	
Saturation Voltage	V <sub>CE(sat)</sub>	3 3	- -	220 220	- -	220 220	- -	220 220	mVdc	- -	250 250	- -	250 250	- -	250 250	mVdc	1 2	- -	-	-	-	14 14	3 3	2,7 1,7	

Ground input pins of expanders not under test.

Other pins not listed are left open.

\*Resistor value to V<sub>CC</sub>


## **ADDITIONS AND MODIFICATIONS**

## **ADDITIONS AND MODIFICATIONS**

## **ADDITIONS AND MODIFICATIONS**

## **ADDITIONS AND MODIFICATIONS**





**PLASTIC**

**MRTL**


**INTEGRATED CIRCUITS**

**LOW-POWER**

**AND**

**MEDIUM-POWER**

**MC700P/MC800P SERIES**



# MILLIWATT AND MEDIUM-POWER PLASTIC MRTL INTEGRATED CIRCUITS

This series of MRTL logic circuits is packaged in the molded plastic package to provide exceptional economy. This group contains devices from both the medium-power and low-power groups; the medium-power devices have loading factors normalized for ease of mixing the two power levels in a system.

## INDEX

	Page No.
General Information	6-158
Summary of Devices Available in mW MRTL (low power)	6-159
Summary of Devices Available in MRTL (medium power)	6-162
<b>DEVICE SPECIFICATIONS</b>	
	<b>POWER</b>
<b>GATES</b>	
MC718P, MC818P	mW MRTL
MC719P, MC819P	mW MRTL
MC793P, MC893P	mW MRTL
MC717P, MC817P	mW MRTL
MC715P, MC815P	MRTL
MC725P, MC825P	MRTL
MC792P, MC892P	MRTL
MC724P, MC824P	MRTL
MC771P, MC871P	MRTL
<b>BUFFERS</b>	
MC798P, MC898P	mW MRTL
MC799P, MC899P	MRTL
MC788P, MC888P	MRTL
<b>FLIP-FLOPS</b>	
MC776P, MC876P	mW MRTL
MC778P, MC878P	mW MRTL
MC722P, MC822P	mW MRTL
MC791P, MC891P	MRTL
MC723P, MC816P	MRTL
MC726P, MC826P	MRTL
MC790P, MC890P	MRTL
<b>INVERTERS</b>	
MC789P, MC889P	MRTL
<b>EXPANDERS</b>	
MC786P, MC886P	MRTL
MC785P, MC885P	MRTL
MC9721P, MC9821P	mW MRTL
MC9719P, MC9819P	MRTL
<b>MULTI-FUNCTION DEVICES</b>	
MC779P, MC879P	MRTL
MC787P, MC887P	MRTL
<b>ADDERS and SUBTRACTORS</b>	
MC775P, MC875P	MRTL
MC796P, MC896P	MRTL
MC797P, MC897P	MRTL
<b>SHIFT REGISTERS</b>	
MC784P, MC884P	MRTL
MC783P, MC883P	MRTL

**NUMERICAL INDEX**  
**(Functions and Characteristics)**

V<sub>CC</sub> = 3.6 V ± 10%, T<sub>A</sub> = 25°C, Case 93

Function	Type		Output Loading Factor each output		Propagation Delay t <sub>pd</sub> ns typ	Total Power Dissipation mW typ/pkg ①	Page No.
	+15 to +55°C	0 to +75°C	MC700 Series	MC800 Series			
<b>MRTL</b>							
Dual 3-Input NOR Gate	MC715P	MC815P	16	5	12	55/15	6-174
J-K Flip-Flop		MC816P	—	3	35	91/79 ②	6-202
J-K Flip-Flop	MC723P		10	—	35	91/79 ②	6-202
Quad 2-Input NOR Gate	MC724P	MC824P	16	5	12	100/30	6-180
Dual 4-Input NOR Gate	MC725P	MC825P	16	5	12	60/15	6-176
J-K Flip-Flop	MC726P	MC826P	16	5	35	100/86 ②	6-205
Quad Exclusive OR Gate	MC771P	MC871P	16	5	12	87	6-182
Dual Half Adder	MC775P	MC875P	16	5	20	120	6-227
1 J-K Flip-Flop, 1 Expander, 2 Buffers	MC779P	MC879P	—	—	—	166/169 ③	6-221
Dual Half-Shift Register	MC783P	MC883P	13	4	22	140	6-237
Dual Half-Shift Register w/Inverter	MC784P	MC884P	13	4	22	100	6-235
Quad 2-Input Expander	MC785P	MC885P	—	—	12	20/—	6-215
Dual 4-Input Expander	MC786P	MC886P	—	—	12	20/—	6-213
1 J-K Flip-Flop, 1 Inverter, 2 Buffers	MC787P	MC887P	—	—	—	163/177 ③	6-224
Dual 3-Input Buffer, non inverting	MC788P	MC888P	80	25	24	145/56	6-188
Hex Inverter	MC789P	MC889P	16	5	12	130/15	6-211
Dual J-K Flip-Flop	MC790P	MC890P	10	3	35	182/158 ②	6-208
Dual J-K Flip-Flop	MC791P	MC891P	16	5	40	190/160 ②	6-199
Triple 3-Input NOR Gate	MC792P	MC892P	16	5	12	82/24	6-178
Dual Full Adder	MC796P	MC896P	13	4	60	84	6-229
Dual Full Subtractor	MC797P	MC897P	13	4	60	84	6-232
Dual Buffer	MC799P	MC899P	80	25	20	50/100	6-186
Hex Expander	MC9719P	MC9819P	—	—	12	13/—	6-219
<b>mW MRTL</b>							
All Series							
Quad 2-Input NOR Gate	MC717P	MC817P	4	—	27	20/5.0	6-172
Dual 3-Input NOR Gate	MC718P	MC818P	4	—	27	12/2.5	6-166
Dual 4-Input NOR Gate	MC719P	MC819P	4	—	27	13/2.5	6-168
J-K Flip-Flop	MC722P	MC822P	4	—	70	24/20 ②	6-196
Dual J-K Flip-Flop	MC776P	MC876P	2	—	50	41/29 ②	6-190
Dual Type D Flip-Flop	MC778P	MC878P	3	—	60	48/35 ④	6-193
Triple 3-Input NOR Gate	MC793P	MC893P	4	—	27	18/3.5	6-170
Dual 2-Input Buffer	MC798P	MC898P	30	—	57	14/46	6-184
Quad 2-Input Expander	MC9721P	MC9821P	—	—	27	20/—	6-217

① Inputs High/Inputs Low unless otherwise noted.


② Only Clock Input High/Inputs Low

③ Only Clock Input High on flip-flop, other element Inputs High/Inputs Low


④ Direct Set and Direct Clear Low, All Other Inputs High/All Inputs Low

## **GENERAL INFORMATION**

## PLASTIC MRTL MC700P/800P series



**\*TRADEMARK OF MOTOROLA INC**



**MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Input Voltage	—	$\pm 4.0$	Vdc
Power Supply Voltage (Pulsed $\leq 1.0$ s)	—	+12	Vdc
Operating Temperature Range MC700P Series MC800P Series	T <sub>A</sub>	+15 to +55 0 to +75	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C

## **TEST CONDITION TOLERANCES**

$$V_{\text{ROT}} = \pm 10 \text{ mV}, V_{\text{CC}} = \pm 10 \text{ mV}, V_{\text{in}} = \pm 2 \text{ mV}, V_{\text{R}} = \pm 1\%, V_{\text{on}} = \pm 2 \text{ mV}, V_{\text{off}} = \pm 2 \text{ mV}, V_{\text{LL}} = \pm 2 \text{ mV}$$

## **DEFINITIONS**

- |   |  |
|---|--|
| <b>I<sub>A2</sub></b> , I <sub>A3</sub> | Minimum available output current from a device with an output loading factor of 2, 3, 4, 5, 10, 13, and 16 respectively. Output voltage not to fall below the value of V <sub>in</sub> . |
| <b>I<sub>A4</sub></b> , I <sub>A5</sub> | Minimum available output current from a buffer. Output voltage not to fall below the value of V <sub>on</sub> .  |
| <b>I<sub>AM</sub></b>                   | The maximum available current from the output of a Dual Gate.  |
| <b>I<sub>CEX</sub></b>                  | Collector current of a circuit when V <sub>in</sub> is applied to the output pin and V <sub>off</sub> is applied to the input pins.  |
| <b>I<sub>in</sub></b>                   | Maximum input current drawn by one input of a gate with V <sub>in</sub> applied. All other gate inputs are returned to V <sub>bot</sub> .  |
| <b>1.8 I<sub>in</sub></b>               | Current drawn from the V <sub>in</sub> supply by the Toggle pin of the Flip-Flop.  |
| <b>2 I<sub>in</sub></b>                 | Maximum input current drawn by one input of a device with 2 bases internally tied together.  |
| <b>I<sub>L</sub></b>                    | Isolation leakage current.   |

- |               |  |
|---------------|--|
| $I_o$         | Output load current.   |
| $V_{BOT}$     | A high value voltage applied to an input of a device to insure saturation of the driven transistor.  |
| $V_{CC}$      | Supply voltage.  |
| $V_{CE(sat)}$ | Maximum saturation voltage with $V_{BOT}$ applied to the input.  |
| $V_{in}$      | Minimum high level voltage applied to the input of a device.   |
| $V_{LL}$      | A supply voltage low enough to allow flow of leakage currents only.  |
| $V_{off}$     | The maximum voltage which may be applied to an input terminal without turning the transistor on.   |
| $V_{on}$      | The minimum voltage which may be applied to an input terminal that will turn the transistor on.  |
| $V_{out}$     | The maximum output voltage with $V_{on}$ applied to the input.   |
| $V_R$         | Value of external resistor connected to $V_{CC}$ for test purposes.<br>$V_{RH} =$ highest node resistor value<br>$V_{RL} =$ lowest node resistor value |

## **GENERAL RULES**

- EXPANDER RULES:
    1. The MC785P/885P, MC786P/886P and MC9719P/9819P MRTL expanders can be used to expand medium-power MRTL output nodes only. The MC9721P/9821P expander can be used to expand mW MRTL output nodes only.
    2. mW MRTL and MC800 MRTL Series: When using the MC885P, MC886P, MC9819P or MC9721/9821 subtract 0.5 from the output loading factor of the expanded gate for each expander node that is connected; also increase the input loading factor of the expanded gate by a factor of 1.33.
    3. MC700 MRTL Series: When using the MC785P, MC786P or MC9719P subtract 2.0 from the output loading factor of the medium-power MRTL expanded gate for each expander node that is connected; also increase the input loading factor of the medium-power expanded gate by a factor of 3.75.
  - The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output.
  - When mixing MRTL and mWMRTL in the same system, the loading factors must be normalized in accordance with the input current of the units being driven.
  - All unused inputs should be returned to ground.

## LOADING DIAGRAMS

# PLASTIC mW MRTL MC700P/800P series

## LOW POWER mW MRTL DEVICES

The logic diagrams shown describe the MC700P/MC800P Series of low-power resistor-transistor logic integrated circuits and permit quick selection of those circuits required for the implementation of a system design. Pertinent information such as logic equations, truth tables, typical propagation delay time ( $t_{pd}$ ), typical package power dissipation ( $P_D$ ), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (if on the circuit input terminal) or load driving ability — fan-out — (if on the circuit output terminal).


Using the indicated loading factors, these low-power mW

MRTL circuits are compatible with the medium-power MRTL circuits shown on page 6-162. The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output. The loading data is valid over the temperature range of +15 to +55°C for the MC700P Series, and 0 to +75°C for the MC800P Series, with  $V_{CC} = 3.6 \text{ V} \pm 10\%$ .

All elements in the MC700P/MC800P Series operate with  $V_{CC}$  applied to pin 11 and ground connected to pin 4.

## GATES

**MC718P • MC818P**  
Dual 3-Input Gate




$$3 = \overline{2 + 12 + 13}$$

$t_{pd} = 27 \text{ ns}$

$P_D = 12 \text{ mW (Input High)}$   
 $2.5 \text{ mW (Inputs Low)}$

**MC719P • MC819P**  
Dual 4-Input Gate




$$12 = \overline{2 + 3 + 13 + 14}$$

$t_{pd} = 27 \text{ ns}$

$P_D = 13 \text{ mW (Input High)}$   
 $2.5 \text{ mW (Inputs Low)}$

**MC793P • MC893P**  
Triple 3-Input Gate




$$3 = \overline{1 + 2 + 14}$$

$t_{pd} = 27 \text{ ns}$

$P_D = 18 \text{ mW (Input High)}$   
 $3.5 \text{ mW (Inputs Low)}$

**MC717P • MC817P**  
Quad 2-Input Gate




$$3 = \overline{1 + 2}$$

$t_{pd} = 27 \text{ ns}$

$P_D = 20 \text{ mW (Input High)}$   
 $5.0 \text{ mW (Inputs Low)}$

## BUFFERS

**MC798P • MC898P**  
Dual 2-Input Buffer




$$3 = \overline{2 + 13}$$

$t_{pd} = 57 \text{ ns}$

$P_D = 14 \text{ mW (Input High)}$   
 $4.6 \text{ mW (Inputs Low)}$

## FLIP-FLOPS

MC722P • MC822P  
J-K Flip-Flop



$f_{Tog} = 1 \text{ MHz}$   
 $P_D = 24 \text{ mW (Only Clock Input High)}$   
 $20 \text{ mW (Inputs Low)}$

DIRECT INPUT OPERATION ①


S <sub>D</sub>	C <sub>D</sub>	Q	$\bar{Q}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT OPERATION ③

$t_n$ ④		$t_{n+1}$ ④	
S	C	Q	$\bar{Q}$
1	1	$Q_n$	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$

1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
5.  $Q_n$  is the state of the Q output in the time period  $t_n$ .
6. Clock pulse fall time must be  $< 100 \text{ ns}$ .

MC776P • MC876P  
Dual J-K Flip-Flop




$f_{Tog} = 3 \text{ MHz}$   
 $P_D = 41 \text{ mW (Only Clock Input High)}$   
 $29 \text{ mW (Inputs Low)}$

CLOCKED INPUT OPERATION

$t_n$		$t_{n+1}$	
S	C	Q	$\bar{Q}$
1	1	$Q_n$	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	-0	$\bar{Q}_n$	$Q_n$

1. Direct input ( $C_D$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .
4. Clock pulse fall time must be  $< 100 \text{ ns}$ .

MC778P • MC878P  
Dual Type D Flip-Flop



$f_{Tog} = 1 \text{ MHz}$

$P_D = 48 \text{ mW (Direct Set (S_D) and Direct Clear (C_D) Low; all other Inputs High)}$   
 $35 \text{ mW (All Inputs Low)}$

DIRECT INPUT OPERATION ①

S <sub>D</sub>	C <sub>D</sub>	Q	$\bar{Q}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0


CLOCKED INPUT OPERATION ③

$t_n$ ④		$t_{n+1}$ ④	
S	Q	$\bar{Q}$	
1	1	0	
0	0	1	

1. Clock (T input) must be high.
2. The output state will not change when the input state goes from  $S_D = C_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .

## EXPANDERS

MC9721P • MC9821P Quad 2-Input Expander



$3 = \overline{1 + 2}$   
 $t_{pd} = 27 \text{ ns}$   
 $P_D = 20 \text{ mW (Input High)}$   
Negligible (Inputs Low)

## LOADING DIAGRAMS

# PLASTIC mW MRTL MC700P/800P series

## MEDIUM-POWER MRTL DEVICES

The logic diagrams shown describe the MC700P/MC800P Series of medium-power resistor-transistor logic integrated circuits and permit quick selection of those circuits required for the implementation of a system design. Pertinent information such as logic equations, truth tables, typical propagation delay time ( $t_{pd}$ ), typical package power dissipation ( $P_D$ ), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis or brackets indicates the input loading factor (if on the circuit input terminal) or load driving ability – fan-out – (if on the circuit output terminal). The bracketed number is the loading factor when working with other medium-power devices; e.g., [1] is the MRTL load factor defined as 1 times the MRTL basic gate input current (600  $\mu$ Adc @ +25°C). The number in parenthesis is the loading factor when working with mW

MRTL devices; e.g., (3) is the MRTL load factor defined as 3 times the mW MRTL basic gate input current (140  $\mu$ Adc @ +25°C).

Using the parenthetic loading factors, these medium-power MRTL circuits are compatible with the low-power mW MRTL circuits shown on page 6-159. The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output. The loading data is valid over the temperature range of +15 to +55°C for the MC700P Series, and 0 to +75°C for the MC800P Series, with  $V_{CC} = 3.6$  V  $\pm 10\%$ .


All elements in the MC700P/800P Series operate with  $V_{CC}$  applied to pin 11 and ground connected to pin 4.

## GATES


<b>MC715P • MC815P</b> Dual 3-Input Gate	<b>MC724P • MC824P</b> Quad 2-Input Gate	<b>MC771P • MC871P</b> Quad Exclusive "OR" Gate
<p><math>3 = \overline{2 + 12 + 13}</math>  <math>t_{pd} = 12</math> ns  <math>P_D = 55</math> mW (Input High)  <math>15</math> mW (Inputs Low)</p>	<p><math>3 = \overline{1 + 2}</math>  <math>t_{pd} = 12</math> ns  <math>P_D = 100</math> mW (Input High)  <math>30</math> mW (Inputs Low)</p>	
<b>MC725P • MC825P</b> Dual 4-Input Gate	<b>MC792P • MC892P</b> Triple 3-Input Gate	
<p><math>12 = \overline{2 + 3 + 13 + 14}</math>  <math>t_{pd} = 12</math> ns  <math>P_D = 60</math> mW (Input High)  <math>15</math> mW (Inputs Low)</p>	<p><math>3 = \overline{1 + 2 + 14}</math>  <math>t_{pd} = 12</math> ns  <math>P_D = 82</math> mW (Input High)  <math>24</math> mW (Inputs Low)</p>	<p><math>3 = \overline{1 + 2 + 14}</math>  <math>t_{pd} = 12</math> ns  <math>P_D = 87</math> mW</p>

## MEDIUM-POWER MRTL DEVICES (continued)


### BUFFERS



### HALF-SHIFT REGISTERS



### EXPANDERS



## MEDIUM-POWER MRTL DEVICES (continued)

### FLIP-FLOPS

#### DIRECT INPUT OPERATION ①

S <sub>D</sub>	C <sub>D</sub>	Q	$\bar{Q}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0


#### CLOCKED INPUT OPERATION ③ all types

t <sub>n</sub> ④		t <sub>n+1</sub> ④	
S	C	Q	$\bar{Q}$
1	1	Q <sub>n</sub> ⑤	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	Q <sub>n</sub> ⑤

#### J-K FLIP-FLOP TRUTH TABLES


1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from S<sub>D</sub> = C<sub>D</sub> to S<sub>D</sub> = C<sub>D</sub> = 0. The output state cannot be predetermined in the case where the input goes from S<sub>D</sub> = C<sub>D</sub> = 1 to S<sub>D</sub> = C<sub>D</sub> = 0.
3. Direct inputs (C<sub>D</sub> and S<sub>D</sub>) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted t<sub>n</sub> and the time period subsequent to this transition is denoted t<sub>n+1</sub>.
5. Q<sub>n</sub> is the state of the Q output in the time period t<sub>n</sub>.
6. Clock pulse fall time must be < 100 ns.

#### MC723P • MC816P J-K Flip-Flop




f<sub>Tog</sub> = 4 MHz  
P<sub>D</sub> = 91 mW (Only Clock Input High)  
79 mW (Inputs Low)

#### MC726P • MC826P J-K Flip-Flop




f<sub>Tog</sub> = 4 MHz  
P<sub>D</sub> = 100 mW (Only Clock Input High)  
86 mW (Inputs Low)

#### MC791P • MC891P Dual J-K Flip-Flop



f<sub>Tog</sub> = 4 MHz  
P<sub>D</sub> = 190 mW (Only Clock Input High)  
160 mW (Inputs Low)

#### MC790P • MC890P Dual J-K Flip-Flop




f<sub>Tog</sub> = 4 MHz  
P<sub>D</sub> = 182 mW (Only Clock Input High)  
158 mW (Inputs Low)

### MULTIFUNCTION DEVICES

#### MC779P • MC879P Multifunction

(1 J-K FLIP-FLOP, 1 EXPANDER, 2 BUFFERS)




	f <sub>Tog</sub> MHz	t <sub>pd</sub> ns	P <sub>D</sub> mW
FLIP-FLOP	4	—	91‡
EACH BUFFER	—	15	25
EXPANDER	—	12	2.5
			Negligible

‡Only Clock Input High

\*Input loading factor is 3 for mW MRTL, or 1 for MRTL, if pin 12 is tied to pin 8 or 9 on the same package.

#### MC787P • MC887P Multifunction

(1 J-K FLIP-FLOP, 1 INVERTER, 2 BUFFERS)




	f <sub>Tog</sub> MHz	t <sub>pd</sub> ns	P <sub>D</sub> mW
FLIP-FLOP	4	—	91‡
EACH BUFFER	—	15	25
INVERTER	—	12	22
			8

‡Only Clock Input High

### HALF ADDERS

MC775P • MC875P  
Dual Half Adder




$$13 = (14 + 1) (2 + 3)$$

$$12 = \overline{2 + 3}$$

$t_{pd} = 20$  ns  
 $P_D = 120$  mW typ

### INVERTER

MC789P • MC889P  
Hex Inverter




$t_{pd} = 12$  ns  
 $P_D = 130$  mW (Input High)  
15 mW (Inputs Low)

$$1 = \overline{14}$$

### FULL ADDER

MC796P • MC896P  
Dual Full Adder



$$C_0 = ABC_1 + AB\bar{C}_1 + A\bar{B}C_1 + \bar{A}\bar{B}C_1$$

$$S = ABC_1 + A\bar{B}C_1 + \bar{A}\bar{B}C_1 + \bar{A}\bar{B}\bar{C}_1$$

$t_{pd} = 60$  ns typical


$P_D = 84$  mW typical

#### TRUTH TABLE

Input Logic Level		Output Logic Level		
A	B	$C_1$	S	$C_0$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

### FULL SUBTRACTOR

MC797P • MC897P  
Dual Full Subtractor



$$D = YX\bar{B}_1 + Y\bar{X}\bar{B}_1 + \bar{Y}X\bar{B}_1 + \bar{Y}\bar{X}\bar{B}_1$$

$$B_0 = \bar{Y}X\bar{B}_1 + Y\bar{X}\bar{B}_1 + YX\bar{B}_1 + Y\bar{X}B_1$$

$t_{pd} = 60$  ns typical

$P_D = 84$  mW typical


#### TRUTH TABLE

Input Logic Level		Output Logic Level		
X	Y	$B_1$	D	$B_0$
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


DUAL 3-INPUT GATES

PLASTIC mW MRTL MC700P/800P series

## MC718P • MC818P



Two 3-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.





$$3 = \overline{2 + 12 + 13}$$

NUMBER IN PARENTHESIS  
INDICATES MC718P, MC818P LOADING FACTOR

$$\begin{aligned} t_{pd} &= 27 \text{ ns} \\ P_d &= 12 \text{ mW (Input High)} \\ &\quad 2.5 \text{ mW (Inputs Low)} \end{aligned}$$

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one gate only.  
The other gate is tested in the same manner.

@ Test Temperature	TEST VOLTAGE VALUES (Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
MC818P	0°C	0.880	0.850	1.80	0.500	3.60
	+25°C	0.830	0.800	1.80	0.460	3.60
	+75°C	0.740	0.710	1.80	0.400	3.60
	+15°C	0.865	0.865	1.80	0.475	3.60
	+25°C	0.850	0.850	1.80	0.460	3.60
	+55°C	0.800	0.800	1.80	0.430	3.60


Characteristic	Symbol	Pin Under Test	MC818P Test Limits						MC718P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd	
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		2	-	12, 13	-	11	4
Input Current	I <sub>in</sub>	2 12 13	- - -	150 ↓ -	- - -	140 ↓ -	- - -	140 ↓ -	μAdc ↓	- - -	150 ↓ -	- - -	150 ↓ -	- - -	150 ↓ -	2 12 13	- - -	12, 13 2, 13 2, 12	- - -	11 ↓	4 ↓	
Output Current	I <sub>A4</sub>	3	570	-	570	-	535	-	μAdc	570	-	570	-	570	-	μAdc	3	-	-	2, 12, 13	11	4
Output Voltage	V <sub>out</sub>	3 3 3	- - -	400 ↓ -	- - -	350 ↓ -	- - -	300 ↓ -	mVdc ↓	- - -	400 ↓ -	- - -	300 ↓ -	- - -	320 ↓ -	mVdc ↓	- - -	12 13 2	- - -	- - -	11 ↓	2, 4, 13 2, 4, 13 4, 12, 13
Saturation Voltage	V <sub>CE(sat)</sub>	3 3 3	- - -	250 ↓ -	- - -	250 ↓ -	- - -	250 ↓ -	mVdc ↓	- - -	220 ↓ -	- - -	230 ↓ -	- - -	320 ↓ -	mVdc ↓	- - -	12 13 2	- - -	- - -	11 ↓	2, 4, 13 2, 4, 12 4, 12, 13
Switching Time	t <sub>on</sub> + t <sub>off</sub>	3, 13	-	-	-	90	-	-	ns	-	-	-	90	-	-	ns	Pulse In 13	Pulse Out 3	-	-	11	2, 4, 12

Ground unused input pins. Other pins not listed are left open.


DUAL 4-INPUT GATES

PLASTIC mW MRTL MC700P/800P series

**MC719P • MC819P**



Two 4-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.





$$12 = \overline{2 + 3 + 13 + 14}$$

NUMBER IN PARENTHESIS INDICATES MC719P, MC819P LOADING FACTOR

$$t_{pd} = 27\text{ ns}$$

$$P_d = \begin{cases} 13\text{ mW} & (\text{Input High}) \\ 2.5\text{ mW} & (\text{Inputs Low}) \end{cases}$$

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
The other gate is tested in the same manner.

		Pin Under Test		TEST VOLTAGE VALUES												Gnd			
				(Volts)															
MC819P	@ Test Temperature	$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{cc}$													
		0°C	0.880	0.850	1.80	0.500	3.60												
		+25°C	0.830	0.800	1.80	0.460	3.60												
	+75°C	0.740	0.710	1.80	0.400	3.60													
MC719P	@ Test Temperature	+15°C	0.865	0.865	1.80	0.475	3.60												
		+25°C	0.850	0.850	1.80	0.460	3.60												
		+55°C	0.800	0.800	1.80	0.430	3.60												


Characteristic	Symbol	Pin Under Test	MC819P Test Limits						MC719P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{cc}$	
Input Current	$I_{in}$	2 3 13 14	-	150	-	140	-	140	$\mu\text{A}/\text{dc}$	-	150	-	150	-	150	$\mu\text{A}/\text{dc}$	2 3 13 14	-	3,13,14 2,13,14 2,3,14 2,3,13	-	11	4
Output Current	$I_{A4}$	12	570	-	570	-	535	-	$\mu\text{A}/\text{dc}$	570	-	570	-	570	-	$\mu\text{A}/\text{dc}$	-	12	-	2,3,13, 14	11	4
Output Voltage	$V_{out}$	12 12 12 12	-	400	-	350	-	300	$\text{mV}/\text{dc}$	-	400	-	300	-	320	$\text{mV}/\text{dc}$	-	13 14 2 3	-	-	11	2,3,4,14 2,3,4,13 3,4,13,14 2,4,13,14
Saturation Voltage	$V_{CE(\text{sat})}$	12 12 12 12	-	250	-	250	-	250	$\text{mV}/\text{dc}$	-	220	-	230	-	320	$\text{mV}/\text{dc}$	-	- - - -	13 14 2 3	-	11	2,3,4,14 2,3,4,13 3,4,13,14 2,4,13,14
Switching Time	$t_{on} + t_{off}$	2, 12	-	-	-	90	-	-	ns	-	-	-	90	-	-	ns	Pulse In 2	Pulse Out 12	-	-	11	3,4,13,14

Ground inputs of gate not under test. Other pins not listed are left open.


## TRIPLE 3-INPUT GATES

PLASTIC mW MRTL MC700P/800P series

## MC793P • MC893P





Three 3-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-coupled to form bistable elements.



NUMBER IN PARENTHESIS  
 INDICATES MC793P, MC893P LOADING FACTOR

$t_{pd} = 27 \text{ ns}$   
 $P_d = 18 \text{ mW (Input High)}$   
 $3.5 \text{ mW (Inputs Low)}$

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
The other gates are tested in the same manner.

@ Test Temperature	TEST VOLTAGE VALUES					
	(Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
MC893P	0°C	0.880	0.850	1.80	0.500	3.60
	+25°C	0.830	0.800	1.80	0.460	3.60
	+75°C	0.740	0.710	1.80	0.400	3.60
	+15°C	0.865	0.865	1.80	0.475	3.60
	+25°C	0.850	0.850	1.80	0.460	3.60
	+55°C	0.800	0.800	1.80	0.430	3.60


Characteristic	Symbol	Pin Under Test	MC893P Test Limits						MC793P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		1	-	2,14	-	11	4
Input Current	I <sub>in</sub>	1 2 14	-	150	-	140	-	140	μ.Adc	-	150	-	150	-	150	μ.Adc	1 2 14	-	1,14 1,2	-	11	4
Output Current	I <sub>A4</sub>	3	570	-	570	-	535	-	μ.Adc	570	-	570	-	570	-	μ.Adc	-	3	-	1,2,14	11	4
Output Voltage	V <sub>out</sub>	3 3 3	-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc	-	14 1 2	-	-	11	1,2,4 2,4,14 1,4,14
Saturation Voltage	V <sub>CE(sat)</sub>	3 3 3	-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc	-	-	14 1 2	-	11	1,2,4 2,4,14 1,4,14
Switching Time	t <sub>on</sub> + t <sub>off</sub>	1,3	-	-	-	90	-	-	ns	-	-	-	90	-	-	ns	Pulse In 1	Pulse Out 3	-	-	11	2,4,14

Ground input pins of gates not under test. Other pins not listed are left open.


QUAD 2-INPUT GATES

PLASTIC mW MRTL MC700P/800P series

**MC717P • MC817P**



Four 2-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-coupled to form bistable elements.





NUMBER IN PARENTHESIS  
 INDICATES MC717P, MC817P LOADING FACTOR

$$t_{pd} = 27 \text{ ns}$$

$$P_D = 20 \text{ mW (Input High)}$$

$$5.0 \text{ mW (Inputs Low)}$$

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**



**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one gate only.  
The other gates are tested in the same manner.

TEST VOLTAGE VALUES (Volts)						
@ Test Temperature	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
	0°C	0.880	0.850	1.80	0.500	3.60
MC817P	+25°C	0.830	0.800	1.80	0.460	3.60
	+75°C	0.740	0.710	1.80	0.400	3.60
MC717P	+15°C	0.865	0.865	1.80	0.475	3.60
	+25°C	0.850	0.850	1.80	0.460	3.60
	+55°C	0.800	0.800	1.80	0.430	3.60


Characteristic	Symbol	Pin Under Test	MC817P Test Limits						MC717P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max								
Input Current	I <sub>in</sub>	1 2	- 150	- 150	- 140	- 140	- 140	- 140	μAdc μAdc	- 150	150 - 150	- 150	150 - 150	- 150	150 - 150	μAdc μAdc	1 2	- 1	2 1	- 1, 2	11 11	4 4
Output Current	I <sub>A4</sub>	3	570	-	570	-	535	-	μAdc	570	-	570	-	570	-	μAdc	-	3	-	1, 2	11	4
Output Voltage	V <sub>out</sub>	3 3	- 400	- 400	- 350	- 350	- 300	- 300	mVdc mVdc	- 400	400 - 300	- 300	300 - 320	- 320	320 - 320	mVdc mVdc	- -	1 2	- -	- -	11 11	2, 4 1, 4
Saturation Voltage	V <sub>CE(sat)</sub>	3 3	- 250	- 250	- 250	- 250	- 250	- 250	mVdc mVdc	- 220	220 - 230	- 230	230 - 320	- 320	320 - 320	mVdc mVdc	- -	- -	1 2	- -	11 11	2, 4 1, 4
Switching Time	t <sub>on</sub> + t <sub>off</sub>	1, 3	-	-	-	90	-	-	ns	-	-	-	90	-	-	ns	Pulse In 1	Pulse Out 3	-	-	11	2, 4

Ground input pins of gates not under test. Other pins not listed are left open.


DUAL 3-INPUT GATES

PLASTIC MRTL MC700P/800P series

## MC715P • MC815P



Two 3-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-coupled to form bistable elements.



$$3 = \overline{2} + \overline{12} + \overline{13}$$

NUMBER IN PARENTHESIS  
 INDICATES MC715P LOADING FACTOR



NUMBER IN BRACKETS  
 INDICATES MC815P LOADING FACTOR

$$t_{pd} = 12 \text{ ns}$$

$$P_D = 65 \text{ mW (Input High)}$$

$$15 \text{ mW (Inputs Low)}$$

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
The other gate is tested in the same manner.

@ Test Temperature		TEST VOLTAGE VALUES					Gnd	
		(Volts)						
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>		
MC815P	0°C	0.960	0.930	1.80	0.570	3.60		
	+25°C	0.910	0.880	1.80	0.500	3.60		
	+75°C	0.820	0.790	1.80	0.450	3.60		
MC715P	+15°C	0.865	0.865	1.80	0.475	3.60		
	+25°C	0.850	0.850	1.80	0.460	3.60		
	+55°C	0.800	0.800	1.80	0.430	3.60		


Characteristic	Symbol	Pin Under Test	MC815P Test Limits						MC715P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		2	12, 13	-	11	4	
Input Current	I <sub>in</sub>	2 12 13	- -	600 ↓	- -	600 ↓	- -	570 ↓	μAdc	- -	500 ↓	- -	500 ↓	- -	470 ↓	μAdc	2 12 13	- - -	12, 13 2, 13 2, 12	- - -	11 ↓	4 ↓
Output Current	I <sub>A5</sub> *	3	3.00	-	3.00	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	3	-	2, 12, 13	11	4
Output Voltage	V <sub>out</sub>	3 3 3	- - -	500 ↓	- -	400 ↓	- -	400 ↓	mVdc	- -	400 ↓	- -	300 ↓	- -	320 ↓	mVdc	- -	12 13 2	- - -	- - -	11 ↓	2, 4, 13 2, 4, 12 4, 12, 13
Saturation Voltage	V <sub>CE(sat)</sub>	3 3 3	- - -	400 ↓	- -	300 ↓	- -	350 ↓	mVdc	- -	300 ↓	- -	290 ↓	- -	320 ↓	mVdc	- -	12 13 2	- - -	- - -	11 ↓	2, 4, 13 2, 4, 12 4, 12, 13
Switching Time	t <sub>on</sub> + t <sub>off</sub>	3, 13	-	-	-	48	-	-	ns	-	-	-	48	-	-	ns	Pulse In 13	Pulse Out 3	-	-	11	2, 4, 12

Ground input pins of gate not under test. Other pins not listed are left open. \*Symbol is I<sub>A16</sub> for MC715P.


DUAL 4-INPUT GATES

PLASTIC MRTL MC700P/800P series

**MC725P • MC825P**



Two 4-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-coupled to form bistable elements.





$12 = \overline{2 + 3 + 13 + 14}$   
 NUMBER IN PARENTHESIS  
 INDICATES MC725P LOADING FACTOR

NUMBER IN BRACKETS  
 INDICATES MC825P LOADING FACTOR

$t_{pd} = 12 \text{ ns}$   
 $P_d = 60 \text{ mW (Input High)}$   
 $15 \text{ mW (Inputs Low)}$

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**



@ Test Temperature	TEST VOLTAGE VALUES						
	(Volts)						
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>		
MC825P	0.960	0.930	1.80	0.570	3.60		
	0.910	0.880	1.80	0.500	3.60		
	0.820	0.790	1.80	0.450	3.60		
MC725P	0.865	0.865	1.80	0.475	3.60		
	0.850	0.850	1.80	0.460	3.60		
	0.800	0.800	1.80	0.430	3.60		

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.  
The other gate is tested in the same manner.


Characteristic	Symbol	Pin Under Test	MC825P Test Limits						MC725P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	2	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	2	-	3,13,14	-	11	4
		3	-	-	-	-	-	-		-	-	-	-	-	-	3	-	2,13,14	-			
		13	-	-	-	-	-	-		-	-	-	-	-	-	13	-	2,3,14	-			
		14	-	-	-	-	-	-		-	-	-	-	-	-	14	-	2,3,13	-			
Output Current	I <sub>A5</sub> *	12	3.00	-	3.00	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	12	-	2,3,13,14	11	4
Output Voltage	V <sub>out</sub>	12	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	13	-	-		2,3,4,14
		12	-	-	-	-	-	-		-	-	-	-	-	-	14	-	-	-		2,3,4,13	
		12	-	-	-	-	-	-		-	-	-	-	-	-	2	-	-	-		3,4,13,14	
		12	-	-	-	-	-	-		-	-	-	-	-	-	3	-	-	-		2,4,13,14	
Saturation Voltage	V <sub>CE(sat)</sub>	12	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	13	-	11	2,3,4,14
		12	-	-	-	-	-	-		-	-	-	-	-	-	12	-	14	-		2,3,4,13	
		12	-	-	-	-	-	-		-	-	-	-	-	-	2	-	-	-		3,4,13,14	
		12	-	-	-	-	-	-		-	-	-	-	-	-	3	-	-	-		2,4,13,14	
Switching Time	t <sub>on</sub> + t <sub>off</sub>	2, 12	-	-	-	48	-	-	ns	-	-	-	48	-	-	ns	Pulse In	Pulse Out			11	3,4,13,14
																	2	12	-	-		

Ground input pins of gate not under test. Other pins not listed are left open. \*Symbol is I<sub>A16</sub> for MC725P.


TRIPLE 3-INPUT GATES

PLASTIC MRTL MC700P/800P series

**MC792P • MC892P**



Three 3-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-coupled to form bistable elements.



$$3 = \overline{1} + 2 + 14$$

NUMBER IN PARENTHESIS INDICATES MC792P LOADING FACTOR.



NUMBER IN BRACKETS INDICATES MC892P LOADING FACTOR.

$$t_{pd} = 12 \text{ ns}$$

$$P_d = 82 \text{ mW (Input High)}$$

$$24 \text{ mW (Inputs Low)}$$

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**




@ Test Temperature	TEST VOLTAGE VALUES						
	(Volts)						
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>		
MC892P	0°C	0.960	0.930	1.80	0.570	3.60	
	+25°C	0.910	0.880	1.80	0.500	3.60	
	+75°C	0.820	0.790	1.80	0.450	3.60	
	+15°C	0.865	0.865	1.80	0.475	3.60	
	+25°C	0.850	0.850	1.80	0.460	3.60	
	+55°C	0.800	0.800	1.80	0.430	3.60	
MC792P	0°C	1	-	2, 14	-	11	
	+25°C	2	-	1, 14	-	↓	
	+75°C	14	-	1, 2	-	↓	
	+15°C	1	-	-	-	11	
	+25°C	2	-	-	-	↓	
	+55°C	14	-	-	-	↓	

## ELECTRICAL CHARACTERISTICS


Test procedures are shown for one gate only.  
The other gates are tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC892P Test Limits						MC792P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max		
Input Current	I <sub>in</sub>	1 2 14	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	1 2 14	-	2, 14	-	11	4 ↓
Output Current	I <sub>A5</sub> *	3	3.00	-	3.00	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	3	-	1, 2, 14	11	4
Output Voltage	V <sub>out</sub>	3 3 3	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	14	-	-	11	1, 2, 4 2, 4, 14 1, 4, 14
Saturation Voltage	V <sub>CE(sat)</sub>	3 3 3	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	14	-	11	1, 2, 4 2, 4, 14 1, 4, 14
Switching Time	t <sub>on</sub> + t <sub>off</sub>	1, 3	-	-	-	48	-	-	ns	-	-	-	48	-	-	ns	Pulse In	Pulse Out	-	-	11	2, 4, 14
																	1	3	-	-		

Ground input pins of gates not under test. Other pins not listed are left open. \*I<sub>A16</sub> is symbol for MC792P.

**MC724P • MC824P**

Four 2-input positive logic NOR gates in a single package. Each may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-coupled to form bistable elements.





NUMBER IN PARENTHESIS INDICATES MC724P LOADING FACTOR  
 NUMBER IN BRACKETS INDICATES MC824P LOADING FACTOR

$$t_{pd} = 12 \text{ ns}$$

$$P_d = 100 \text{ mW (Input High)}$$

$$30 \text{ mW (Inputs Low)}$$

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

TEST VOLTAGE VALUES					
(Volts)					
	$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{cc}$
MC824P	0.960	0.930	1.80	0.570	3.60
	0.910	0.880	1.80	0.500	3.60
	0.820	0.790	1.80	0.450	3.60
	0.865	0.865	1.80	0.475	3.60
	0.850	0.850	1.80	0.460	3.60
	0.800	0.800	1.80	0.430	3.60
MC724P	+25°C				
	+75°C				
	+15°C				
	+25°C				
	+55°C				

## ELECTRICAL CHARACTERISTICS


Test procedures are shown for one gate only.  
The other gates are tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC824P Test Limits						MC724P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		+15°C		+25°C		+55°C		$V_{in}$	$V_{on}$	$V_{BOT}$	$V_{off}$	$V_{cc}$			
			Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Unit								
Input Current	$I_{in}$	1 2	- 600	- 600	- 600	- 570	$\mu$ Adc $\mu$ Adc	- 500	- 500	- 500	- 470	- 470	- 470	$\mu$ Adc $\mu$ Adc	1 2	- -	2 1	- -	11 11	4 4		
Output Current	$I_{A5}^*$	3	3.0	-	3.0	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	3	-	1, 2	11	4
Output Voltage	$V_{out}$	3 3	- 500	- 500	- 400	- 400	400 400	- -	mVdc mVdc	- 400	- 300	- 300	- -	320 320	- 320	mVdc mVdc	- -	1 2	- -	- -	11 11	2, 4 1, 4
Saturation Voltage	$V_{CE(sat)}$	3 3	- 400	- 400	- 300	- 300	300 350	- -	mVdc mVdc	- 300	- 290	- -	- -	320 320	- 320	mVdc mVdc	- -	- 2	- -	1 2	11 11	2, 4 1, 4
Switching Time	$t_{on} + t_{off}$	1, 3	-	-	-	48	-	-	ns	-	-	-	48	-	-	ns	Pulse In 1	Pulse Out 3	-	-	11	2, 4

Ground input pins of gates not under test. Other pins not listed are left open. \* $I_{A16}$  is symbol for MC724P.

**MC771P • MC871P**

Four gate arrays designed to provide the Exclusive OR function. The output is high only if one input is high and all other inputs are low.



NUMBER IN PARENTHESIS INDICATES  
LOADING FACTOR FOR MC771P

NUMBER IN BRACKETS INDICATES  
LOADING FACTOR FOR MC871P

**ELECTRICAL CHARACTERISTICS**


Test procedures are shown for one gate only.  
The other gates are tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC871P Test Limits						MC771P Test Limits						TEST VOLTAGE VALUES						Gnd		
			0°C		+25°C		+75°C		+15°C		+25°C		+55°C		+15°C		+25°C		+55°C				
			Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Unit	Min	Max	Min	Max	V <sub>in</sub>	V <sub>on</sub>	V <sub>bot</sub>	V <sub>eff</sub>	V <sub>cc</sub>
Input Current	$I_{A1}$	1	-	1.2	-	1.2	-	1.1	mAdc	-	1.00	-	1.00	-	0.94	mAdc	1	-	-	2	11	4	
		2	-	1.2	-	1.2	-	1.1	mAdc	-	1.00	-	1.00	-	0.94	mAdc	2	-	-	1	11	4	
Output Current	$I_{A5^*}$	3	3.00	-	3.00	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	mAdc	-	1,3	-	2	11	4		
		3	3.00	-	3.00	-	3.00	-	mAdc	2.65	-	2.65	-	2.50	mAdc	-	2,3	-	1	11	4		
Output Voltage	$V_{out}$	3	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	1,2	-	1,2	11	4	
		3	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	1,2	-	1,2	11	4	
Switching Time	t	1+3+	-	-	-	40	-	ns	-	-	-	40	-	-	ns	Pulse In	1	2	3	-	11	4	
		1-3+	-	-	-	40	-	ns	-	-	-	40	-	-	ns	Pulse In	1	2	-	1	11	4	
		2+3+	-	-	-	40	-	ns	-	-	-	40	-	-	ns	Pulse In	2	-	1	1	11	4	
		2-3-	-	-	-	40	-	ns	-	-	-	40	-	-	ns	Pulse In	2	-	1	1	11	4	


Ground inputs of gates not under test. Other pins not listed are left open.

\* Symbol is  $I_{A16}$  for MC771P.

## MC771P, MC871P (continued)




### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS




DUAL 2-INPUT BUFFERS

PLASTIC mW MRTL MC700P/800P series

## MC798P • MC898P





Dual 2-input buffers designed to drive a greater number of loads than the basic Resistor Transistor Logic circuit. Returning an input resistor to  $V_{CC}$  allows for capacitive coupling in multivibrator and differentiator applications.



$t_{pd} = 57 \text{ ns}$   
 $P_d = 14 \text{ mW (Input High)}$   
 $46 \text{ (Inputs Low)}$

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



TEST VOLTAGE VALUES						
@ Test Temperature		(Volts)			(k Ohms)	
MC898P	0°C	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>
	+25°C	0.880	0.850	1.80	0.500	3.60
	+75°C	0.830	0.800	1.80	0.460	3.60
	+15°C	0.740	0.710	1.80	0.400	3.60
	+25°C	0.865	0.865	1.80	0.475	3.60
MC798P	+55°C	0.850	0.850	1.80	0.460	3.60
	+55°C	0.800	0.800	1.80	0.430	3.60

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one buffer only.  
The other buffer is tested in the same manner.


Characteristic	Symbol	Pin Under Test	MC898P Test Limits						MC798P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R*</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min		
Input Current	2 I <sub>in</sub>	2	-	300	-	280	-	280	μAdc	-	300	-	300	-	300	μAdc	2	-	13	-	11	-	4
Output Current	I <sub>AB</sub>	3	4.5	-	4.5	-	4.5	-	mAdc	5.0	-	5.0	-	5.0	-	mAdc	-	3	-	2, 13	11	-	4
Output Voltage	V <sub>out</sub>	3	-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc	-	13	-	-	11	3	2, 4
		3	-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc	-	2	-	-	11	3	4, 13
Saturation Voltage	V <sub>CE(sat)</sub>	3	-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc	-	-	13	-	11	3	2, 4
		3	-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc	-	-	2	-	11	3	4, 13
Switching Time	t <sub>on</sub> + t <sub>off</sub>	2, 3	-	-	-	160	-	-	ns	-	-	-	160	-	-	ns	Pulse In	Pulse Out	-	-	11	-	4, 13

Ground input pins of buffer not under test. Other pins not listed are left open. \*Resistor value to V<sub>CC</sub>.


DUAL BUFFERS

PLASTIC MRTL MC799P/800P series

**MC799P • MC899P**





The dual buffer is designed to drive a greater number of load circuits than the basic RTL circuit. Because this circuit has a very low output impedance the rise times of output waveforms are maintained when driving capacitive loads. A resistor which is internally connected to the input allows for capacitive coupling to the input, the differentiation of input waveforms and various multivibrator applications.



NUMBER IN PARENTHESIS INDICATES MC799P LOADING FACTOR.  
 NUMBER IN BRACKETS INDICATES MC899P LOADING FACTOR

$t_{pd} = 20\text{ ns}$   
 $P_d = 50\text{ mW}$  (Input High)  
 $100\text{ mW}$  (Inputs Low)

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one buffer only.  
The other buffer is tested in the same manner.

@ Test Temperature	TEST VOLTAGE VALUES						Gnd
	(Volts)					(Ohms)	
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
MC899P	0.960	0.930	1.80	0.570	3.60	640	
	0.910	0.800	1.80	0.500	3.60	640	
	0.820	0.790	1.80	0.450	3.60	750	
MC799P	0.865	0.865	1.80	0.475	3.60	640	
	0.850	0.850	1.80	0.460	3.60	640	
	0.800	0.800	1.80	0.430	3.60	640	


Characteristic	Symbol	Pin Under Test	MC899P Test Limits						MC799P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd			
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min			
Input Current	2I <sub>in</sub>	13	-	1.2	-	1.2	-	1.1	mAdc	-	1.0	-	1.0	-	0.94	mAdc	13	-	-	-	-	11	-	4
Output Current	I <sub>A5</sub> ** I <sub>AB</sub>	2 3	3.0 15.0	-	3.0 15.0	-	2.85 14.25	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	2	-	13	11	-	-	4
Output Voltage	V <sub>out</sub>	2 3	-	500 500	-	400 400	-	400 400	mVdc	-	400	-	300	-	320	mVdc	-	13	-	-	11	-	3	4
Saturation Voltage	V <sub>CE(sat)</sub>	2 2 3	-	400 -	-	300 -	-	350 -	mVdc	-	300 -	-	290 -	-	320 -	mVdc	-	-	-	13	11, 12 11	3	4	
Switching Time	t	13+3- 13-3+ 13+2- 13-2+	-	-	-	30 45 28 32	-	-	ns	-	-	-	30 45 28 32	-	-	ns	Pulse In 13	Pulse Out 3 3 2 2	-	-	11	-	4	

Ground all unused input pins. Other pins not listed are left open. \* Resistor Value to V<sub>CC</sub>. \*\* Symbol is I<sub>A16</sub> for MC799P.


DUAL 3-INPUT BUFFERS  
NON-INVERTING

PLASTIC mW MRTL MC700P/800P series

## MC788P • MC888P



Two 3-input positive logic NOR gates, each followed by an inverting and non-inverting high fan-out amplifier, are provided in a single package. For each section, the output from each stage is available. If more than one output is used, the full loading factors cannot be employed since each output provides the drive for the succeeding stage.




$$14 = \overline{1 + 2 + 3} \quad 13 = \overline{1 + 2 + 3} \quad 12 = \overline{1 + 2 + 3}$$

NUMBER IN PARENTHESIS INDICATES MC788P LOADING FACTOR.  
NUMBER IN BRACKETS INDICATES MC888P LOADING FACTOR.


$$t_{pd} = 24 \text{ ns}$$

P<sub>b</sub> = 145 mW (Input Low)  
56 mW (Inputs Low)

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



Test each output independently. For each test, use only the load associated with the output under test (pin 13 test uses the same load as pin 14 test). Outputs not under test should be left open.



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one buffer only.  
The other buffer is tested in the same manner.

@ Test Temperature	TEST VOLTAGE VALUES						
	(Volts)				(Ohms)		
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
MC88BP	0°C	0.960	0.930	1.80	0.570	3.60	640
	+25°C	0.910	0.880	1.80	0.500	3.60	640
	+75°C	0.820	0.790	1.80	0.450	3.60	750
MC788P	+15°C	0.865	0.865	1.80	0.475	3.60	640
	+25°C	0.850	0.850	1.80	0.460	3.60	640
	+55°C	0.800	0.800	1.80	0.430	3.60	640

Characteristic	Symbol	Pin Under Test	MC888P Test Limits						MC788P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min		
Input Current	I <sub>in</sub>	1 2 3	- - -	600 - ↓	- - -	600 - ↓	- - -	570 - ↓	μAdc ↓	- - -	500 - ↓	- - -	500 - ↓	- - -	470 - ↓	μAdc ↓	1 2 3	- - -	2, 3 1, 3 1, 2	- - -	11 - ↓	- - -	4 ↓
Output Current	I <sub>AB</sub> † I <sub>A5</sub> # I <sub>A3</sub> ‡	12 13 14	15.0 3.0 1.8	- - -	15.0 3.0 1.8	- - -	14.25 2.85 1.71	- - -	mAdc ↓	13.50 2.65	- - -	13.75 2.65	- - -	12.50 2.50	- - -	mAdc mAdc	- - -	12 13 14	- - 1, 2, 3	14 14 - ↓	11 - -	- - -	4 ↓
Output Voltage	V <sub>out</sub>	12 13 14 14 14	- - - - -	500 - - - ↓	- - - - -	400 - - - -	- - - - -	400 mVdc ↓	- - - - -	400 - - - -	- - - - -	300 - - - -	- - - - -	320 mVdc ↓	- - - - -	14 14 1 2 3	- - - - -	11 - - - -	12 - - - -	1,2,3, 1,2,3, 2,3,4 1,3,4 1,2,4			
Saturation Voltage	V <sub>CE(sat)</sub>	12 13 14 14 14	- - - - -	400 - - - ↓	- - - - -	300 - - - -	- - - - -	350 mVdc ↓	- - - - -	300 - - - -	- - - - -	290 - - - -	- - - - -	320 mVdc ↓	- - - - -	- - 1 2 3	- - - - -	14 14 1 2 3	- - - - -	11 - - - -	12 - - - -	1,2,3, 1,2,3, 2,3,4 1,3,4 1,2,4	
Switching Time	t	1+12+	-	-	-	65	-	-	-	-	-	-	65	-	-	-	1	12	-	-	11	-	2,3,4
		1-12-	-	-	-	58	-	-	-	-	-	-	58	-	-	-	1	12	-	-	-	-	-
		1+13+	-	-	-	42.5	-	-	-	-	-	-	42.5	-	-	-	1	13	-	-	-	-	-
		1-13-	-	-	-	42.5	-	-	-	-	-	-	42.5	-	-	-	1	13	-	-	-	-	-
		1+14+	-	-	-	20	-	-	-	-	-	-	20	-	-	-	1	14	-	-	-	-	-
		1-14+	-	-	-	28	-	-	-	-	-	-	28	-	-	-	1	14	-	-	-	-	-

Ground input pins of buffer not under test. Other pins not listed are left open. \*Resistor value to  $V_{CC}$ .


$\dagger I_{A80}$  is symbol for MC788P.  $\# I_{A16}$  is symbol for MC788P.  $\ddagger I_{A5}$  is symbol for MC788P.

DUAL J-K FLIP-FLOPS

PLASTIC mW MRTL MC700P/800P series


**MC776P • MC876P**

Two J-K flip-flops in a single package. Each flip-flop has a direct clear input in addition to the clocked inputs.



f<sub>osc</sub> = 3 MHz min  
P<sub>d</sub> = 41 mW (Only Clock Input High)  
29 mW (All Inputs Low)


NUMBER IN PARENTHESIS  
INDICATES MC776P, MC876P LOADING FACTOR



CLOCKED INPUT  
OPERATION

t <sub>n</sub> ②	t <sub>n+1</sub> ②	S	C	Q	Q̄
1	1			Q <sub>n</sub> ③	Q̄ <sub>n</sub>
1	0			1	0
0	1			0	1
0	0			Q <sub>n</sub>	Q̄ <sub>n</sub> ③

- ① Direct input (C<sub>d</sub>) must be low.
- ② The time period prior to the negative transition of the clock pulse is denoted t<sub>n</sub> and the time period subsequent to this transition is denoted t<sub>n+1</sub>.
- ③ Q<sub>n</sub> is the state of the Q output in the time period t<sub>n</sub>.



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one flip-flop only.  
The other flip-flop is tested in the same manner.

	@ Test Temperature	TEST VALUES						$\mu\text{A}$	
		(Volts)							
		$V_{in}$	$V_{on}$	$V_{BGT}$	$V_{off}$	$V_{cc}$	$I_o$		
MC876P	0°C	0.880	0.850	1.80	0.500	3.60	270		
	+25°C	0.830	0.800	1.80	0.460	3.60	290		
	+75°C	0.740	0.710	1.80	0.400	3.60	255		
MC776P	+15°C	0.865	0.865	1.80	0.475	3.60	270		
	+25°C	0.850	0.850	1.80	0.460	3.60	270		
	+55°C	0.800	0.800	1.80	0.430	3.60	270		

Characteristic	Symbol	Pin Under Test	MC876P Test Limits						MC776P Test Limits						TEST VALUES APPLIED TO PINS LISTED BELOW:								
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	$V_{in}$	$V_{on}$	$V_{BGT}$	$V_{off}$	$V_{cc}$	$I_o$	Gnd
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max	
Input Current	$I_{in}$	1	-	150	-	140	-	140	$\mu\text{A}/\text{dc}$	-	150	-	150	-	150	$\mu\text{A}/\text{dc}$	1	-	13	-	11	-	4
	$2 I_{in}$	2	-	300	-	280	-	280		-	300	-	300	-	300		2	-	1, 3	-	-	-	
	$I_{in}$	3	-	150	-	140	-	140		-	150	-	150	-	150		3	-	14	-	-	-	
	$I_{in}$	12	-	150	-	140	-	140		-	150	-	150	-	150		12	-	14	-	-	-	
Output Current	$I_{A2}$	13	320	-	320	-	300	-	$\mu\text{A}/\text{dc}$	320	-	320	-	320	-	$\mu\text{A}/\text{dc}$	-	13	1	12	11	-	4, 14
		14		-		-		-		-	-	-	-	-	-		-	14	3, 12	-	-	-	
		14		-		-		-		-	-	-	-	-	-		-	12, 14	3	-	-	-	
Output Voltage	$V_{out}$	13	-	400	-	350	-	300	$\text{mV}/\text{dc}$	-	400	-	300	-	320	$\text{mV}/\text{dc}$	-	12	-	-	-	-	4, 14
		13	-		-		-			-	-	-	-	-	-		-	14	-	-	-	-	4, 13
		13*†	-		-		-			-	-	-	-	-	-		-	1, 3	-	-	-	-	14
		13*#	-		-		-			-	-	-	-	-	-		-	1	-	3	-	-	4, 12
		13*#	-		-		-			-	-	-	-	-	-		-	-	-	1, 3	-	-	
		14	-		-		-			-	-	-	-	-	-		-	13	-	-	-	-	14
Saturation Voltage	$V_{CE(\text{sat})}$	13	-	250	-	250	-	250	$\text{mV}/\text{dc}$	-	220	-	230	-	320	$\text{mV}/\text{dc}$	-	-	12	-	11	-	4, 14
		13	-		-		-			-	-	-	-	-	-		-	-	-	-	-	-	4, 13
		14	-		-		-			-	-	-	-	-	-		-	-	-	12	-	-	4, 14
Turn On Voltage	$V_{on}$	13*#	850	-	800	-	710	-	$\text{mV}/\text{dc}$	865	-	850	-	800	-	$\text{mV}/\text{dc}$	-	1, 3	-	-	11	13	4, 12
		13*†		-	-	-		-		-	-	-	-	-	-		-	3	-	1	-	1, 3	
		13*†		-	-	-		-		-	-	-	-	-	-		-	-	-	1	-	-	

\* Clock Pulse to pin 2


† Pin 13 = LOW } Set by a momentary ground prior to the application of the negative-going clock.

§ Ground thru diode (cathode to ground).

Ground inputs of flip-flop not under test.  
Other pins not listed are left open.

## MC776P, MC876P (continued)


### TOGGLE MODE TEST CIRCUIT



1. Set up the circuit with the Input Pulse as given.
2. The circuit should toggle with an output ( $TP_{out}$ ) sense frequency of 1.5 MHz as the duty cycle is varied between 35% and 65%.

### CLOCK PULSE

#### CLOCK PULSE DEFINITION



#### SEQUENCE OF EVENTS:

- A. Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical, but should be  $< 1.0 \mu\text{s}$ .
- B. Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- C. Apply momentary ground (when applicable).
- D. Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 200 ns maximum.
- E. Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.


MC776P		
$T_A$	$V_L$	$V_H$
15°C	0.475 V	0.915 V
25°C	0.460 V	0.900 V
55°C	0.430 V	0.850 V

All values are  $\pm 2.0\text{mV}$

MC876P		
$T_A$	$V_L$	$V_H$
0°C	0.50 V	0.900 V
25°C	0.46 V	0.850 V
75°C	0.40 V	0.760 V

## MC778P • MC878P

The type "D" Flip-Flop is a storage element that stores the state of the S input during negative transitions of the T input. The flip-flop state is not affected by changes in the S input during either the low or the high state of the T input. S<sub>d</sub> and C<sub>d</sub> inputs may be used for asynchronous operation.



DIRECT INPUT OPERATION①

S <sub>d</sub>	C <sub>d</sub>	Q	$\bar{Q}$
0	0	②	③
1	0	1	0
0	1	0	1
1	1	0	0

NUMBER IN PARENTHESIS INDICATES MC778P, MC878P LOADING FACTOR

P<sub>b</sub> = 48 mW (Direct Set, S<sub>d</sub>, and Direct Clear, C<sub>d</sub>, Low; all other inputs high)  
35 mW (All Inputs Low)


f<sub>rog</sub> = 1 MHz

CLOCKED INPUT OPERATION④

$t_n$ ③		$t_{n+1}$ ④	
S	Q	$\bar{Q}$	
1	1	0	
0	0	1	

① Clock (T input) must be high.  
② The output state will not change when the input state goes from S<sub>d</sub> = C<sub>d</sub> to S<sub>d</sub> = C<sub>d</sub> = 0. The output state cannot be predetermined in the case where input goes from S<sub>d</sub> = C<sub>d</sub> = 1 to S<sub>d</sub> = C<sub>d</sub> = 0.

③ Direct inputs (S<sub>d</sub> and C<sub>d</sub>) must be low.  
④ The time period prior to the negative transition of the clock pulse is denoted t<sub>n</sub> and the time period subsequent to this transition is denoted t<sub>n+1</sub>.



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one flip-flop only.

The other flip-flop is tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC878P Test Limits						MC778P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:									
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>LL</sub>	V <sub>R</sub> *	KΩ±1%
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max									
Input Current	I <sub>in</sub>	2	-	150	-	140	-	140	μAdc	-	150	-	150	-	150	μAdc	2	-	3	12	11	-	12	4, 13
	I <sub>in</sub>	3	-	150	-	140	-	140	↓	-	150	-	150	-	150	↓	3	-	-	12	-	-	12	2, 4, 13
	1.8 I <sub>in</sub>	12	-	270	-	250	-	250	↓	-	270	-	270	-	270	↓	12	-	-	-	-	-	-	2, 3, 4, 13
	1.8 I <sub>in</sub>	12	-	270	-	250	-	250	↓	-	270	-	270	-	270	↓	12	-	3	-	-	-	-	2, 4, 13
	I <sub>in</sub>	13	-	150	-	140	-	140	↓	-	150	-	150	-	150	↓	13	-	-	12	12	-	-	2, 3, 4
Output Current	I <sub>A3</sub>	1	420	-	430	-	395	-	μAdc	420	-	420	-	420	-	μAdc	1	12	3, 13	2	11	-	-	4
	I <sub>A3</sub>	1	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	1	-	13	2, 12	-	-	12	3, 4
	I <sub>A3</sub>	14	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	14	12	2	13	-	-	3, 4	-
	I <sub>A3</sub>	14	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	14	3	2	12, 13	12	-	12	4
Output Voltage	V <sub>out</sub>	1	-	400	-	350	-	300	mVdc	-	400	-	300	-	320	mVdc	-	2	12, 13	-	11	-	-	3, 4
	V <sub>out</sub>	1	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	14	12	-	-	-	-	-	2, 3, 4, 13
	V <sub>out</sub>	14	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	13	2, 12	-	-	-	-	-	3, 4
	V <sub>out</sub>	14	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	1	12	-	-	-	-	-	2, 3, 4, 13
Saturation Voltage	V <sub>CE(sat)</sub>	1	-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc	-	3	13	12	11	-	12	2, 4
Leakage Current	I <sub>L</sub>	11	-	100	-	100	-	100	μAdc	-	-	-	-	-	-	μAdc	-	-	-	-	11	-	-	2, 3, 4, 12, 13

\* Apply to V<sub>CC</sub> thru resistor prior to applying V<sub>off</sub>.

Ground inputs of flip-flop not under test. Other pins not listed are left open.

## MC778P, MC878P (continued)

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS

FIGURE 1




FIGURE 2A — SET-UP AND RELEASE TIMES TEST CIRCUIT




FIGURE 2B — SET-UP TIME WAVEFORMS






FIGURE 2C — RELEASE TIME WAVEFORMS



**MC722P • MC822P**

J-K flip-flop with direct clear and direct set inputs in addition to the clocked inputs.



NUMBER IN PARENTHESIS  
INDICATES MC722P, MC822P LOADING FACTOR

$f_{\text{rog}} = 1.0 \text{ MHz}$   
 $P_b = 24 \text{ mW} (\text{Only Clock Input High})$   
 $20 \text{ mW} (\text{Inputs Low})$


## DIRECT INPUT OPERATION ①

S <sub>d</sub>	C <sub>d</sub>	Q	Q̄
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

## CLOCKED INPUT OPERATION ③

t <sub>n</sub>			
S	C	Q	Q̄
1	1	Q <sub>n</sub>	Q̄ <sub>n</sub>
1	0	1	0
0	1	0	1
0	0	Q̄ <sub>n</sub>	Q <sub>n</sub>

1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from  $S_d = C_d$  to  $S_d = C_d = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_d = C_d = 1$  to  $S_d = C_d = 0$ .
3. Direct inputs ( $S_d$  and  $C_d$ ) must be low.  
 $0$  = low state  
 $1$  = high state  
 $t_n$  = time period prior to negative transition of clock pulse  
 $t_{n+1}$  = time period subsequent to negative transition of clock pulse  
 $Q_n$  = state of Q output in time period  $t_n$



TYPICAL RESISTANCE VALUES  
 $R_1 = 1.5 \text{ k}\Omega$     $R_3 = 3.6 \text{ k}\Omega$   
 $R_2 = 2.0 \text{ k}\Omega$     $R_4 = 750 \Omega$

TEST VOLTAGE VALUES										@ Test Temperature
(Volts)										@ Test Temperature
V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	@ Test Temperature
0.880	0.850	1.80	0.500	3.60	0.880	0.850	1.80	0.500	3.60	MC822P { 0°C
0.830	0.800	1.80	0.460	3.60	0.830	0.800	1.80	0.460	3.60	
0.740	0.710	1.80	0.400	3.60	0.740	0.710	1.80	0.400	3.60	
0.865	0.865	1.80	0.475	3.60	0.865	0.865	1.80	0.475	3.60	+25°C
0.850	0.850	1.80	0.460	3.60	0.850	0.850	1.80	0.460	3.60	
0.800	0.800	1.80	0.430	3.60	0.800	0.800	1.80	0.430	3.60	
+15°C	+25°C	+55°C			+15°C	+25°C	+55°C			

## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	MC822P Test Limits						MC722P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd			
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	2I <sub>in</sub> I <sub>in</sub>	2 3 9 12 13	-	300 150	-	280 140	-	280 140	μAdc	-	300 150	-	300 150	-	300 150	μAdc	-	2 3 9 12 13	-	3, 13 12	-	11	4
Output Current	I <sub>A4</sub>	6 10	570 570	-	570 570	-	535 535	-	mAdc mAdc	570 570	-	570 570	-	570 570	-	μAdc μAdc	6 10	9 12	12 9	-	11	4 4	
Saturation Voltage	V <sub>CE(sat)</sub>	6 6*# 6*# 6*## 10 10*## 10*# 10*##	-	250	-	250	-	250	mVdc	-	220	-	230	-	320	mVdc	-	12 13 - 3, 13 9 3 3, 13	-	9 3 - 12 13 - 3, 13	11	4	

Pins not listed are left open.


{ # = Pin 9 HIGH } Set by a momentary application of V<sub>BOT</sub> prior to the

\* = Clock Pulse to pin 2, see Figure 1.

{ ## = Pin 12 HIGH } application of the negative-going clock pulse.

## MC722P, MC822P (continued)

**FIGURE 1 — CLOCK PULSE DEFINITION**




### SEQUENCE OF EVENTS

- Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical but should be  $< 1.0 \mu\text{s}$ .
- Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- Apply momentary ground (when applicable).
- Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 200 ns maximum.
- Electrical measurements are read out. Load current over-shoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

MC822P		
$T_A$	$V_L$	$V_H$
+ 25°C	+ 0.460 V $\pm$ 2.0 mV	+ 0.850 V $\pm$ 2.0 mV
0°C	+ 0.500 V $\pm$ 2.0 mV	+ 0.900 V $\pm$ 2.0 mV
+ 75°C	+ 0.400 V $\pm$ 2.0 mV	+ 0.760 V $\pm$ 2.0 mV

MC722P		
$T_A$	$V_L$	$V_H$
+ 25°C	+ 0.460 V $\pm$ 2.0 mV	+ 0.900 V $\pm$ 2.0 mV
+ 15°C	+ 0.475 V $\pm$ 2.0 mV	+ 0.915 V $\pm$ 2.0 mV
+ 55°C	+ 0.430 V $\pm$ 2.0 mV	+ 0.850 V $\pm$ 2.0 mV

**FIGURE 2 — TOGGLE MODE TEST CIRCUIT**




THE SENSE FREQUENCY AT  $TP_{out}$  (0.5 MHz) SHOULD BE  $\frac{1}{2}$  THE FREQUENCY AT  $V_{CP}$  WHEN THE DUTY CYCLE IS VARIED BETWEEN 25% AND 75%.

## DUAL J-K FLIP-FLOPS

## PLASTIC MRTL MC700P/800P series

## MC791P • MC891P

Two J-K flip-flops in a single package. Each flip-flop has a direct clear input in addition to the clocked inputs.



$f_{\text{fog}} = 4 \text{ MHz}$   
 $t_{\text{pd}} = 40 \text{ ns typ}$


$P_D = 190 \text{ mW typ}$  (Only Clock Input High)  
 $160 \text{ mW typ}$  (Inputs Low)

CLOCKED INPUT OPERATION ①

$t_n @$	$t_{n+1} @$		
S	C	Q	$\bar{Q}$
1	1	$Q_n @$	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n @$

1. Direct input ( $C_D$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .

NUMBER IN PARENTHESIS INDICATES LOADING FACTOR FOR MC791P  
NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MC891P



TYPICAL RESISTANCE VALUES  
 $R_1 = 300 \Omega$     $R_4 = 600 \Omega$     $R_7 = 900 \Omega$   
 $R_2 = 500 \Omega$     $R_5 = 640 \Omega$     $R_8 = 2.0 \text{ k}\Omega$   
 $R_3 = 550 \Omega$     $R_6 = 700 \Omega$     $R_9 = 3.0 \text{ k}\Omega$

## MC791P, MC891P (continued)

### ELECTRICAL CHARACTERISTICS

Test procedures are shown for one flip-flop only.  
The other flip-flop is tested in the same manner.

Temperature	TEST VOLTAGE VALUES						
	(Volts)						
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
MC891P	0°C	0.960	0.930	1.80	0.570	3.60	
	+25°C	0.910	0.880	1.80	0.500	3.60	
	+75°C	0.820	0.790	1.80	0.450	3.60	
MC791P	+15°C	0.865	0.865	1.80	0.475	3.60	
	+25°C	0.850	0.850	1.80	0.460	3.60	
	+55°C	0.800	0.800	1.80	0.430	3.60	

Characteristic	Symbol	Pin Under Test	MC891P Test Limits						MC791P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:								
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min		
Input Current	I <sub>in</sub>	1†	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	1	-	-	-	-	11	4
	2I <sub>in</sub>	2	-	1200	-	1200	-	1140		-	1000	-	1000	-	940		2	-	1,3	-	-	11	4
	I <sub>in</sub>	3	-	600	-	600	-	570		-	500	-	500	-	470		3	-	12	-	-	11	4
	I <sub>in</sub>	12	-	600	-	600	-	570		-	500	-	500	-	470		12	-	-	-	-	11	4
Output Current	I <sub>A5</sub> ‡	13†	3.0	-	3.0	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	13	-	-	-	11	-
		14	3.0	-	3.0	-	2.85	-	mAdc	2.65	-	2.65	-	2.50	-	mAdc	-	12, 14	-	-	-	11	4
Output Voltage	V <sub>out</sub>	13§(5)	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	1	-	-	-	11	4, 12
		13§(4)	-		-		-			-	-	-	-	-			-	1	-	3	-		
		13§(6)	-		-		-			-	-	-	-	-			-	1	-	3	-		
		13§(7)	-		-		-			-	-	-	-	-			-	3	-	1	-		
		14§(4)	-		-		-			-	-	-	-	-			-	3	-	1	-		
		14§(5)	-		-		-			-	-	-	-	-			-	3	-	1	-		
		14§(7)	-		-		-			-	-	-	-	-			-	3	-	1	-		
		14§(6)	-		-		-			-	-	-	-	-			-	3	-	1	-		
Saturation Voltage	V <sub>CE(sat)</sub>	13†	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	12	-	-	-	11	4
		13*#	-		-		-			-	-	-	-	-			-	1,3	-	-	-	11	4
		13†*	-		-		-			-	-	-	-	-			-	1	-	3	-		
		13†*	-		-		-			-	-	-	-	-			-	-	-	1,3	-		
		14*#	-		-		-			-	-	-	-	-			-	3	-	1	-		
		14*#	-		-		-			-	-	-	-	-			-	-	-	1,3	-		
		14†*	-		-		-			-	-	-	-	-			-	1,3	-	-	-		

Ground inputs of flip-flop not under test. Other pins not listed are left open.

† Preset the flip-flop by the following procedure:

- (1) Momentarily apply V<sub>BOT</sub> to pin 12 to preclear flip-flop.
- (2) After V<sub>BOT</sub> is removed from pin 12, ground pins 1 and 3.
- (3) Apply a negative-going clock pulse to pin 2 (see note\*) while pins 1 and 3 are still grounded. This changes the state of the flip-flop to the SET condition.
- (4) Remove grounds from pins 1 and 3, and proceed with the test.

‡ Symbol is I<sub>A16</sub> for MC791P.

\* Clock pulse to pin 2, see Figure 1.

# Pin 12 = HIGH — Set by momentary application of V<sub>BOT</sub> prior to the application of the negative-going clock pulse.

§ = Clock pulse to pin 2, data pulse to pin 3.

§§ = Clock pulse to pin 2, data pulse to pin 1.

(4) = See Figure 4.

(5) = See Figure 5.

(6) = See Figure 6.

(7) = See Figure 7.

## MC791P, MC891P (continued)

FIGURE 1 – CLOCK PULSE DEFINITION




FIGURE 2 – TOGGLE MODE TEST CIRCUIT




FIGURE 3 – TEST CIRCUIT




FIGURE 4 – TEST WAVEFORMS




FIGURE 5 – TEST WAVEFORMS




FIGURE 6 – TEST WAVEFORMS






FIGURE 7 – TEST WAVEFORMS



**MC723P • MC816P**

J-K flip-flop with a direct clear input in addition to the clocked inputs.




CLOCKED INPUT OPERATION ①

t <sub>n</sub> ②		t <sub>n</sub> + t ②	
S	C	Q	Q̄
1	1	Q <sub>n</sub> ③	Q̄ <sub>n</sub>
1	0	1	0
0	1	0	1
0	0	Q̄ <sub>n</sub>	Q <sub>n</sub> ③

1. Direct input (C<sub>d</sub>) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted t<sub>n</sub> and the time period subsequent to this transition is denoted t<sub>n+1</sub>.
3. Q<sub>n</sub> is the state of the Q output in the time period t<sub>n</sub>.
4. Clock pulse fall time must be < 100 ns.

NUMBER IN PARENTHESIS INDICATES LOADING FACTOR FOR MC723P  
NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MC816P



## TYPICAL RESISTANCE VALUES

R<sub>1</sub> = 450 Ω  
R<sub>2</sub> = 640 Ω  
R<sub>3</sub> = 510 Ω  
R<sub>4</sub> = 225 Ω

TEST VOLTAGE VALUES						
(Volts)						
@ Test Temperature	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
	0°C	0.960	0.930	1.80	0.570	3.60
MC816P	+25°C	0.910	0.880	1.80	0.500	3.60
	+75°C	0.820	0.790	1.80	0.450	3.60
MC723P	+15°C	0.865	0.865	1.80	0.475	3.60
	+25°C	0.850	0.850	1.80	0.460	3.60
	+55°C	0.800	0.800	1.80	0.430	3.60

## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	MC816P Test Limits						MC723P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	2I <sub>in</sub> I <sub>in</sub>	2 3 9 12	-	1200	-	1200	-	1140	μAdc	-	1000	-	1000	-	940	μAdc	2	-	3, 12	-	11	4
			-	600	-	600	-	570		-	-	-	-	-	-		3 9 12	-	10 5 5	-	-	↓
Output Current	I <sub>A3</sub> †	5 5 10	1.80	-	1.80	-	1.71	-	mAdc	1.65	-	1.65	-	1.56	-	mAdc	-	5 5, 9 10	9, 12 12 3	-	11	4 4 4, 5§
			↓	-	↓	-	↓	-		-	-	-	-	-	-	↓	-	9 3, 12 3	-	-	9	↓
Output Voltage	V <sub>out</sub>	10 10*# 10* 10*##	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	9 3, 12 3	-	-	11	4, 5 4, 9 ↓
			↓	-	↓	-	↓	-		-	-	-	-	-	-	↓	-	-	-	-	9	↓
Saturation Voltage	V <sub>CE(sat)</sub>	5 10 10	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	-	-	9	11
			↓	-	↓	-	↓	-		-	-	-	-	-	-	↓	-	-	-	-	-	4, 5 4, 5 4, 10§
Turn-On Voltage	V <sub>on</sub>	10*##△ 10*△ 10*#△	930	-	880	-	790	-	mVdc	865	-	850	-	800	-	mVdc	-	3, 12 12	-	-	11	4, 9
			↓	-	↓	-	↓	-		-	-	-	-	-	-	↓	-	3 3, 12	-	-	11	4, 9

Pins not listed are left open.

# = Pin 10 LOW      } Set by a momentary ground prior to the application  
 ## = Pin 5 LOW      } of the negative-going Clock pulse.

† = I<sub>A10</sub> is symbol for MC723P

§ = Silicon diode to ground.

\* = Clock Pulse to pin 2, See Figure 1.

△ = MC816P pin 10 loaded by: 1.56 mAdc (0°C and +75°C)


1.65 mAdc (+25°C)

MC723P pin 10 loaded by: 1.56 mAdc (+15°C and +55°C)

1.65 mAdc (+25°C)

## MC723P, MC816P (continued)

**FIGURE 1—CLOCK PULSE DEFINITION**




### SEQUENCE OF EVENTS

- A. Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical but should be  $< 1.0 \mu s$ .
- B. Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- C. Apply momentary ground (when applicable).
- D. Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 100 ns maximum.
- E. Electrical measurements are read out. Load current over-shoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

MC816P		
$T_A$	$V_L$	$V_H$
+ 25°C	+ 0.500 V $\pm$ 2.0 mV	+ 0.930 V $\pm$ 2.0 mV
0°C	+ 0.570 V $\pm$ 2.0 mV	+ 0.980 V $\pm$ 2.0 mV
+ 75°C	+ 0.450 V $\pm$ 2.0 mV	+ 0.840 V $\pm$ 2.0 mV


MC723P		
$T_A$	$V_L$	$V_H$
+ 25°C	+ 0.460 V $\pm$ 2.0 mV	+ 0.900 V $\pm$ 2.0 mV
+ 15°C	+ 0.475 V $\pm$ 2.0 mV	+ 0.915 V $\pm$ 2.0 mV
+ 55°C	+ 0.430 V $\pm$ 2.0 mV	+ 0.850 V $\pm$ 2.0 mV

**FIGURE 2—TOGGLE MODE TEST CIRCUIT**



**MC726P • MC826P**

J-K flip-flop with direct clear and direct set inputs in addition to the clocked inputs.

 $f_{\text{rog}} = 4 \text{ MHz}$  $P_{\text{o}} = 100 \text{ mW (Only Clock Input High)}$   
 $86 \text{ mW (Inputs Low)}$ 

CLOCKED INPUT OPERATION ①


t <sub>n</sub> ②	t <sub>n+1</sub> ③	S	C	Q	Q̄
1	1			Q <sub>n</sub> ③	Q̄ <sub>n</sub>
1	0			1	0
0	1			0	1
0	0			Q̄ <sub>n</sub>	Q <sub>n</sub> ③

DIRECT INPUT OPERATION ④

S <sub>d</sub>	C <sub>d</sub>	Q	Q̄
0	0	⑤	⑤
1	0	1	0
0	1	0	1
1	1	0	0

1. Direct inputs (C<sub>d</sub> and S<sub>d</sub>) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted t<sub>n</sub> and the time period subsequent to this transition is denoted t<sub>n+1</sub>.
3. Q<sub>n</sub> is the state of the Q output in the time period t<sub>n</sub>.
4. Clock (T) to remain unchanged.
5. The output state will not change when the input state goes from S<sub>d</sub> = C<sub>d</sub> to S<sub>d</sub> = C<sub>d</sub> = 0. The output state cannot be predetermined in the case where the input goes from S<sub>d</sub> = C<sub>d</sub> = 1 to S<sub>d</sub> = C<sub>d</sub> = 0.
6. Clock pulse fall time must be < 100 ns.

NUMBER IN PARENTHESIS INDICATES LOADING FACTOR FOR MC726P  
NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MC826P



## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	MC826P Test Limits						MC726P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
			-	1200	-	1200	-	1140	μAdc	-	1000	-	1000	-	940	μAdc	2	-	3, 13	-	11	4
Input Current	I <sub>in</sub>	2 3 9 12 13	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	3 9 12 13	-	12	-	-	↓
Output Current	I <sub>A5</sub> §	6 10	3.0 3.0	-	3.0	-	2.85	-	mAdc	2.65	-	2.65	-	2.5	-	mAdc	-	6, 12 10, 9	9 12	-	11	4 4
Saturation Voltage	V <sub>CE(sat)</sub>	6 6*# 6*# 6*# 10 10*## 10*# 10*##	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	12 13 - 3, 13 9 3 3, 13 -	-	9 3 - 3, 13 - 12 13 - 3, 13	11	4

Pins not listed are left open.

# Pin 9 HIGH      } Set by momentary application of V<sub>BOT</sub> prior to the  
 ## Pin 12 HIGH     } application of the negative-going clock pulse.

\* Clock Pulse to pin 2, see Figure 1.

§ I<sub>A16</sub> is symbol for MC726P.

@ Test Temperature	TEST VOLTAGE VALUES (Volts)				
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>
	0°C	+25°C	+75°C	+15°C	+25°C
MC826P	0.960	0.930	1.80	0.570	3.60
	0.910	0.880	1.80	0.500	3.60
MC726P	0.820	0.790	1.80	0.450	3.60
	0.865	0.865	1.80	0.475	3.60
	0.850	0.850	1.80	0.460	3.60
	0.800	0.800	1.80	0.430	3.60

## MC726P, MC826P (continued)

FIGURE 1 – CLOCK PULSE DEFINITION






FIGURE 2 – TOGGLE MODE TEST CIRCUIT



**MC790P • MC890P**

Two J-K flip-flops in a single package.  
Each flip-flop has a direct clear input in addition to the clocked inputs.




$f_{Tog} = 4 \text{ MHz}$   
 $P_d = 182 \text{ mW}$  (Only Clock Input High)  
158 (Inputs Low)

## CLOCKED INPUT OPERATION ①

		$t_n$ ②	$t_n + 1$ ②
S	C	Q	$\bar{Q}$
1	1	$Q_n$ ③	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ③

1. Direct input ( $C_D$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_n + 1$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .
4. Clock pulse fall time must be  $< 100 \text{ ns}$ .

NUMBER IN PARENTHESIS INDICATES LOADING FACTOR FOR MC790P  
NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MC890P



Temperature	TEST VOLTAGE VALUES (Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>bot</sub>	V <sub>off</sub>	V <sub>cc</sub>	
	0.960	0.930	1.80	0.570	3.60	
MC890P	0.910	0.880	1.80	0.500	3.60	
	0.820	0.790	1.80	0.450	3.60	
	0.865	0.865	1.80	0.475	3.60	
MC790P	0.850	0.850	1.80	0.460	3.60	
	0.800	0.800	1.80	0.430	3.60	
	+55°C					

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one flip-flop only.  
The other flip-flop is tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC890P Test Limits						MC790P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd	
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>bot</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		1	-	13	-	11	
Input Current	I <sub>in</sub> 2I <sub>in</sub> I <sub>in</sub> I <sub>in</sub>	1 2 3 12	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	1	-	13	-	11	2, 3, 4, 12 4, 12 1, 2, 4, 12 1, 2, 3, 4
Output Current	I <sub>A3</sub> § 14 14	13 14 14	1.80	-	1.80	-	1.71	-	mAdc	1.65	-	1.65	-	1.56	-	mAdc	-	13	1	12	11	2, 3, 4 1, 2, 4 1, 2, 4
Output Voltage	V <sub>out</sub>	13 13*# 13*## 13*## 14*# 14*# 14*#	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	12	-	-	11	1, 2, 3, 4, 14 4, 12
Saturation Voltage	V <sub>CE(sat)</sub>	13 13# 14#	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	12	-	11	1, 2, 3, 4, 14 1, 2, 3, 4, 12 1, 2, 3, 4

Ground unused input pins. Other pins not listed are left open.


# Pin 13 = LOW      Set by a momentary ground prior to the  
## Pin 14 = LOW      application of the negative-going Clock Pulse.

\* Clock pulse to pin 2, see Figure 1,

§ I<sub>A10</sub> is symbol for MC790P.

## MC790P, MC890P (continued)

FIGURE 1 – CLOCK PULSE DEFINITION




### SEQUENCE OF EVENTS

- Voltage applied to Clock pin is raised to  $V_H$ .  $t_r$  is not critical but should be  $< 1.0 \mu s$ .
- Biases of all other inputs are applied.  $V_{CC}$  is applied without interruption throughout the testing.
- Apply momentary ground (when applicable).
- Clock pulse is allowed to fall to  $V_L$ .  $t_f$  must remain within 10 ns minimum and 100 ns maximum.
- Electrical measurements are read out. Load current over-shoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

MC890P		
$T_A$	$V_L$	$V_H$
+ 25°C	+0.500 V $\pm 2.0$ mV	+0.930 V $\pm 2.0$ mV
0°C	+0.570 V $\pm 2.0$ mV	+0.980 V $\pm 2.0$ mV
+ 75°C	+0.450 V $\pm 2.0$ mV	+0.840 V $\pm 2.0$ mV

MC790P		
$T_A$	$V_L$	$V_H$
+ 25°C	+0.460 V $\pm 2.0$ mV	+0.900 V $\pm 2.0$ mV
+ 15°C	+0.475 V $\pm 2.0$ mV	+0.915 V $\pm 2.0$ mV
+ 55°C	+0.430 V $\pm 2.0$ mV	+0.850 V $\pm 2.0$ mV


FIGURE 2 – TOGGLE MODE TEST CIRCUIT




HEX INVERTERS

PLASTIC MRTL MC700P/800P series

## MC789P • MC889P



Six individual circuits are contained in a single package. Each provides the simple inversion function.





NUMBER IN PARENTHESIS INDICATES MC789P LOADING FACTOR.

NUMBER IN BRACKETS INDICATES MC889P LOADING FACTOR.

t<sub>pd</sub> = 12 ns  
P<sub>d</sub> = 130 mW (Input High)  
15 mW (Inputs Low)

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



@ Test Temperature	TEST VOLTAGE VALUES						
	(Volts)						
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
MC889P	0°C	0.960	0.930	1.80	0.570	3.60	
	+25°C	0.910	0.880	1.80	0.500	3.60	
	+75°C	0.820	0.790	1.80	0.450	3.60	
	+15°C	0.865	0.865	1.80	0.475	3.60	
	+25°C	0.850	0.850	1.80	0.460	3.60	
	+55°C	0.800	0.800	1.80	0.430	3.60	

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one inverter only.  
The other inverters are tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC889P Test Limits							MC789P Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		*	-	-	-	11	4
Input Current	I <sub>in</sub>	14*	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	14	-	*	-	11	4
Output Current	I <sub>A5</sub>	1	3.0	-	3.0	-	2.85	-	mAdc	2.65	-	2.65	-	2.5	-	mAdc	1	-	-	14	11	4
Output Voltage	V <sub>out</sub>	1	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	14	-	-	11	4
Saturation Voltage	V <sub>CE(sat)</sub>	1	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	14	-	11	4
Switching Time	t <sub>on</sub> + t <sub>off</sub>	1, 14	-	-	-	48	-	-	ns	-	-	-	48	-	-	ns	Pulse In	Pulse Out	-	-	11	4
																	14	1	-	-		

Ground inputs of inverters not under test. Other pins not listed are left open


\* To simulate worse case conditions, the output of inverter under test is tied to the output of another inverter which has its input taken to V<sub>BOT</sub>.

DUAL 4-INPUT EXPANDERS

PLASTIC MRTL MC700P/800P series

## MC786P • MC886P

Two 4-input gate expanders housed in a single package. Each may be used independently or combined. Each expander increases the input capability of a standard MRTL gate by four.




$$12 = \overline{2 + 3 + 13 + 14}$$

$t_{pd} = 12$  ns  
 $P_d = 20$  mW (Input High)  
Negligible (Inputs Low)

NUMBER IN PARENTHESIS INDICATES MC786P LOADING FACTOR.  
NUMBER IN BRACKETS INDICATES MC886P LOADING FACTOR.  
SEE SHEET 6-158 FOR EXPANDER RULES

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



V<sub>cc</sub> CONNECTION TO PIN 11 NOT SHOWN

TYPICAL RESISTANCE  
VALUES  
 $R_1 = 450$   $\Omega$

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one expander only.  
The other expander is tested in the same manner.

@ Test Temperature	TEST VOLTAGE VALUES					
	(Volts)				(Ohms)	
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *
MC886P	0.960	0.930	1.80	0.570	3.60	640
	0.910	0.880	1.80	0.500	3.60	640
	0.820	0.790	1.80	0.450	3.60	750
	0.865	0.865	1.80	0.475	3.60	640
MC786P	0.850	0.850	1.80	0.460	3.60	640
	0.800	0.800	1.80	0.430	3.60	640

Characteristic	Symbol	Pin Under Test	MC886P Test Limits						MC786P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		2	3	13,14	-	11	12	
Input Current	I <sub>in</sub>	2 3 13 14	-	600	-	600	-	570	μA/dc	-	500	-	500	-	470	μA/dc	2 3 13 14	-	3,13,14 2,13,14 2,3,14 2,3,13	-	11 ↓	12 ↓	4 ↓
Output Leakage Current	I <sub>CEX</sub>	12	-	200	-	200	-	250	μA/dc	-	225	-	225	-	250	μA/dc	12	-	-	2,3, 13,14	11	-	4
Output Voltage	V <sub>out</sub>	12 12 12 12	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	13 14 2 3	-	-	11 ↓	12 ↓	2,3,4,14 2,3,4,13 3,4,13,14 2,4,13,14
Saturation Voltage	V <sub>CE(sat)</sub>	12 12 12 12	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	13 14 2 3	-	11 ↓	12 ↓	2,3,4,14 2,3,4,13 3,4,13,14 2,4,13,14


Ground unused input pins. Other pins not listed are left open.

QUAD 2-INPUT EXPANDERS

PLASTIC MRTL MC700P/800P series

## MC785P • MC885P

Four 2-input expanders housed in a single package  
increase the input capability of MRTL gates.




$$3 = \overline{1+2}$$

$t_{pd} = 12 \text{ ns}$   
 $P_o = 20 \text{ mW (Input High)}$   
Negligible (Inputs Low)

NUMBER IN PARENTHESIS INDICATES MC785P LOADING FACTOR.  
NUMBER IN BRACKETS INDICATES MC885P LOADING FACTOR.  
SEE SHEET 6-158 FOR EXPANDER RULES

### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



$V_{cc}$  CONNECTION TO PIN 11 IS NOT SHOWN

TYPICAL RESISTANCE  
VALUES  
 $R_1 = 450 \Omega$

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one expander only.  
The other expanders are tested in the same manner.


@ Test Temperature	TEST VOLTAGE VALUES						
	(Volts)					(Ohms)	
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
MC885P	0°C	0.960	0.930	1.80	0.570	3.60	640
	+25°C	0.910	0.880	1.80	0.500	3.60	640
	+75°C	0.820	0.790	1.80	0.450	3.60	750
MC785P	+15°C	0.865	0.865	1.80	0.475	3.60	640
	+25°C	0.850	0.850	1.80	0.460	3.60	640
	+55°C	0.800	0.800	1.80	0.430	3.60	640

Characteristic	Symbol	Pin Under Test	MC885P Test Limits						MC785P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd			
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		1	2	-	2	-	11	3	4
Input Current	I <sub>in</sub>	1 2	- 600	600 - 600	- 600	600 - 600	- 570	570 - 570	μAdc μAdc	- 500	500 - 500	- 500	500 - 500	- 470	470 - 470	μAdc μAdc	1 2	- -	2 1	- -	11 11	3 3	4 4	
Output Leakage Current	I <sub>CEx</sub>	3	-	200	-	200	-	250	μAdc	-	225	-	225	-	250	μAdc	3	-	-	1, 2	11	-	4	
Output Voltage	V <sub>out</sub>	3 3	- 500	500 - 400	- 400	400 - 400	- 400	350	mVdc mVdc	- 400	400 - 400	- 300	300 - 300	- 320	320 - 320	mVdc mVdc	- 2	1 2	- -	- -	11 11	3 3	2, 4 1, 4	
Saturation Voltage	V <sub>CE(sat)</sub>	3 3	- 400	400 - 300	- 300	300 - 350	- 350	350	mVdc mVdc	- 300	300 - 290	- 290	290 - 320	- 320	320 - 320	mVdc mVdc	- -	- -	1 2	- -	11 11	3 3	2, 4 1, 4	

Ground unused input pins. Other pins not listed are left open. \* Resistor value to V<sub>CC</sub>.

**MC9721P • MC9821P**

Four 2-input expanders housed in a single package increase the input capability of mW MRTL gates.



NUMBER IN PARENTHESIS INDICATES MC9721P,  
MC9821P LOADING FACTOR

$$3 = \overline{1 + 2}$$


**NOTES ON THE USE OF THE MC9721/MC9821**

1. The input loading factor of the expanded gate is 1.33.
2. Pin 11 of the expander must be connected to  $V_{CC}$ .
3. The output loading factor of the expanded gate is decreased 0.5 load for every added node.

$t_{pd} = 27 \text{ ns}$

$P_D = 20 \text{ mW typ}$  (Input High)

Negligible (Inputs Low)

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

$V_{CC}$  connection to pin 11 is not shown

Typical Resistance Values

$$R1 = 1.5 \text{ k}$$

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one expander only.  
The other expanders are tested in the same manner.

@ Test Temperature		TEST VOLTAGE VALUES					
		(Volts)			(kΩ)		
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R*</sub>
MC9821P	0°C	0.880	0.850	1.80	0.500	3.60	3.6
	+25°C	0.830	0.800	1.80	0.460	3.60	3.6
	+75°C	0.740	0.710	1.80	0.400	3.60	4.0
MC9721P	+15°C	0.865	0.865	1.80	0.475	3.60	3.6
	+25°C	0.850	0.850	1.80	0.460	3.60	3.6
	+55°C	0.800	0.800	1.80	0.430	3.60	3.6


Characteristic	Symbol	Pin Under Test	MC9821P Test Limits						MC9721P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	V <sub>R</sub> *	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Unit				
Input Current	I <sub>in</sub>	1 2	- -	150 150	- -	140 140	- -	140 140	μAdc μAdc	- -	150 150	- -	150 150	- -	150 150	μAdc μAdc	1 2	- -	2 1	- -	11 11	3 3	4 4
Output Leakage Current	I <sub>CEx</sub>	3	-	25	-	25	-	30	μAdc	-	40	-	40	-	50	μAdc	3	-	-	1,2	11	-	4
Output Voltage	V <sub>out</sub>	3 3	- -	400 400	- -	350 350	- -	300 300	mVdc mVdc	- -	400 400	- -	300 300	- -	320 320	mVdc mVdc	- -	1 2	- -	- -	11 11	3 3	2,4 1,4
Saturation Voltage	V <sub>CE(sat)</sub>	3 3	- -	250 250	- -	250 250	- -	250 250	mVdc mVdc	- -	220 220	- -	230 230	- -	320 320	mVdc mVdc	- -	- -	1 2	- -	11 11	3 3	2,4 1,4

Ground unused input pins. Other pins not listed are left open.

\* Resistor value to V<sub>CC</sub>.

**MC9719P • MC9819P**

Six individual expanders are contained in a single package to increase the input capability of MRTL gates.




$t_{pd} = 12 \text{ ns}$

$P_D = 13 \text{ mW typ (Input High)}$   
Negligible (Inputs Low)

NUMBER IN PARENTHESIS INDICATES  
MC9719P LOADING FACTOR

NUMBER IN BRACKETS INDICATES  
MC9819P LOADING FACTOR

When an expander is added to a gate, subtract 0.4 load from  
the output of the gate for each expander circuit added.  
SEE SHEET 6-158 FOR EXPANDER RULES



$V_{CC}$  connection to pin 11 is not shown

Typical Resistance Value  
 $R_1 = 450 \Omega$

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one expander only.

The other expanders are tested in the same manner.

	@ Test Temperature	TEST VOLTAGE VALUES					
		(Volts)				(Ohms)	
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *
MC9819P	0°C	0.960	0.930	1.80	0.570	3.60	640
	+25°C	0.910	0.880	1.80	0.500	3.60	640
	+75°C	0.820	0.790	1.80	0.450	3.60	750
MC9719P	+15°C	0.865	0.865	1.80	0.475	3.60	640
	+25°C	0.850	0.850	1.80	0.460	3.60	640
	+55°C	0.800	0.800	1.80	0.430	3.60	640

Characteristic	Symbol	Pin Under Test	MC9819P Test Limits						MC9719P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R</sub> *	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		14	-	-	-	11	1	
Input Current	I <sub>in</sub>	14	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	14	-	-	-	11	1	4
Output Leakage Current	I <sub>CEX</sub>	1	-	100	-	218	-	235	μAdc	-	100	-	225	-	225	μAdc	1	-	-	14	11	-	4
Output Voltage	V <sub>out</sub>	1	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	14	-	-	11	1	4
Saturation Voltage	V <sub>CE(sat)</sub>	1	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	14	-	11	1	4

Ground inputs of expanders not under test. Other pins not listed are left open.

\* Resistor value to V<sub>CC</sub>.


## MULTIFUNCTION DEVICES

## PLASTIC MRTL MC700P/800P series

(1 J-K Flip-Flop, 1 Expander, 2 Buffers)

# MC779P • MC879P

A medium-power monolithic device consisting of one J-K flip-flop, one expander, and two buffer circuits in a single package. This J-K flip-flop can be operated in the toggling mode. Simultaneous logic ONE pulses applied to the SET and CLEAR terminals cause the output state to reverse. A direct clear input allows asynchronous entry for pre-clearing counters, inserting parallel data into registers, and other similar applications. The MRTL expander is designed to increase the fan-in capability of gates with expander inputs, and the buffers are high fan-out gates with single inputs.



$$2 = \bar{1}$$

$$12 = \bar{3}$$

### CLOCKED INPUT OPERATION ①


$t_n$ ②		$t_{n+1}$ ②	
S	C	Q	$\bar{Q}$
1	1	$Q_n$ ③	$\bar{Q}_n$
1	0	1	0
0	1	0	1
0	0	$\bar{Q}_n$	$Q_n$ ③

	$f_{\text{reg}}$ MHz	$t_{\text{pd}}$	$P_D$ (mW)	
			(Inputs High)	(Inputs Low)
FLIP-FLOP	4	—	91‡	79
EACH BUFFER	—	15	25	45
EXPANDER	—	12	2.5	Negligible

† Only Clock Input High

1. Direct input ( $C_0$ ) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
3.  $Q_n$  is the state of the Q output in the time period  $t_n$ .

NUMBER IN PARENTHESIS INDICATES LOADING FACTOR FOR MC779P  
NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MC879P



**MC779P, MC879P (continued)**

**ELECTRICAL CHARACTERISTICS**

Characteristic	Symbol	Pin Under Test	MC879P Test Limits						MC779P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd				
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	V <sub>R</sub> *			
Input Current	I <sub>in</sub>	1	-	1200	-	1200	-	1140	μAdc	-	1000	-	1000	-	940	μAdc	1	-	-	-	11	2	3,4,5,6,7,10,14		
	I <sub>in</sub>	3	-	600	-	600	-	570		-	500	-	500	-	470		3	-	-	-	-	12	1,4,5,6,7,10,14		
	I <sub>in</sub>	5	-	600	-	600	-	570		-	500	-	500	-	470		5	-	8	-	-	-	1,3,4,14		
	2I <sub>in</sub>	6	-	1200	-	1200	-	1140		-	1000	-	1000	-	940		6	-	5,7	-	-	-	-		
	I <sub>in</sub>	7	-	600	-	600	-	570		-	500	-	500	-	470		7	-	9	-	-	-	-		
	I <sub>in</sub>	10	-	600	-	600	-	570		-	500	-	500	-	470		10	-	8	-	-	-	-		
	2I <sub>in</sub>	14	-	1200	-	1200	-	1140		-	1000	-	1000	-	940		14	-	-	-	-	13	1,3,4,5,6,7,10		
Output Current	I <sub>AB†</sub>	2	15.0	-	15.0	-	14.25	-	mAdc	13.50	-	13.75	-	12.50	-	mAdc	-	2	-	-	11	-	3,4,5,6,7,10,14		
	I <sub>A3‡</sub>	8	1.8	-	1.8	-	1.71	-		1.65	-	1.65	-	1.56	-		-	8	5,10	5	1	11	-	1,3,4,14	
	I <sub>A3‡</sub>	8	-	-	-	-	-	-		-	-	-	-	-	-		-	8,10	5	10	-	-	-		
	I <sub>A3‡</sub>	9##	-	-	-	-	-	-		-	-	-	-	-	-		-	9	7	10	-	-	-		
	I <sub>A5#</sub>	12	3.0	-	3.0	-	2.85	-		2.65	-	2.65	-	2.50	-		-	12	-	3	14	12	1,4,5,6,7,10,14		
	I <sub>AB†</sub>	13	15.0	-	15.0	-	14.25	-		13.50	-	13.75	-	12.50	-		-	13	-	14	-	14	-	1,3,4,5,6,7,10	
Output Voltage	V <sub>out</sub>	2	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	1	-	-	11	2	3,4,5,6,7,10,14		
	8A##	-	-	-	-	-	-	-		-	-	-	-	-	-		-	5,7	-	-	-	-	1,3,4,10,14		
	8A**	-	-	-	-	-	-	-		-	-	-	-	-	-		-	5	-	7	-	-	-		
	8Δ**	-	-	-	-	-	-	-		-	-	-	-	-	-		-	5,7	-	-	-	-	1,3,4,8,14		
	9	-	-	-	-	-	-	-		-	-	-	-	-	-		-	10	-	-	-	-	1,3,4,10,14		
	9A**	-	-	-	-	-	-	-		-	-	-	-	-	-		-	5,7	-	-	-	-	1,3,4,10,14		
	9A##	-	-	-	-	-	-	-		-	-	-	-	-	-		-	5	-	-	-	-	-		
	9Δ##	-	-	-	-	-	-	-		-	-	-	-	-	-		-	3	-	-	-	-	12	1,4,5,6,7,10,14	
	12	-	-	-	-	-	-	-		-	-	-	-	-	-		-	14	-	-	-	-	13	1,3,4,5,6,7,10	
Saturation Voltage	V <sub>CE(sat)</sub>	2	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	1	-	11	2	3,4,5,6,7,10,14		
	8##	-	-	-	-	-	-	-		-	-	-	-	-	-		-	-	10	-	-	-	-	1,3,4,14	
	9	-	-	-	-	-	-	-		-	-	-	-	-	-		-	10	-	-	-	-	1,3,4,8,14		
	9**	-	-	-	-	-	-	-		-	-	-	-	-	-		-	-	3	-	-	-	-	1,3,4,14	
	12	-	-	-	-	-	-	-		-	-	-	-	-	-		-	-	14	-	-	-	-	12	1,4,5,6,7,10,14
	13	-	-	↓	-	↓	-	↓		-	-	↓	-	↓	-		-	-	14	-	-	-	-	13	1,3,4,5,6,7,10
Switching Time	t	1+2-	-	-	-	30	-	-	ns	-	-	-	30	-	-	ns	Pulse In	1	2	-	-	11	-	3,4,14	
	1-2+	-	-	-	45	-	-	-		-	-	-	45	-	-	ns	Pulse Out	1	2	-	-	-	-	3,4,14	
	14+13-	-	-	-	30	-	-	45	-	-	-	30	-	-	45	Pulse In	14	13	-	-	-	-	1,3,4		
	14-13+	-	-	-	-	-	-	-		-	-	-	-	-	-		Pulse Out	14	13	-	-	-	-	1,3,4	

Pins not listed are left open.

Δ = Clock Pulse to pin 6, see Figure 1.

\* = Resistor value to V<sub>CC</sub>.

† = I<sub>A80</sub> is symbol for MC779P

‡ = I<sub>A10</sub> is symbol for MC779P


# = I<sub>A16</sub> is symbol for MC779P

## Pin 8 = LOW } Set by a momentary ground prior to the application


\*\* Pin 9 = LOW } of the negative-going clock pulse.

## MC779P, MC879P (continued)


**FIGURE 1—CLOCK PULSE DEFINITION**



**FIGURE 2—TOGGLE MODE TEST CIRCUIT**



**FIGURE 3—SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**




MULTIFUNCTION DEVICES

PLASTIC MRTL MC700P/800P series

(1 J-K Flip-Flop, 1 Inverter, 2 Buffers)

# MC787P • MC887P

A medium-power monolithic device consisting of one J-K flip-flop, one inverter, and two buffer circuits in a single package. This J-K flip-flop can be operated in the toggling mode. Simultaneous logic ONE pulses applied to the SET and CLEAR terminals cause the output state to reverse. A direct clear input allows asynchronous entry for pre-clearing counters, inserting parallel data into registers, and other similar applications. The inverter is a basic MRTL gate and the buffers are high fan-out gates with single inputs.



CLOCKED INPUT OPERATION ①


t <sub>n</sub> ②		t <sub>n+1</sub> ③	
S	C	Q	Q̄
1	1	Q <sub>n</sub> ④	Q̄ <sub>n</sub>
1	0	1	0
0	1	0	1
0	0	Q̄ <sub>n</sub>	Q <sub>n</sub> ④

	f <sub>T</sub> , MHz	t <sub>pd</sub> , ns	P <sub>D</sub> (mW)	
			(Input High)	(Inputs Low)
FLIP-FLOP	4	—	91‡	79
EACH BUFFER	—	15	25	45
INVERTER	—	12	22	8

‡Only Clock Input High

1. Direct input (C<sub>o</sub>) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted t<sub>n</sub> and the time period subsequent to this transition is denoted t<sub>n+1</sub>.
3. Q<sub>n</sub> is the state of the Q output in the time period t<sub>n</sub>.

NUMBER IN PARENTHESIS INDICATES LOADING FACTOR FOR MC787P  
NUMBER IN BRACKETS INDICATES LOADING FACTOR FOR MC887P



MC/8/P, MC88/P (continued)

		TEST VOLTAGE VALUES					
		(Volts)				(Ohms)	
@ Test Temperature		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	V <sub>R*</sub>
MC887P	0°C	0.960	0.930	1.80	0.570	3.60	640
	+25°C	0.910	0.880	1.80	0.500	3.60	640
	+75°C	0.820	0.790	1.80	0.450	3.60	750
	+15°C	0.865	0.865	1.80	0.475	3.60	640
MC787P	+25°C	0.850	0.850	1.80	0.460	3.60	640
	+55°C	0.800	0.800	1.80	0.430	3.60	640

## ELECTRICAL CHARACTERISTICS

Pins not listed are left open.

$f = I_{\infty}$  is symbol for MC787P

$\Delta$  = Clock Pulse to pin 6, see Figure 1.

$\ddagger$  = L<sub>1,12</sub> is symbol for MC787P

\* Resistor value to V<sub>cc</sub>.

# = I<sub>1,10</sub> is symbol for MC787P

## Pin 8 = LOW } Set by a momentary ground prior to the application of the negative-going clock pulse.  
\*\* Pin 9 = LOW }

## MC787P, MC887P (continued)

FIGURE 1—CLOCK PULSE DEFINITION




FIGURE 2—TOGGLE MODE TEST CIRCUIT







FIGURE 3—SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



**MC775P • MC875P**

Two half-adder devices in a single package. Each device can be used to supply the SUM and CARRY operations on two input signals. E.g., if the inputs are applied to pins 1 and 14, and their complements to pins 2 and 3, the SUM of the inputs appears on pin 13 while the CARRY appears on pin 12.




$$\text{IF: } 2 = \bar{1}, \& 3 = \bar{14} \\ \text{THEN: } 12 = 1 \cdot 14, \& 13 = 1 \cdot \bar{14} + \bar{1} \cdot 14$$

$t_{pd} = 20 \text{ ns typ}$   
 $P_b = 120 \text{ mW typ}$

NUMBER IN PARENTHESIS INDICATES MC775P LOADING FACTOR.  
NUMBER IN BRACKETS INDICATES MC875P LOADING FACTOR.

## SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one half-adder only.  
The other half-adder is tested in the same manner.

		TEST VOLTAGE VALUES				
		(Volts)				
@ Test Temperature	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>	
MC875P	0°C	0.960	0.930	1.80	0.570	3.60
	+25°C	0.910	0.880	1.80	0.500	3.60
	+75°C	0.820	0.790	1.80	0.450	3.60
MC775P	+15°C	0.865	0.865	1.80	0.475	3.60
	+25°C	0.850	0.850	1.80	0.460	3.60
	+55°C	0.800	0.800	1.80	0.430	3.60

Characteristic	Symbol	Pin Under Test	MC875P Test Limits						MC775P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BDT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max		
Input Current	I <sub>in</sub>	1	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	1	-	14	-	11	4
		2	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	2	-	3	-	↓	↓
		3	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	3	-	2	-	↓	↓
		14	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	14	-	14	-	↓	↓
Output Current	I <sub>A4</sub> *	12	2.4	-	2.4	-	2.28	-	mAdc	-	-	-	-	-	-	-	-	12	-	2, 3	11	4
	I <sub>A5</sub> †	13	3.0	-	3.0	-	2.85	-	↓	2.65	-	2.65	-	2.5	-	mAdc	-	1, 2, 13	-	-	↓	↓
	I <sub>A5</sub> †	13	3.0	-	3.0	-	2.85	-	↓	2.65	-	2.65	-	2.5	-	mAdc	-	3, 13, 14	-	-	↓	↓
Output Voltage	V <sub>out</sub>	12	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	2	-	-	11	4
		12	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	3	-	-	↓	↓
		13	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	12	1, 13	-	↓	↓
Saturation Voltage	V <sub>CE(sat)</sub>	12	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	2	-	11	4
		12	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	3	-	-	↓	↓
		13	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	1, 14	2, 3	-	1, 14	↓
		13	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	2, 3	1, 14	-	↓	↓
Switching Time	t	2+12-	-	-	-	20	-	-	ns	-	-	-	20	-	-	ns	2	12	-	-	11	4
		2-12+	-	-	-	30	-	-	↓	-	-	-	30	-	-	↓	2	12	-	-	↓	4
		1+13+	-	-	-	36	-	-	↓	-	-	-	36	-	-	↓	1	13	-	-	4, 12	4, 12
		1-13-	-	-	-	36	-	-	↓	-	-	-	36	-	-	↓	1	13	-	-	4, 12	4, 12

Ground inputs of half-adder not under test. Other pins not listed are left open. \*  $I_{AD}$  is symbol for MC775

<sup>†</sup>L is symbol for MC775


<sup>†</sup>I<sub>Al6</sub> is symbol for MC775

DUAL FULL ADDERS

PLASTIC MRTL MC700P/800P series

**MC796P • MC896P**

Provides the SUM and CARRY functions while requiring only the AUGEND (A) and ADDEND (B) inputs with CARRY IN.



TRUTH TABLE				
INPUT LOGIC LEVEL			OUTPUT LOGIC LEVEL	
A	B	C <sub>i</sub>	S	C <sub>o</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

POSITIVE LOGIC  
 $C_o = ABC_i + AB\bar{C}_i + A\bar{B}C_i + \bar{A}\bar{B}\bar{C}_i$   
 $S = ABC_i + A\bar{B}C_i + \bar{A}BC_i + \bar{A}\bar{B}\bar{C}_i$

$t_{pd} = 60 \text{ ns typ}$   
 $P_d = 84 \text{ mW typ}$

NUMBER IN PARENTHESIS INDICATES MC796P LOADING FACTOR.  
 NUMBER IN BRACKETS INDICATES MC896P LOADING FACTOR.

## ELECTRICAL CHARACTERISTICS


Test procedures are shown for one full adder only.  
The other full adder is tested in the same manner.

		TEST VOLTAGE VALUES (Volts)				
@ Test Temperature		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>
MC896P	0°C	0.960	0.930	1.80	0.570	3.60
	+25°C	0.910	0.800	1.80	0.500	3.60
	+75°C	0.820	0.790	1.80	0.450	3.60
MC796P	+15°C	0.865	0.865	1.80	0.475	3.60
	+25°C	0.850	0.850	1.80	0.460	3.60
	+55°C	0.800	0.800	1.80	0.430	3.60



\* Symbol is I<sub>A13</sub> for MC796P.

Ground inputs of full adder not under test.  
Other pins not listed are left open.

## **MC796P, MC896P (continued)**




## **SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**



**MC797P • MC897P**

Provides the DIFFERENCE and BORROW functions while requiring only MINUEND (X) and SUBTRAHEND (Y) inputs with BORROW IN.



TRUTH TABLE				
INPUT LOGIC LEVEL			OUTPUT LOGIC LEVEL	
X	Y	Bi	D	Bo
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

POSITIVE LOGIC  
 $D = YXB_i + Y\bar{X}\bar{B}_i + \bar{Y}X\bar{B}_i + \bar{Y}\bar{X}B_i$   
 $Bo = \bar{Y}\bar{X}B_i + \bar{Y}X\bar{B}_i + Y\bar{X}B_i + YXB_i$

$t_{pd} = 60 \text{ ns typ}$   
 $P_d = 84 \text{ mW typ}$

NUMBER IN PARENTHESIS INDICATES MC797P LOADING FACTOR.  
 NUMBER IN BRACKETS INDICATES MC897P LOADING FACTOR.

## ELECTRICAL CHARACTERISTICS


Test procedures are given for only one subtractor.  
The other subtractor is tested in the same manner.

		TEST VOLTAGE VALUES (Volts)				
		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>
MC897P	0°C	0.960	0.930	1.80	0.570	3.60
	+25°C	0.910	0.800	1.80	0.500	3.60
	+75°C	0.820	0.790	1.80	0.450	3.60
MC797P	+15°C	0.865	0.865	1.80	0.475	3.60
	+25°C	0.850	0.850	1.80	0.460	3.60
	+55°C	0.800	0.800	1.80	0.430	3.60


\* Symbol for MC797P is I<sub>A13</sub>.


Ground input pins of subtractor not under test.  
Other pins not listed are left open.

## MC797P, MC897P (continued)




### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



**MC784P • MC884P**

Two half-shift registers in a single package. Each is a bistable storage element. Eg., information coming in on pins 1 and 3 will be transferred to pins 14 and 12 when the gating signal, pin 2, goes low. If all three inputs, 1, 2, and 3, are low, the outputs, 14 and 12, will both be low.





NUMBER IN PARENTHESIS  
INDICATES MC784P LOADING FACTOR

NUMBER IN BRACKETS  
INDICATES MC884P LOADING FACTOR

$t_{pd} = 22 \text{ ns typ}$

$P_0 = 120 \text{ mW typ}$

**SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS**

@ Test Temperature	TEST VOLTAGE VALUES						
	(Volts)						
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
MC884P {	0°C	0.960	0.930	1.80	0.570	3.60	
	+25°C	0.910	0.880	1.80	0.500	3.60	
	+75°C	0.820	0.790	1.80	0.450	3.60	
MC784P {	+15°C	0.865	0.865	1.80	0.475	3.60	
	+25°C	0.850	0.850	1.80	0.460	3.60	
	+55°C	0.800	0.800	1.80	0.430	3.60	

## ELECTRICAL CHARACTERISTICS

Test procedures are shown for one half-shift register only.  
The other half-shift register is tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC884P Test Limits						MC784P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd			
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		Unit	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>CC</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max			
Input Current	I <sub>in</sub> 2I <sub>in</sub> I <sub>in</sub>	1 2 3	- - -	600 1200 600	- - -	600 1200 600	- - -	570 1140 570	μAdc	- - -	500 1000 500	- - -	500 1000 500	- - -	470 940 470	μAdc	1 2 3	- - -	2 1, 3 2	- - -	11	4	
Output Current	I <sub>A4</sub> *	12 12 14 14	2.4 - - -	- 2.4 -	- -	2.28 -	- -	mAdc	2.15	- - -	2.15 -	- -	2.03 -	- -	mAdc	- - - -	2, 12 3, 12 2, 14 1, 14	- - - -	- - - -	- - - -	11	4, 14† 4 4, 12† 4	
Output Voltage	V <sub>out</sub>	12 14	- -	500 500	- -	400 400	- -	400 400	mVdc mVdc	- - -	400 400	- -	300 300	- -	320 320	mVdc mVdc	- - -	14 12	2, 3 1, 2	- -	11	4 4	
Saturation Voltage	V <sub>CE(sat)</sub>	12 12 14 14	- - - -	400 - - -	- 300 -	- -	350 -	mVdc	- - -	300 -	- -	290 -	- -	320 -	mVdc	- - - -	1, 2, 3 - 1, 2, 3 - 1, 2	- - - -	- - - -	11	4, 12† 4, 14 4, 14† 4		
Switching Time	t	1+14+ 1-14-	- -	- -	40 40	- -	- -	ns ns	- -	- -	- -	- -	40 40	- -	- -	Pulse In ns	Pulse Out ns	1 1	14 14	- -	- -	11	4, 12 4, 12

Ground input pins of half-register not under test. Other pins not listed are left open.

† Silicon diode to ground.


\* Symbol is I<sub>A13</sub> for the MC784P.

## DUAL HALF-SHIFT REGISTERS

## PLASTIC MRTL MC700P/800P series

### MC783P • MC883P

Dual half-shift registers, each with built-in inverter, in a single package. Information coming in on pins 1 and 2 will be transferred to pins 14 and 12 when the gating signal, pin 2, goes low. If all three inputs, 1, 2, and 3, are low, the outputs, 12 and 14, will both be low.



$$14 = \overline{12}(1+2)$$


$$12 = \overline{14}(3+2)$$

$t_{pd} = 22$  ns typ


$P_o = 140$  mW typ

NUMBER IN PARENTHESIS INDICATES  
LOADING FACTOR FOR MC783P

NUMBER IN BRACKETS INDICATES  
LOADING FACTOR FOR MC883P



### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for one half-shift register only.  
The other half-shift register is tested in the same manner.

@ Test Temperature	TEST VOLTAGE VALUES					
	(Volts)					
	V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>	
MC883P	0°C	0.960	0.930	1.80	0.570	3.60
	+25°C	0.910	0.880	1.80	0.500	3.60
	+75°C	0.820	0.790	1.80	0.450	3.60
MC783P	+15°C	0.865	0.865	1.80	0.475	3.60
	+25°C	0.850	0.850	1.80	0.460	3.60
	+55°C	0.800	0.800	1.80	0.430	3.60

Characteristic	Symbol	Pin Under Test	MC883P Test Limits						MC783P Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			0°C		+25°C		+75°C		Unit	+15°C		+25°C		+55°C		V <sub>in</sub>	V <sub>on</sub>	V <sub>BOT</sub>	V <sub>off</sub>	V <sub>cc</sub>		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I <sub>in</sub>	1	-	600	-	600	-	570	μAdc	-	500	-	500	-	470	μAdc	1	-	2	-	11	4
	3I <sub>in</sub>	2	-	1800	-	1800	-	1710		-	1500	-	1500	-	1410		2	-	1,3	-	↓	↓
	I <sub>in</sub>	3	-	600	-	600	-	570		-	500	-	500	-	470		3	-	2	-	↓	↓
Output Current	IA <sub>4*</sub>	12	2.4	-	2.4	-	2.28	-	mAdc	2.15	-	2.15	-	2.03	-	mAdc	-	2,12	-	-	11	4,14†
	IA <sub>4*</sub>	12	2.4	-	2.4	-	2.28	-		2.15	-	2.15	-	2.03	-		-	3,12	-	-	4	4
	IA <sub>5**</sub>	13	3.0	-	3.0	-	2.85	-		2.65	-	2.65	-	2.5	-		-	13	-	2	4	4
	IA <sub>4*</sub>	14	2.4	-	2.4	-	2.28	-		2.15	-	2.15	-	2.03	-		-	2,14	-	-	4,12†	4
	IA <sub>4*</sub>	14	2.4	-	2.4	-	2.28	-		2.15	-	2.15	-	2.03	-		-	1,14	-	-	↓	↓
Output Voltage	V <sub>out</sub>	12	-	500	-	400	-	400	mVdc	-	400	-	300	-	320	mVdc	-	14	2,3	-	11	4
		13	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	2	-	1,2	↓	↓
		14	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	12	-	-	↓	↓
Saturation Voltage	V <sub>CE(sat)</sub>	12	-	400	-	300	-	350	mVdc	-	300	-	290	-	320	mVdc	-	-	1,2,3	-	11	4,12†
		12	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	-	2,3	-	4,14	4
		13	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	2	-	1,2,3	↓	4,14†
		14	-	↓	-	↓	-	↓		-	↓	-	↓	-	↓		-	-	1,2	-	4,12	4
Switching Time	t	2+13-	-	-	-	40	-	-	ns	-	-	-	40	-	-	ns	2	13	-	-	11	4
		2-13+	-	-	-	40	-	-		-	-	-	40	-	-		2	13	-	-	4	4
		1+14+	-	-	-	28	-	-		-	-	-	28	-	-		1	14	-	-	4	12
		1-14-	-	-	-	24	-	-		-	-	-	24	-	-		1	14	-	-	4	12

Ground input pins of half-shift register not under test. Other pins not listed are left open. \* Symbol is IA<sub>13</sub> for MC783P. \*\* Symbol is IA<sub>16</sub> for MC783P. † Silicon diode to ground.

## **ADDITIONS AND MODIFICATIONS**

## **ADDITIONS AND MODIFICATIONS**

## **ADDITIONS AND MODIFICATIONS**

## **ADDITIONS AND MODIFICATIONS**

**COMMERCIAL**  
**MRTL**  
**INTEGRATED CIRCUITS**  
**LOW-POWER**  
**AND**  
**MEDIUM-POWER**  
**MC700 SERIES**

# MILLIWATT AND MEDIUM-POWER COMMERCIAL MRTL INTEGRATED CIRCUITS

## INDEX

In this series of MRTL logic circuits, medium and low-power devices are combined and specified for compatible application in commercial usages. Medium-power devices have loading factors normalized for compatibility with low-power for ease of mixing the two power levels in a system.

## INDEX

	Page No.
General Information	6-246
Summary of Devices Available in Metal Cans (G Suffix)	6-248
Summary of Devices Available in Flat Packages (F Suffix)	6-251

DEVICE	POWER	PACKAGE	DEVICE	POWER	PACKAGE
<b>GATES</b>					
MC703 3-Input Gates	MRTL	F, G	MC701 Counter Adapter	MRTL	G
MC707 4-Input Gates	MRTL	F, G			
MC711 4-Input Gates	mW MRTL	F, G			
MC728 5-Input Gates	mW MRTL	F, G			
MC729 5-Input Gates	MRTL	F, G			
MC710 Dual 2-Input Gates	mW MRTL	F, G			
MC714 Dual 2-Input Gates	MRTL	F, G			
MC715 Dual 3-Input Gates	MRTL	F, G			
MC718 Dual 3-Input Gates	mW MRTL	F, G			
MC719 Dual 4-Input Gate	mW MRTL	F			
MC725 Dual 4-Input Gate	MRTL	F			
MC792 Triple 3-Input Gate	MRTL	F			
MC793 Triple 3-Input Gate	mW MRTL	F			
MC717 Quad 2-Input Gate	mW MRTL	F			
MC724 Quad 2-Input Gate	MRTL	F			
<b>BUFFERS</b>					
MC700 Buffers	MRTL	F, G			
MC709 Buffers	mW MRTL	F, G			
MC781 Dual Buffer	mW MRTL	G			
MC799 Dual Buffers	MRTL	F, G			
MC798 Dual 2-Input Buffer	mW MRTL	F			
MC788 Dual 3-Input Buffer	MRTL	F			
<b>INVERTERS</b>					
MC727 Quad Inverters	MRTL	F, G			
MC789 Hex Inverter	MRTL	F			
<b>EXPANDERS</b>					
MC721 Dual 2-Input Expanders	mW MRTL	F, G			
MC786 Dual 4-Input Expander	MRTL	F			
MC785 Quad 2-Input Expander	MRTL	F			
<b>COUNTER ADAPTERS</b>					
<b>ADDERS</b>					
MC704 Half Adders	MRTL	F, G			
MC708 Half Adders	mW MRTL	F, G			
MC712 Half Adders	mW MRTL	F, G			
MC775 Dual Half Adder	MRTL	F			
<b>HALF-SHIFT REGISTERS</b>					
MC705 Half-Shift Registers with Inverter	MRTL	F, G			
MC706 Half-Shift Registers without Inverter	MRTL	F, G			
MC783 Dual Half-Shift Register with Inverter	MRTL	F			
MC784 Dual Half-Shift Register without Inverter	MRTL	F			
<b>FLIP-FLOPS</b>					
MC702 R-S Flip-Flop	MRTL	G			
MC720 J-K Flip-Flops	mW MRTL	F, G			
MC722 J-K Flip-Flops	mW MRTL	F, G			
MC723 J-K Flip-Flops	MRTL	F, G			
MC726 J-K Flip-Flops	MRTL	F, G			
MC774 J-K Flip-Flop	MRTL	G			
MC782 J-K Flip-Flop	mW MRTL	G			
MC776 Dual J-K Flip-Flop	mW MRTL	F			
MC790 Dual J-K Flip-Flop	MRTL	F			
MC791 Dual J-K Flip-Flop	MRTL	F			
MC713 Type D Flip-Flops	mW MRTL	F, G			
MC778 Dual Type D Flip-Flop	mW MRTL	F			

**NUMERICAL INDEX**  
**(Functions and Characteristics)**

V<sub>CC</sub> = 3.6 V ±10%, T<sub>A</sub> = 25°C

Function	Type ① +15 to +55°C	Case	Output Loading Factor Each Output	Propagation Delay t <sub>pd</sub> ns typ	Total Power Dissipation mW typ/pkg
----------	------------------------	------	-----------------------------------	--	------------------------------------

**MRTL**

Buffer	MC700	72,96	80	20	25/50 ②
Counter Adapter	MC701	96	16	22	80
R-S Flip-Flop	MC702	96	13	14	32
3-Input NOR Gate	MC703	72,96	16	12	28/7.5 ②
Half Adder	MC704	72,96	16	14	65
Half-Shift Register	MC705	72,96	13	22	75
Half-Shift Register (w/o Inverter)	MC706	72,96	13	22	52
4-Input NOR Gate	MC707	72,96	16	12	30/7.5 ②
Dual 2-Input NOR Gate	MC714	72,96	16	12	50/15 ②
Dual 3-Input NOR Gate	MC715	72,96A	16	12	55/15 ②
J-K Flip-Flop	MC723	72,96	10	35	91/79 ④
Quad 2-Input NOR Gate	MC724	83	16	12	100/30 ②
Dual 4-Input NOR Gate	MC725	83	16	12	60/15 ②
J-K Flip-Flop	MC726	72,96A	16	35	100/86 ④
Quad Inverter	MC727	72,96A	16	12	87/30 ②
5-Input NOR Gate	MC729	72,96	16	12	33/7.5 ②
Quad Exclusive OR Gate	MC771	83	16	12	87
J-K Flip-Flop	MC774	96	16	35	100/86 ④
Dual Half Adder	MC775	83	16	20	120
Dual Half Shift Register	MC783	83	13	22	140
Dual Half Shift Register w/Inverter	MC784	83	13	22	100
Quad 2-Input Expander	MC785	83	—	12	20/ — ②
Dual 4-Input Expander	MC786	83	—	12	20/ — ②
Dual 3-Input Buffer, non-inverting	MC788	83	80	24	145/56 ②
Hex Inverter	MC789	83	16	12	130/15 ②
Dual J-K Flip-Flop	MC790	83	10	35	182/158 ④
Dual J-K Flip-Flop	MC791	83	16	40	190/160 ④
Triple 3-Input NOR Gate	MC792	83	16	12	82/24 ②
Dual Full Adder	MC796	83	13	60	84
Dual Full Subtractor	MC797	83	13	60	84
Dual Buffer	MC799	72,96A	80	20	50/100 ②
Hex Expander	MC9719	83	—	12	13/ — ②

**mW MRTL**

Half Adder	MC708	72,96	4	60	19/12.5 ②
2-Input Buffer	MC709	72,96	30	57	7.0/23 ②
Dual 2-Input NOR Gate	MC710	72,96	4	27	10/2.5 ②
Dual 4-Input OR/NOR Gate	MC711	72,96	4	60	8.0/5.5 ②
Half Adder	MC712	72,96	4	66	15.5/10.5 ②
Type D Flip-Flop	MC713	72,96	3	75	24/17.5 ③
Quad 2-Input NOR Gate	MC717	83	4	27	20/5.0 ②
Dual 3-Input NOR Gate	MC718	72,96A	4	27	12/2.5 ②
Dual 4-Input NOR Gate	MC719	83	4	27	13/2.5 ②
J-K Flip-Flop	MC720	72,96	2	50	20.5/14.5 ④
Dual 2-Input Gate Expander	MC721	72,96	—	27	3.0/ — ②
J-K Flip-Flop	MC722	72,96A	4	70	24/20 ④
5-Input NOR Gate	MC728	72,96	4	27	7.5/1.0 ②
Dual J-K Flip-Flop	MC776	83	2	50	41/29 ④
Dual Type D Flip-Flop	MC778	83	3	60	48/35 ③
Dual Buffer	MC781	96	30	57	14/46 ②
J-K Flip-Flop	MC782	96	2	80	23/21 ④
Triple 3-Input NOR Gate	MC793	83	4	27	18/3.5 ②
Dual 2-Input Buffer	MC798	83	30	57	14/46 ②
Quad 2-Input Expander	MC9721	83	—	27	20/ — ②

① G suffix denotes Metal Can, F suffix denotes Flat Package; i.e., MC718G = Metal Can, MC718F = Flat Package.

② Inputs High/Inputs Low.

③ Direct Set and Direct Clear Low, All Other Inputs High/All Inputs Low

④ Only Clock Input High/Inputs Low

## GENERAL INFORMATION

## COMMERCIAL MRTL MC700 series



TO-99



TO-100




TO-91




TO-86


### OUTLINE DIMENSIONS




Pin 4 connected to case.



Pin 5 connected to case.



Lead 1 identified by color dot or by shoulder on lead. All leads electrically isolated from package.



Lead 1 identified by color dot or by elbow on lead. All leads electrically isolated from package.

### TEST CONDITION TOLERANCES

$V_{BOT} = \pm 10 \text{ mV}$

$V_{CC} = \pm 10 \text{ mV}$

$V_{in} = \pm 2 \text{ mV}$

$V_R = \pm 1\%$

$V_{on} = \pm 2 \text{ mV}$

$V_{off} = \pm 2 \text{ mV}$

### GENERAL RULES

- Testing tables shown in the MC900/800 MRTL and the MC908/808 mW MRTL sections of this volume may be utilized for testing MC700F and G commercial series devices. Pin number configurations are the same. MC700 series forcing functions and test limits are shown on page 6-247.
- The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output.
- For ease of mixing MRTL and mW MRTL in the same system, the loading factors are normalized in accordance with the input currents being driven.
- Any number of gates may be paralleled; the input loading is increased by 1/4 load if only one gate is connected to  $V_{CC}$ .
- When paralleling gates with  $V_{CC}$  connected, a maximum of 4 outputs may be paralleled, increasing the input loading factor by 2.33.
- If the counter adapter is paralleled with another circuit, the output drive capability must be reduced by two loads. The reason for this drive reduction is the 1280-ohm resistance that connects the output terminals on the counter adapter.
- All unused input pins should be returned to ground.
- EXPANDER RULES:**
  - The MC785F, MC786F and MC9719F MRTL expanders can be used to expand medium-power MRTL output nodes only.
  - When using the MC785F, MC786F or MC9719F subtract 0.5 from the output loading factor of the medium-power MRTL expanded gate for each expander node that is connected; also increase the input loading factor of the medium-power expanded gate by a factor of 1.33.

## GENERAL INFORMATION (continued)

### MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ )

Rating	Symbol	Value	Unit
Logic Input Voltage		$\pm 4.0$	Vdc
Power Supply Voltage (Pulsed $\pm 1$ second)		+12	Vdc
Operating Temperature Range MC700G/F Series	$T_A$	+15 to +55	$^\circ\text{C}$
Storage Temperature Range	$T_{\text{stg}}$	-55 to +125	$^\circ\text{C}$

### ELECTRICAL CHARACTERISTICS

Characteristic	Milliwatt MRTL			MRTL			Unit
	+15°C	+25°C	+55°C	+15°C	+25°C	+55°C	
$I_{A3}$	0.420	0.420	0.420	—	—	—	mAdc min
$I_{A4}$	0.570	0.570	0.570	—	—	—	mAdc min
$I_{A10}$	—	—	—	1.65	1.65	1.65	mAdc min
$I_{A13}$	—	—	—	2.15	2.15	2.03	mAdc min
$I_{A16}$	—	—	—	2.65	2.65	2.5	mAdc min
$I_{AB}$	5.0	5.0	5.0	13.5	13.75	12.5	mAdc min
$I_{CEX}$	50	50	100	225	225	250	$\mu\text{Adc}$ max
$I_{in}$	0.150	0.150	0.150	0.500	0.500	0.470	mAdc max
$2 I_{in}$	0.300	0.300	0.300	1.0	1.0	0.94	mAdc max
$V_{out}$	0.400	0.300	0.320	0.400	0.300	0.320	Vdc max
$V_{CE}$	0.220	0.230	0.320	0.300	0.290	0.320	Vdc max

### TEST CONDITIONS

$V_{BOT}$	1.8	1.8	1.8	1.8	1.8	1.8	Vdc
$V_{CC}$	3.6	3.6	3.6	3.6	3.6	3.6	Vdc
$V_{in}$	0.865	0.850	0.800	0.865	0.850	0.800	Vdc
$V_{off}$	0.475	0.460	0.430	0.475	0.460	0.430	Vdc
$V_{on}$	0.865	0.850	0.800	0.865	0.850	0.800	Vdc
$V_R^*$	4600	4800	5000	640	640	640	Ohms

\*Resistor value to  $V_{CC}$

### DEFINITIONS

$I_{A2}, I_{A3}$ , Minimum available output current from a device with  $I_{A4}, I_{A5}$ , an output loading factor of 2, 3, 4, 5, 10, 13, and 16  $I_{A10}, I_{A13}$ , respectively. Output voltage not to fall below the value  $I_{A16}$  of  $V_{on}$ .

$I_{AB}$  Minimum available output current from a buffer. Output voltage not to fall below the value of  $V_{on}$ .

$I_{AM}$  The maximum available current from the output of a Dual Gate.

$I_{CEX}$  Collector current of a circuit when  $V_{in}$  is applied to the output pin and  $V_{off}$  is applied to the input pins.

$I_{in}$  Maximum input current drawn by one input of a gate with  $V_{in}$  applied. All other gate inputs are returned to  $V_{BOT}$ .

$1.8 I_{in}$  Current drawn from the  $V_{in}$  supply by the Toggle pin of the Flip-Flop.

$2 I_{in}$  Maximum input current drawn by one input of a device with 2 bases internally tied together.

$I_L$  Isolation leakage current.

$I_O$  Output load current.

$V_{BOT}$  A high value voltage applied to an input of a device to insure saturation of the driven transistor.

$V_{CC}$  Supply voltage.

$V_{CE(\text{sat})}$  Maximum saturation voltage with  $V_{BOT}$  applied to the input.

$V_{in}$  Minimum high level voltage applied to the input of a device.

$V_{LL}$  A supply voltage low enough to allow flow of leakage currents only.

$V_{off}$  The maximum voltage which may be applied to an input terminal without turning the transistor on.

$V_{on}$  The minimum voltage which may be applied to an input terminal that will turn the transistor on.

$V_{out}$  The maximum output voltage with  $V_{on}$  applied to the input.

$V_R$  Value of external resistor connected to  $V_{CC}$  for test purposes.

$V_{RH}$  = highest node resistor value

$V_{RL}$  = lowest node resistor value

## LOADING DIAGRAMS

## COMMERCIAL MRTL MC700 series

### COMMERCIAL MRTL DEVICES AVAILABLE IN METAL CANS

The logic diagrams on these pages describe the MC700 Series Commercial MRTL integrated circuits available in metal cans, and permit quick selection of those circuits required for the implementation of a commercial system design. Pertinent information such as logic equations, truth tables, typical propagation delay time ( $t_{pd}$ ), typical package power dissipation ( $P_D$ ), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (when on the circuit input terminal) or load driving ability — fan-out — (when on the circuit output terminal). Medium-power devices have loading factors normal-

ized for compatibility with the low-power devices for ease of mixing the two power levels in a system.


The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the unit. Loading data are valid over the temperature range of +15 to +55°C, with  $V_{CC} = 3.6 \text{ V } \pm 10\%$ . For the TO-99 metal can,  $V_{CC}$  is applied to pin 8, with ground connected to pin 4. For the TO-100 metal can,  $V_{CC}$  is applied to pin 10, with ground connected to pin 5.

### GATES


<b>MC703G 3-Input Gate</b> (medium-power)	<b>MC711G 4-Input Gate</b> (milliwatt)	<b>MC707G 4-Input Gate</b> (medium-power)
 $6 = \overline{1 + 2 + 3}$ $t_{pd} = 12 \text{ ns}$ $P_D = 28 \text{ mW (Input High)}$ $7.5 \text{ mW (Inputs Low)}$	 $7 = \overline{1 + 2 + 3 + 5}$ $6 = \overline{1 + 2 + 3 + 5}$ $t_{pd} = 60 \text{ ns}$ $P_D = 8.0 \text{ mW (Input High)}$ $5.5 \text{ mW (Inputs Low)}$	 $6 = \overline{1 + 2 + 3 + 5}$ $t_{pd} = 12 \text{ ns}$ $P_D = 30 \text{ mW (Input High)}$ $7.5 \text{ mW (Inputs Low)}$
<b>MC728G 5-Input Gate</b> (milliwatt)	<b>MC729G 5-Input Gate</b> (medium-power)	<b>MC710G Dual 2-Input Gate</b> (milliwatt)
 $7 = \overline{1 + 2 + 3 + 5 + 6}$ $t_{pd} = 27 \text{ ns}$ $P_D = 7.5 \text{ mW (Input High)}$ $1.0 \text{ mW (Inputs Low)}$	 $7 = \overline{1 + 2 + 3 + 5 + 6}$ $t_{pd} = 12 \text{ ns}$ $P_D = 33 \text{ mW (Input High)}$ $7.5 \text{ mW (Inputs Low)}$	 $7 = \overline{1 + 2}$ $t_{pd} = 27 \text{ ns}$ $P_D = 10 \text{ mW (Input High)}$ $2.5 \text{ mW (Inputs Low)}$
<b>MC714G Dual 2-Input Gate</b> (medium-power)	<b>MC718G Dual 3-Input Gate</b> (milliwatt)	<b>MC715G Dual 3-Input Gate</b> (medium-power)
 $7 = \overline{1 + 2}$ $t_{pd} = 12 \text{ ns}$ $P_D = 50 \text{ mW (Input High)}$ $15 \text{ mW (Inputs Low)}$	 $4 = \overline{1 + 2 + 3}$ $t_{pd} = 27 \text{ ns}$ $P_D = 12 \text{ mW (Input High)}$ $2.5 \text{ mW (Inputs Low)}$	 $4 = \overline{1 + 2 + 3}$ $t_{pd} = 12 \text{ ns}$ $P_D = 55 \text{ mW (Input High)}$ $15 \text{ mW (Inputs Low)}$

COMMERCIAL MRTL DEVICES AVAILABLE IN METAL CANS (continued)


**BUFFERS**




**INVERTER**




**EXPANDER**



**COUNTER ADAPTER**




**HALF ADDERS**



COMMERCIAL MRTL DEVICES AVAILABLE IN METAL CANS (continued)

**FLIP-FLOPS**

**MC702G R-S Flip-Flop**  
(medium-power)



$t_{pd} = 14 \text{ ns}$   
 $P_D = 32 \text{ mW}$

**J-K FLIP-FLOP TRUTH TABLES**

DIRECT INPUT OPERATION ①  
MC722 and MC726 only


$S_D$	$C_D$	$Q$	$\bar{Q}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT OPERATION ③  
all types

$t_n$ ④	$t_{n+1}$
1	1
1	0
0	1
0	0


1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = \bar{C}_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
5.  $Q_n$  is the state of the Q output in the time period  $t_n$ .

**MC723G J-K Flip-Flop**  
(medium-power)




$f_{Tog} = 4.0 \text{ MHz}$   
 $t_{pd} = 30 \text{ ns}$   
 $P_D = 91 \text{ mW}$  (Only Clock Input High)  
79 mW (Inputs Low)

**MC782G J-K Flip-Flop**  
(milliwatt)



$t_{pd} = 80 \text{ ns}$   
 $P_D = 23 \text{ mW}$  (Only Clock Input High)  
21 mW (Inputs Low)

**MC713G Type D Flip-Flop**  
(milliwatt)




$t_{pd} = 75 \text{ ns}$   
 $P_D = 24 \text{ mW}$  (Direct Set and Direct Clear Inputs Low, All other Inputs High)  
17.5 mW (All Inputs Low)

DIRECT INPUT OPERATION ①		CLOCKED INPUT OPERATION ③	
$S_D$	$C_D$	$Q$	$\bar{Q}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0


1. Clock (T input) must be high.
2. The output state will not change when the input state goes from  $S_D = C_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = C_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.  
0 = low state  
1 = high state
4.  $t_n$  = time period prior to negative transition of pulse
5.  $t_{n+1}$  = time period subsequent to negative transition of clock pulse

**MC720G J-K Flip-Flop**  
(milliwatt)




$t_{pd} = 50 \text{ ns}$   
 $P_D = 20.5 \text{ mW}$  (Only Clock Input High)  
14.5 mW (Inputs Low)

**MC722G J-K Flip-Flop**  
(milliwatt)




$t_{pd} = 70 \text{ ns}$   
 $P_D = 24 \text{ mW}$  (Only Clock Input High)  
20 mW (Inputs Low)

**MC726G J-K Flip-Flop**  
(medium-power)



$f_{Tog} = 4.0 \text{ MHz}$   
 $P_D = 100 \text{ mW}$  (Only Clock Input High)  
86 mW (Inputs Low)


**MC774G J-K Flip-Flop**  
(medium-power)



$t_{pd} = 35 \text{ ns}$   
 $P_D = 100 \text{ mW}$  (Only Clock Input High)  
86 mW (Inputs Low)


**HALF-SHIFT REGISTERS**

**MC705G Half-Shift Register**  
(medium-power)



$t_{pd} = 22 \text{ ns}$   
 $P_D = 75 \text{ mW}$   
 $7 = \bar{5}(1+2)$   
 $5 = \bar{7}(2+3)$   
 $6 = \bar{2}$

**MC706G Half-Shift Register**  
(without inverter—medium-power)



$7 = \bar{5}(1+2)$   
 $5 = \bar{7}(2+3)$   
 $t_{pd} = 22 \text{ ns}$   
 $P_D = 52 \text{ mW}$

## LOADING DIAGRAMS

## COMMERCIAL MRTL MC700 series










### COMMERCIAL MRTL DEVICES AVAILABLE IN FLAT PACKAGES

The logic diagrams shown on these pages describe the MC700 Series Commercial MRTL integrated circuits available in flat packages, and permit quick selection of those circuits required for implementation of a commercial system design. Pertinent information such as logic equations, truth tables, typical propagation delay time ( $t_{pd}$ ), typical power dissipation ( $P_D$ ), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (when on the circuit input terminal) or load driving ability – fan-out – (when on the circuit output terminal). Medium-power devices have loading factors normalized

for compatibility with the low-power devices for ease of mixing the two power levels in a system.

The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the unit. Loading data are valid over the temperature range of +15 to +55°C, with  $V_{CC} = 3.6 \text{ V} \pm 10\%$ . For the TO-91 flat package,  $V_{CC}$  is applied to pin 10, with ground connected to pin 5. For the TO-86 flat package,  $V_{CC}$  is applied to pin 14, with ground connected to pin 7.

### GATES

<b>MC703F 3-Input Gate</b> (medium-power)	<b>MC707F 4-Input Gate</b> (medium-power)	<b>MC711F 4-Input Gate</b> (milliwatt)
		
$8 = \overline{2 + 3 + 4}$ $t_{pd} = 12 \text{ ns}$ $P_D = 28 \text{ mW (Input High)}$ 7.5 mW (Inputs Low)	$8 = \overline{2 + 3 + 4 + 7}$ $t_{pd} = 12 \text{ ns}$ $P_D = 30 \text{ mW (Input High)}$ 7.5 mW (Inputs Low)	$7 = \overline{1 + 2 + 4 + 6}$ $9 = 1 + 2 + 4 + 6$ $t_{pd} = 60 \text{ ns}$ $P_D = 8.0 \text{ mW (Input High)}$ 5.5 mW (Inputs Low)
<b>MC729F 5-Input Gate</b> (medium-power)	<b>MC728F 5-Input Gate</b> (milliwatt)	<b>MC714F Dual 2-Input Gate</b> (medium-power)
		
$9 = \overline{2 + 3 + 4 + 7 + 8}$ $t_{pd} = 12 \text{ ns}$ $P_D = 33 \text{ mW (Input High)}$ 7.5 mW (Inputs Low)	$9 = \overline{1 + 2 + 4 + 6 + 7}$ $t_{pd} = 27 \text{ ns}$ $P_D = 7.5 \text{ mW (Input High)}$ 1.0 mW (Inputs Low)	$9 = \overline{2 + 3}$ $t_{pd} = 12 \text{ ns}$ $P_D = 50 \text{ mW (Input High)}$ 15 mW (Inputs Low)
<b>MC710F Dual 2-Input Gate</b> (milliwatt)	<b>MC715F Dual 3-Input Gate</b> (medium-power)	<b>MC718F Dual 3-Input Gate</b> (milliwatt)
		
$9 = \overline{1 + 2}$ $t_{pd} = 27 \text{ ns}$ $P_D = 10 \text{ mW (Input High)}$ 2.5 mW (Inputs Low)	$4 = \overline{1 + 2 + 3}$ $t_{pd} = 12 \text{ ns}$ $P_D = 55 \text{ mW (Input High)}$ 15 mW (Inputs Low)	$9 = \overline{1 + 2 + 3}$ $t_{pd} = 27 \text{ ns}$ $P_D = 12 \text{ mW (Input High)}$ 2.5 mW (Inputs Low)

(continued)

**COMMERCIAL MRTL DEVICES AVAILABLE IN FLAT PACKAGES (continued)**

**GATES (continued)**

<b>MC725F Dual 4-Input Gate</b> (medium-power)	<b>MC719F Dual 4-Input Gate</b> (milliwatt)	<b>MC792F Triple 3-Input Gate</b> (medium-power)			
 $1 = 2 + 3 + 5 + 6$ $t_{pd} = 12 \text{ ns}$ $P_D = 60 \text{ mW (Input High)}$ $15 \text{ mW (Inputs Low)}$	 $1 = 2 + 3 + 5 + 6$ $t_{pd} = 27 \text{ ns}$ $P_D = 13 \text{ mW (Input High)}$ $2.5 \text{ mW (Inputs Low)}$	 $6 = 3 + 4 + 5$ $t_{pd} = 12 \text{ ns}$ $P_D = 82 \text{ mW (Input High)}$ $24 \text{ mW (Inputs Low)}$			
<b>MC793F Triple 3-Input Gate</b> (milliwatt)	<b>MC724F Quad 2-Input Gate</b> (medium-power)	<b>MC717F Quad 2-Input Gate</b> (milliwatt)			
 $12 = 1 + 2 + 13$ $t_{pd} = 27 \text{ ns}$ $P_D = 18 \text{ mW (Inputs High)}$ $3.5 \text{ mW (Inputs Low)}$	 $3 = 1 + 2$ $t_{pd} = 12 \text{ ns}$ $P_D = 100 \text{ mW (Input High)}$ $30 \text{ mW (Inputs Low)}$	 $3 = 1 + 2$ $t_{pd} = 27 \text{ ns}$ $P_D = 20 \text{ mW (Input High)}$ $5.0 \text{ mW (Inputs Low)}$			
<b>MC771F Quad Exclusive "OR" Gate</b> (medium-power)	<b>INVERTERS</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td data-bbox="585 1105 856 1155"> <b>MC727F Quad Inverter</b>          (medium-power)       </td><td data-bbox="919 1105 1150 1155"> <b>MC789F Hex Inverter</b>          (medium-power)       </td></tr> <tr> <td data-bbox="585 1155 856 1604">   <math>3 = 1 \cdot \bar{2} + \bar{1} \cdot 2</math>  <math>t_{pd} = 12 \text{ ns}</math>  <math>P_D = 87 \text{ mW}</math> </td><td data-bbox="919 1155 1150 1604">   <math>6 = \bar{1}</math>  <math>t_{pd} = 12 \text{ ns}</math>  <math>P_D = 130 \text{ mW (Input High)}</math>  <math>15 \text{ mW (Inputs Low)}</math> </td></tr> </table>	<b>MC727F Quad Inverter</b> (medium-power)	<b>MC789F Hex Inverter</b> (medium-power)	 $3 = 1 \cdot \bar{2} + \bar{1} \cdot 2$ $t_{pd} = 12 \text{ ns}$ $P_D = 87 \text{ mW}$	 $6 = \bar{1}$ $t_{pd} = 12 \text{ ns}$ $P_D = 130 \text{ mW (Input High)}$ $15 \text{ mW (Inputs Low)}$
<b>MC727F Quad Inverter</b> (medium-power)	<b>MC789F Hex Inverter</b> (medium-power)				
 $3 = 1 \cdot \bar{2} + \bar{1} \cdot 2$ $t_{pd} = 12 \text{ ns}$ $P_D = 87 \text{ mW}$	 $6 = \bar{1}$ $t_{pd} = 12 \text{ ns}$ $P_D = 130 \text{ mW (Input High)}$ $15 \text{ mW (Inputs Low)}$				

## BUFFERS

<b>MC700F Buffer</b> (medium-power)	<b>MC709F BUFFER</b> (milliwatt)
 $t_{pd} = 20 \text{ ns}$ $P_D = 25 \text{ mW (Input High)}$ $50 \text{ mW (Inputs Low)}$	 $9 = \overline{4}$ $7 = \overline{4}$ $t_{pd} = 57 \text{ ns}$ $P_D = 7.0 \text{ mW (Input High)}$ $23 \text{ mW (Inputs Low)}$
<b>MC799F Dual Buffer</b> (medium-power)	<b>MC798F Dual 2-Input Buffer</b> (milliwatt)
 $3 = \overline{2}$ $4 = \overline{2}$ $t_{pd} = 20 \text{ ns}$ $P_D = 50 \text{ mW (Input High)}$ $100 \text{ mW (Inputs Low)}$	 $8 = \overline{9} + \overline{13}$ $t_{pd} = 57 \text{ ns}$ $P_D = 14 \text{ mW (Input High)}$ $46 \text{ mW (Inputs Low)}$
<b>MC788F Dual 3-Input Buffer</b> (non-inverting—medium-power)	
	 $3 = \overline{4} + \overline{5} + \overline{6}$ $2 = \overline{4} + \overline{5} + \overline{6}$ $56 \text{ mW (Inputs Low)}$ $1 = \overline{4} + \overline{5} + \overline{6}$ <p>Outputs 1, 2 or 3 may not be used simultaneously. Outputs 11, 12, or 13 may not be used simultaneously.</p>


## EXPANDERS

<b>MC721F Dual 2-Input Expander</b> (milliwatt)	<b>MC786F Dual 4-Input Expander</b> (medium-power)	<b>MC9719F Hex Expanders</b> (medium-power)
 $t_{pd} = 27 \text{ ns}$ $P_D = 3.0 \text{ mW (Input High)}$	 $1 = \overline{2} + \overline{3} + \overline{5} + \overline{6}$ $t_{pd} = 12 \text{ ns}$ $P_D = 145 \text{ mW (Input High)}$ Negligible (Inputs Low)	 $6 = \overline{1}$ $t_{pd} = 12 \text{ ns}$ $P_D = 13 \text{ mW (Input High)}$ Negligible (Inputs Low)
<b>MC9721F Quad 2-Input Expander</b> (milliwatt)	<b>MC785F Quad 2-Input Expander</b> (medium-power)	
 $3 = \overline{1} + \overline{2}$ $t_{pd} = 27 \text{ ns}$ $P_D = 20 \text{ mW (Input High)}$ Negligible (Inputs Low)	 $3 = \overline{1} + \overline{2}$ $t_{pd} = 12 \text{ ns}$ $P_D = 20 \text{ mW (Input High)}$ Negligible (Inputs Low)	

COMMERCIAL MRTL DEVICES AVAILABLE IN FLAT PACKAGES (continued)


**FLIP-FLOPS**

**MC720F J-K Flip-Flop**  
(milliwatt)




$t_{pd} = 50$  ns  
 $P_D = 20.5$  mW (Only Clock Input High)  
 $14.5$  mW (Inputs Low)

**MC722F J-K Flip-Flop**  
(milliwatt)



$t_{pd} = 70$  ns  
 $P_D = 24$  mW (Only Clock Input High)  
 $20$  mW (Inputs Low)

**MC726F J-K Flip-Flop**  
(medium-power)



$f_{Tog} = 4.0$  MHz  
 $t_{pd} = 35$  ns  
 $P_D = 100$  mW (Only Clock Input High)  
 $86$  mW (Inputs Low)

**J-K FLIP-FLOP TRUTH TABLES**

DIRECT INPUT OPERATION ①  
MC722 and MC726 only

$S_D$	$C_D$	$Q$	$\bar{Q}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0


CLOCKED INPUT OPERATION ③  
all types

$t_n$ ④	$t_{n+1}$ ④
S	C
1	1
1	0
0	1
0	0

$t_n$ ④	$Q_n$ ⑤	$\bar{Q}_n$ ⑤
1	1	0
1	0	1
0	1	0
0	0	1


1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = \bar{C}_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted  $t_n$  and the time period subsequent to this transition is denoted  $t_{n+1}$ .
5.  $Q_n$  is the state of the Q output in the time period  $t_n$ .

**MC723F J-K Flip-Flop**  
(medium-power)




$f_{Tog} = 4.0$  MHz  
 $t_{pd} = 35$  ns  
 $P_D = 91$  mW (Only Clock Input High)  
 $79$  mW (Inputs Low)

**MC776F Dual J-K Flip-Flop**  
(milliwatt)




$t_{pd} = 50$  ns  
 $f_{Tog} = 3.0$  MHz min  
 $P_D = 41$  mW (Only Clock Input High)  
 $29$  mW (Inputs Low)

**MC790F Dual J-K Flip-Flop**  
(medium-power)




$t_{pd} = 35$  ns  
 $f_{Tog} = 4.0$  MHz  
 $P_D = 182$  mW (Only Clock Input High)  
 $158$  mW (Inputs Low)

**MC791F Dual J-K Flip-Flop**  
(medium-power)



$t_{pd} = 40$  ns  
 $P_D = 190$  mW (Only Clock Input High)  
 $160$  mW (Inputs Low)

**MC713F Type D Flip-Flop**  
(milliwatt)




$t_{pd} = 75$  ns  
 $P_D = 24$  mW (Direct Set and Direct Clear Inputs Low, All other Inputs High)  
 $17.5$  mW (All Inputs Low)

DIRECT INPUT OPERATION ①		CLOCKED INPUT OPERATION ③	
$S_D$	$C_D$	$Q$	$\bar{Q}$
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

1. Clock (T input) must be high.
2. The output state will not change when the input state goes from  $S_D = \bar{C}_D$  to  $S_D = C_D = 0$ . The output state cannot be predetermined in the case where the input goes from  $S_D = C_D = 1$  to  $S_D = \bar{C}_D = 0$ .
3. Direct inputs ( $C_D$  and  $S_D$ ) must be low.
- 0 = low state  
 1 = high state  
 $t_n$  = time period prior to negative transition of pulse  
 $t_{n+1}$  = time period subsequent to negative transition of clock pulse


**MC778F Dual Type D Flip-Flop**  
(milliwatt)




$t_{pd} = 60$  ns  
 $f_{Tog} = 1.0$  MHz  
 $P_D = 48$  mW (Direct Set and Direct Clear Inputs Low, All other Inputs High)  
 $35$  mW (All Inputs Low)

COMMERCIAL MRTL DEVICES AVAILABLE IN FLAT PACKAGES (continued)


### HALF ADDERS



### FULL ADDER




### FULL SUBTRACTOR




## HALF-SHIFT REGISTERS

**MC706F Half-Shift Register**  
(without inverter—medium-power)





$t_{pd} = 22 \text{ ns}$   
 $P_D = 52 \text{ mW}$

**MC784F Dual Half-Shift Register**  
(without inverter—medium-power)



$9 = \overline{7} (2 + 3)$   
 $7 = \overline{9} (3 + 4)$

**MC783F Dual Half-Shift Register**  
(with inverter—medium-power)




$3 = \overline{1} (4 + 5)$

$1 = \overline{3} (6 + 5)$

$t_{pd} = 22 \text{ ns}$

$P_D = 100 \text{ mW}$

**MC705F Half-Shift Register**  
(with inverter—medium-power)



$t_{pd} = 22 \text{ ns}$   
 $P_D = 75 \text{ mW}$

$9 = \overline{7} (2 + 3)$

$7 = \overline{9} (3 + 4)$

$8 = \overline{3}$

$3 = \overline{1} (4 + 5)$

$1 = \overline{3} (6 + 5)$

$t_{pd} = 22 \text{ ns}$

$P_D = 140 \text{ mW}$