# high-speed... SWITCHING TRANSISTOR HANDBOOK

MOTOROLA

TRANSISTOR THEORY

WORST-CASE CIRCUIT DESIGN

APPLICATIONS



#### first edition

#### **Technical Editor**

William D. Roehr Applications Engineering

#### **Associate Editor**

Darrell Thorpe Technical Information Center

#### Contributors

Applications Engineering Dept. William D. Roehr James F. Kane

Quality Assurance Dept. Joseph Flood

University of Arizona Douglas J. Hamilton

#### **Technical Assistance**

T. Byrd, F. Loewy, J. Schroeder Switching Circuits Group

#### **Editorial Assistance**

A. Ralph Greenburg, Leo L. Lehner, Lothar Stern, Reuben Wechsler, Charles S. Meyer Copyright 1963 by MOTOROLA, INC

Circuit diagrams are included as a means of illustrating typical semiconductor applications, and the complete information necessary for constructional purposes is not necessarily given. The information in this handbook has been carefully checked, and is believed to be entirely reliable, but no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola, Inc. or others.

#### PREFACE

The intent of this book is to supply answers to questions most often asked by the circuit design engineer about transistor switching characteristics. Engineering students and senior technicians will also find this book valuable because emphasis is placed upon filling the void between transistor theory and practical applications.

In Chapter 1, the fundamental differences between various transistor types are explained and the reasons for compromises between certain characteristics are discussed. To provide an introductory background, an elementary transistor model and the significance of resistivity profiles and geometry are introduced. Old-timers in the transistor field as well as the novice should find this treatment interesting.

Chapter 2 is written primarily for those unfamiliar with switching circuits and is designed to familiarize them with the differences between various switching modes and coupling techniques.

The dc on and off characteristics of a transistor are fully discussed in Chapters 3 and 4. The primary objective here is to equip the circuit designer with sufficient background information about transistor principles to enable him to obtain limit values of important transistor characteristics from a standard data sheet.

The transient characteristics of transistors are developed in Chapter 5 using a charge control viewpoint which proves to be a powerful tool for simplifying the presentation. Discrepancies between measured switching times and those computed from standard formulas are illustrated and discussed in this chapter.

Chapter 6 is designed to make reliability — which is often a vague term — meaningful to the circuit designer. Methods of enhancing overall system reliability by proper circuit design are discussed.

A unique feature of this book is the worst-case design procedures and illustrated examples in Chapter 7. The synthesis techniques developed not only provide a "cook book" method for building standard "workhorse" circuits, but also illustrate the type of thinking which is required to make a paper design actually meet performance specifications.

Chapters 8 and 9 illustrate many of the features and performance characteristics which can be obtained by operation in the current mode or avalanche mode.

If this book enables you to do your job better, or improves your understanding of transistors, it has fulfilled its purpose.

#### CONTENTS

		age
	SYMBOLS	vii
CHAPTE	ERI EFFECTS OF TRANSISTOR CONSTRUCTION ON ELECTRICAL CHARACTERISTICS	1
1-1	THE IDEAL SWITCH	1
1-2	BASIC TRANSISTOR LIMITATIONS	2
1-3	BASIC TRANSISTOR PHYSICS AND CHARACTERISTICS	4
1-4	COMPARISON OF TRANSISTOR TYPES	14
CHAPTE	ER II SWITCHING MODES	29
2-1	SATURATED MODE OPERATION	
2-2	SATURATED MODE COUPLING CIRCUITS	33
2-3	CURRENT MODE OPERATION	37
2-4	COUPLING TECHNIQUES FOR CURRENT MODE CIRCUITS	39
2-5	AVALANCHE MODE	42
CHAPTE	ER III TRANSISTOR CHARACTERISTICS INFLUENCING OFF CONDITION DESIGN	43
3-1	LEAKAGE CURRENTS AND THRESHOLD VOLTAGE	43
3-2	FACTORS CONTRIBUTING TO LEAKAGE CURRENTS IN A PN-JUNCTION	
3-3	PREDICTING WORST-CASE ICBO	
3-4	PREDICTING WORST-CASE I <sub>EB0</sub>	
3-5	TRANSISTOR CUTOFF BEHAVIOR WITH BOTH JUNCTIONS CONNECTED	
3-6	ESTIMATING THE BASE LEAKAGE CURRENT (IBL)	62
3-7	RELATIONSHIP OF VOLTAGE BREAKDOWN AND SWITCHING LOAD LINES	
3-8	AVALANCHE BREAKDOWN THEORY	65
CHAPTE	ER IV TRANSISTOR CHARACTERISTICS INFLUENCING ON CONDITION DESIGN	69
4-1	THE COLLECTOR SATURATION REGION	70
4-2	BASE-EMITTER SATURATION CONSIDERATIONS	74
4-3	THE EMITTER-BASE JUNCTION	
4-4	DERIVING LIMIT V <sub>BE</sub> CURVES FROM TYPICAL DATA	78
4-5	THE COLLECTOR-BASE JUNCTION	
4-6	THE COLLECTOR-EMITTER VOLTAGE	83
4-7	OBTAINING LIMIT COLLECTOR SATURATION CHARACTERISTICS	86
CHAPTH	ER V TRANSIENT CHARACTERISTICS OF TRANSISTORS	91
5-1	DEFINITION OF TRANSITION TIMES	
5-2	CHARGE CONTROL THEORY	
5-3	TURN-ON DELAY TIME	
5-4	RISE TIME	
5-5	STORAGE TIME	
5-6	FALL TIME	
5-7	TOTAL CONTROL CHARGE (Qr)	131
CHAPT	ER VI RELIABILITY CONSIDERATIONS FOR THE CIRCUIT DESIGNER	1 1 7
6-1	RELIABILITY OF TRANSISTORIZED EQUIPMENT	143

page

6-2		VING TRANSISTOR RELIABILITY	
6-3		S OF FAILURE	
6-4		RE RATES AS FUNCTION OF TIME	
6-5		JREMENT OF TRANSISTOR RELIABILITY	
6-6		FYING RELIABILITY ASSURANCE	
6-7	ACHIE	VING RELIABLE SWITCHING SYSTEM PERFORMANCE .	.163
6-8	PRECA	UTIONS FOR THE EQUIPMENT MANUFACTURER	.167
СНАРТЕ	ER VII	SATURATED MODE CIRCUITS	.171
7-1	INVER	TER DESIGN	. 172
	7-1-1	THE LOAD CIRCUIT	.173
		COUPLING FOR MAXIMUM TRANSFER EFFICIENCY .	
	7-1-3	THE INPUT NETWORK	. 185
	7-1-4	MINIMIZING SWITCHING TIME OF RTL STAGES	
		TOLERANCES OF PASSIVE ELEMENTS	
	7-1-6	RCTL DESIGN EXAMPLE	. 189
7-2		LOP DESIGN	
		SYNTHESIS EQUATIONS	. 199
		TRIGGERING	
		CROSS COUPLING	
		DESIGN VARIATIONS	
		FLIP-FLOP SYNTHESIS PROCEDURE	
		FLIP-FLOP DESIGN EXAMPLE	
7-3		STABLE MULTIVIBRATOR	
		DC CIRCUIT ANALYSIS	
		TRANSIENT CIRCUIT ANALYSIS	
		DEVELOPMENT OF SYNTHESIS PROCEDURE	
	7-3-4	ASTABLE MULTIVIBRATOR DESIGN EXAMPLE	
7-4		ONOSTABLE MULTIVIBRATOR	
	7-4-1	ANALYSIS	
		SYNTHESIS	
	7-4-3	USE OF A CLAMP CIRCUIT	
		MONOSTABLE MULTIVIBRATOR DESIGN PROCEDURE	
-		CURRENT MODE CIRCUITS	
8-1		AMENTALS OF CURRENT MODE CIRCUITS	
		DC ANALYSIS OF THE CURRENT MODE INVERTER	
		ADVANTAGES OF CURRENT MODE CIRCUITS	
		TRANSIENT RESPONSE	
		DC COUPLING TECHNIQUES	
8-2		ENT MODE INVERTER	
	8-2-1	SYNTHESIS	
		CURRENT MODE INVERTER DESIGN EXAMPLE	
8-3	CURRE	ENT MODE FLIP-FLOP	.274
8-4		ENT MODE ASTABLE MULTIVIBRATOR	
8-5		ENT MODE MONOSTABLE MULTIVIBRATOR	
8-6	CURRE	ENT MODE SCHMITT TRIGGER	.283

#### page

CHAPTI	ER IX	AVALAI	NCHE .	MODE	SWITCI	HING .			
9-1	STAT	IC CHAR	ACTEF	RISTICS	S OF TH	E AVA	LANCHE	REGION	J286
9-2	TRA	<b>SIENT</b> C	HARA	CTERIS	STICS				288
9-3	OPEF	ATION C	F A SI	NGLE	TRANS	ISTOR (	CIRCUIT		290
9-4	GENI	ERAL CIF	CUIT	DESIG	N CONS	SIDERA	TIONS		293
9-5	AVA	LANCHE	MODE	CIRCU	JITS				
SPECIFI	(CATIO	ONS AND	TRAN	SISTOR	SELEC	TION II	NFORMA	TION	
APPE	NDIX	I							

### Abbreviations and Symbols

Symbol	Description	Symbol	Description
$BV_{\rm CBO}$	Measured breakdown voltage, collector to base,	eo	Output voltage (variable)
	emitter open	E <sub>1</sub>	dc level which turns on a current mode transistor
$\mathrm{BV}_{\mathrm{CEO}}$	Measured breakdown voltage, collector to		circuit
	emitter, base open	E <sub>0</sub>	dc level which turns off a current mode transistor
$BV_{CER}$	Measured breakdown voltage, collector to		circuit
	emitter, with specified resistance between base	erf	Error function
BV <sub>CEX</sub>	and emitter Measured breakdown	$\mathrm{f}_{ au}$	Current gain — Bandwidth Product
D V CEX	voltage, collector to emitter, with specified	F	Fall time factor
	circuit from base to emitter	$h_{FE}$ or $\beta$	dc forward current transfer ratio (common
C <sub>A</sub>	Incremental avalanche		emitter)
	capacitance	i	Current, time dependent
$C_{De}$	Transistor diffusion capacitance	IB	Base current (dc)
C <sub>f</sub>	Effective collector-base feedback capacitance	i <sub>B</sub>	Base current (instantaneous)
C <sub>ib</sub>	Transistor input	I <sub>BL</sub>	Base leakage current
- 10	capacitance (common base)	I <sub>BR</sub>	Reverse base current
$C_{in}$	Effective input capacity	I <sub>B1</sub>	Turn-on base current Turn-off base current
	due to C <sub>ib</sub> and C <sub>ob</sub> Coupling capacitor	I <sub>B2</sub>	Excess base current
C <sub>K</sub>	Transistor output	I <sub>Bx</sub>	Time variable excess
C <sub>ob</sub>	capacitance (common base)	i <sub>Bx</sub>	base current
C <sub>s</sub>	Stray capacitance	$I_{C}$	Collector current (dc)
C <sub>sc</sub>	Collector stray capacitance	$i_C$	Collector current (instantaneous)
$C_{se}$	Emitter stray capacitance	I <sub>CB</sub>	Bulk Collector cutoff current
$C_{T}$	Transistor transition capacitance	I <sub>CBO</sub>	Collector cutoff current, emitter open
$C_{Tc}$	Collector transition capacitance	$I_{CD}$	Collector reverse current due to diffusion
$C_{Te}$	Emitter transition capacitance	$I_{CEX}$	Collector current with specified circuit between
d¢	Direct current		base and emitter
e	Naperian base 2.718	$I_{CF}$	Collector injected current
ei	Input voltage (variable)	$I_{CG}$	Collector charge generation current

Symbol	Description	Symbol	Description
$I_{CL}$	Collector leakage current	mv	millivolt (ac)
I <sub>CS</sub>	Collector surface leakage current	mV	Millivolt (dc)
I <sub>D</sub>	Bulk diffusion current or	mW	milliwatt (dc)
1D	reverse saturation current	n	Exponent describing
$I_D$	Forward Diode Current	_	depletion layer behavior Power supply tolerance
$I_{\mathrm{DZ}}$	Zener diode current	n <sub>P</sub>	
$I_E$	Emitter current (dc)	n <sub>R</sub>	Resistor tolerance
$i_E$	Emitter current (instantaneous)	$\mathbf{N}_{\mathbf{R}}$ Ratio of toleranc	$rac{1+n_R}{1-n_R} = rac{Resistance}{Tolerance}$ Modifier
$I_{EBO}$	Emitter cutoff current, collector open	nS	Nanosecond (10- $^{\circ}$ Seconds)
$I_{ED}$	Emitter reverse current	pC	Pico-coulombs
	due to diffusion Emitter injected current	P <sub>C</sub>	Transistor collector dissipation
I <sub>EF</sub>	Emitter charge generation	Pn	Power dissipation
$I_{EG}$	current	pF	Pico-farad
$I_{\rm EL}$	Emitter leakage current	q	Electron charge $=$
$I_{ES}$	Emitter surface leakage current	-	1.6 x 10 <sup>-19</sup> coulomb Charge
IF	Forward current (dc)	Q	Ū.
I <sub>G</sub>	Charge generation current	<b>q</b> <sub>a</sub>	Active base charge, time variable
I <sub>K</sub>	Input current	Q <sub>A</sub>	Total active charge required by the transistor
I <sub>P</sub>	Peak current		for $I_c$ to reach 90% of its final value
$I_{R}$	Reverse current	QI	Charge required to
Is	Surface leakage current		supply I <sub>C</sub>
Io	Load current in "0" state	Q <sub>OB</sub>	Off bias charge stored in both junctions
$I_1$	Load current in "1" state	$Q_R$	Recombination charge
k	Boltzmann's constant	Q <sub>8</sub>	Total stored charge
m	— 8.63 10⁻⁵ ev∕°K Empirical determined	$Q_{\mathrm{T}}$	Total control charge
m	avalanche constant	Qv	C <sub>ob</sub> charge
М	Avalanche multiplication factor	$\mathbf{q}_{\mathbf{x}}$	Excess base charge, time variable
ma	milliamp (ac)	Q <sub>x</sub>	Excess stored charge
mA	milliamp (dc)	R	Rise time factor

Symbol	Description	Symbol	Description
r <sub>A</sub>	Avalanche resistance	t <sub>r</sub>	Rise time
r <sub>B</sub>	Bulk base resistance	T <sub>R</sub>	Recovery time
$r'_{B}$	Internal base spreading resistance	t <sub>s</sub>	Storage time
R <sub>B</sub>	External base resistor	tt	Total switching time
r <sub>c</sub>	Bulk collector resistance	V <sub>0</sub>	Low output voltage level (near ground)
R <sub>C</sub>	External collector resistor	$V_1$	High output voltage level
$R'_{\rm C}$	Equivalent to $R_{\rm C}$ and $R_{\rm L}$ in parallel	$V_B$	Avalanche breakdown voltage
r <sub>e</sub>	AC emitter resistance	$\mathbf{V}_{\mathrm{BE}}$	Base-emitter voltage (dc)
R <sub>E</sub>	External emitter resistor	$\mathbf{v}_{\mathbf{C}}$	Capacitance voltage, time variable
$r_{\rm E}$	Transistor bulk emitter resistance	V <sub>CB</sub>	Voltage, collector to base (dc)
$R_{F}$	Effective bulk collector to emitter saturation	$\mathbf{v}_{\mathbf{cc}}$	Collector supply voltage
R <sub>K</sub>	resistance Coupling resistor, or drive	$\mathbf{V}_{\mathrm{CE}}$	Collector to emitter voltage (dc)
R <sub>L</sub>	resistor Load resistor	$V_{CE(sat)}$	Collector to emitter saturation voltage (SV <sub>CE</sub> )
r <sub>s</sub>	Surface resistance, base-emitter junction	$V_{\rm D}$	Forward diode drop
R <sub>s</sub>	Source resistance	$V_{EB}$	Voltage, emitter to base (dc)
S	Store	$V_{\rm EE}$	Emitter supply voltage
$\mathbf{S}_{\mathrm{B}}$	Base store	v <sub>F</sub>	Forward voltage
S <sub>C</sub>	Collector store	$V_{F}$	Final voltage
$SV_{CE}$	Collector saturation voltage (V <sub>CE[set.]</sub> )	$\mathbf{v_i}$	Voltage input pulse, time dependent
t	Time	VI	Initial voltage
Т	Absolute temperature	V <sub>K</sub>	Clamp diode voltage supply
T <sub>A</sub>	Ambient temperature	$V \alpha_M$	Collector-emitter breakdown voltage where
t <sub>d</sub>	Delay time		$\alpha M = 1$
T <sub>D</sub>	Pulse duration	V <sub>OB</sub>	Reverse base bias voltage
t <sub>f</sub>	Fall time	$V_P$	Projected offset voltage
$T_{J}$	Junction temperature	$\mathbf{V}_{\mathrm{PT}}$	Punch-through voltage
t <sub>off</sub>	Turn-off time	$\mathbf{V}_{\mathrm{R}}$	Reverse voltage
t <sub>on</sub>	Turn-on time	$V_{\mathrm{TF}}$	Forward voltage at threshold of conduction

$V_{BB}$	Base supply voltage	$V_{TR}$	Reverse threshold voltage
$v_{\rm BE}$	Time dependent total value of base-emitter voltage	x <sub>m</sub>	Depletion layer thickness

#### **GREEK ALPHABET**

Symbol	Description
$\alpha$ or $a_{\rm N}$	$rac{I_{\rm C}}{I_{\rm E}}$ Common base forward transfer ratio
αI	$rac{I_{\rm E}}{I_{\rm C}}$ Common base inverse transfer ratio
β	$rac{I_{C}}{I_{B}}$ = Common emitter current gain in transition region
$eta_{ m C}$	Ratio of $I_{\rm C}$ to $I_{\rm B2}$ (cutoff gain)
$eta_{ extbf{F}}$	$rac{I_{C}}{I_{B}}$ = Current gain in saturation region
$eta_{ extsf{FS}}$	A specified value of $\beta_F$ which will provide a sufficient penetration of the saturation region to allow $V_{CE}$ to be linearly related to $I_C$ .
$eta_{ m o}$	$rac{I_C}{I_B}$ = Current gain at edge of saturation
γ	Ratio of current through collector resistor for a zero to that for a one.
Δ	(Delta) indicates a small change in the variable with which it is associated
$\theta_{J}$	Thermal resistance
$\theta_{\rm VB}$	Temperature coefficient of base-emitter saturation voltage
$ heta_{ m vc}$	Temperature coefficient of collector-emitter saturation voltage
ρ	Material resistivity
au	Lifetime or time constant
$ au_{ m a}$	Active base charge lifetime

$ au_{ m A}$	Active region time constant, describing time response to 90% point
$oldsymbol{ au}_{ ext{BS}}$	Effective time constant of excess carriers
$oldsymbol{ au}_{ ext{CR}}$	Effective collector recovery time constant
$oldsymbol{ au}_{ ext{L}}$	Load time constant
$oldsymbol{ au}_{\mathrm{x}}$	Excess base charge lifetime
$\phi_{\rm C}$	Theoretical collector-base junction voltage
$\phi_{ ext{CE}}$	Theoretical voltage across collector and emitter terminals
$\phi_{ m E}$	Theoretical emitter-base junction voltage
$\phi_{\mathrm{p}}$	Collector-emitter offset voltage
ωα	Alpha cutoff frequency (Rad/Sec.)
ωι	Inverse alpha cutoff frequency (Rad/Sec.)
$\omega_{\tau}$	Current gain-bandwidth product ( $\omega_{\tau} := 2 \pi f_{\tau}$ )
x	Infinity
Sacaial	

Special Symbols

$\frac{kT}{q}$	$\pm 26 \text{ mV} @ \text{T} \pm 27^{\circ}\text{C} (\text{increases } 86 \ \mu\text{V}/^{\circ}\text{C})$
_	Above a symbol indicates a maximum value
<u> </u>	Below a symbol indicates a minimum value
~	Above a symbol indicates a typical value

**MOTOROLA INC., Semiconductor Products Division** 



5005 EAST McDOWELL ROAD · PHOENIX 8, ARIZONA

#### CHAPTER 1

## Effects of Transistor Construction on Electrical Characteristics

Since the introduction of the earliest transistor in 1948 there have been numerous breakthroughs in the basic knowledge of the physics, chemistry, and mechanics of transistor design. The earliest transistors, barely able to amplify and acting as very crude switches, have evolved into a line of devices whose inherent capabilities, in some instances, have outstripped even the circuits technology of the equipment in which they are employed. And in the process, the transistor has undergone such drastic changes that today's units bear little internal resemblance to their early predecessors.

From a circuit designer's viewpoint, the transistor can usually be treated as a proverbial "black box" whose input and output characteristics, as specified on data sheets, permit them to be designed into specific circuits. The electrical characteristics alone, however, do not tell the whole story. An understanding of the physical properties of such devices can be extremely valuable in the selection of transistors best suited for specific applications. A general acquaintance with the various kinds of transistors and their fabrication techniques could reveal inherent differences in ruggedness and fundamental differences in electrical characteristics which would make a particular transistor type superior to all others for specific applications.

#### 1-1 — The Ideal Switch

A theoretically perfect switch is a device which has no power loss when used for the purpose of interrupting current through a load and one which can change its state, say from the on to the off condition, in zero time.

This rather simple definition has some far-reaching implications. It requires, for example, that in the closed position the switch must have no voltage drop across its terminals. In the open position, the switch must cut off all current flow through the load. And, finally, the repetitive cycling speed must be infinite, corresponding to zero time delay between one switch setting and the other.

Although a switch meeting the above criteria would be ideal as far as the load is concerned, actuation of the switch will require the expenditure of energy. The human is naturally more pleased when the energy expended is small, but some small finite amount should be required. Otherwise every stray signal would cause the switch to react producing a chaotic situation. Thus, a high but finite power gain is desirable

 $(power gain = \frac{power switched}{actuating power}).$ 

The perfect switch, of course, remains still to be invented. Mechanical switches and solenoid relays, while closely approaching the first two criteria, cannot hope to meet the switching-speed requirements of today's applications. Mercury relays, while capable of extremely fast switching from one condition to another, have a relatively slow repetition rate. Vacuum tubes, while they approach the ideal switch in the off position and can operate at relatively high repetition rates, are severely limited by a high voltage drop in the on condition. This loss, coupled with the large power loss in the heater, limits the usefulness of these devices in modern applications. Transistors, though they fall far short of perfection, represent the best available components for switching applications, especially in high-speed equipment.

#### 1-2 — Basic Transistor Limitations

The switching capabilities of a transistor stem from the capability of the device to rapidly change the dc resistance between its output terminals, the collector and emitter, from a very high to a very low value, in response to a small current injected into the control (base) terminal.

A simplified schematic of a basic transistor switching circuit is shown in Figure 1-1. A voltage pulse  $(v_i)$  applied to the input terminal causes a current flow  $(i_B)$  through the base resistance  $(R_K)$  which in turn reduces the collectoremitter resistance to a very low value and permits a large current flow  $(i_C)$  from the battery through the load. If the input voltage is removed, the reverse bias voltage  $(V_{OB})$  causes the collector-emitter resistance to increase greatly, and significantly reduces the load current.



Figure 1-1 — Basic Transistor Switching Circuit

Transistor limitations, with respect to a perfect switch, can easily be determined from the graph in Figure 1-2a, which shows the collector current and voltage relationships for various values of base current, and from the waveform shown in Figure 1-2b. When a load line is drawn on the graph, it is obvious that under conditions where the base current is zero, a small amount of collector current still flows in the circuit. This residual current, called leakage current, prevents full cut-off of load current and is one characteristic which keeps the transistor from simulating the off condition of a perfect switch.



Figure 1-2a — Transistor dc Output Characteristic

Although leakage current can never be entirely eliminated, application of reverse bias can reduce its value to approximately that of  $I_{CBO}$  (see Chapter 3) which is generally negligibly small in comparison with the load current.

To simulate a perfect switch in the on position, the voltage drop across the transistor collector-emitter junction should be zero when a base driving signal is applied. As shown in Figure 1-2a, this condition can never be achieved entirely although it can be approached within a few millivolts. The residual on voltage drop across the collector-emitter terminals is called collector saturation voltage, ( $V_{CE}$  (sat) or SV<sub>CE</sub>). (See Chapter 4).

There are two situations in which an electronic device may have a zero power input requirement yet still require a finite control signal. If the input impedance is infinite, a voltage is required for control. If the input impedance is zero, a current is required for control. In each case, zero input power is required. The vacuum tube having a very high input impedance and the transistor having a very low input impedance approach the requirement for zero input power.

Because of its low input impedance, the transistor is actuated by a current. Its current gain is a significant characteristic and is defined as

$$\beta \equiv I_{\rm C}/I_{\rm B}.\tag{1-1}$$

From the family of curves in Figure 1-2a, note that for any given base current curve the collector current is larger by a factor of 100,  $\therefore \beta = 100$ .

Up to this point, only the steady state or dc characteristics that prevent a transistor from duplicating a perfect switch have been discussed. Of equal importance, are the dynamic or transient characteristics which affect switching speed. The transient limitations are illustrated in Figure 1-2b.

As illustrated by the waveforms, the collector current (the output waveform) does not respond immediately to changes in the input signal. At time  $(t_0)$ , the input signal rises instantaneously to its maximum value. At this instant, the transistor is in the off condition because of the reverse bias  $(V_{0B})$ . The collector



Figure 1-2b — Transistor Output Waveform

current does not begin to increase until time  $(t_1)$ . The interval between  $t_0$  and  $t_1$  is called the *delay time*  $(t_d)$  and is defined as the time required to bring the transistor from the initial off condition to the edge of conduction. At time  $t_1$ , the operating point of the transistor is at the beginning of the active region and the collector current starts to increase toward its saturation value. However, it does not reach its maximum value until time  $t_2$ . The interval between  $t_1$  and  $t_2$  is defined as the *rise time*  $(t_r)$  of the collector current. The sum  $(t_d + t_r)$  is called turn on time,  $t_{on}$ .

The transistor will remain in the on state as long as the input signal is maintained. At time  $t_3$  the input signal drops instantly, but it is observed that the collector current does not respond until time  $t_4$ . The time interval between  $t_3$  and  $t_4$ is referred to as the *storage time* ( $t_s$ ). Finally, at time  $t_4$ , the transistor comes out of saturation and the collector current falls to its off value at time  $t_5$ . The interval of time between  $t_4$  and  $t_5$ , is defined as the *fall time* ( $t_f$ ). The sum ( $t_s + t_f$ ) is called turn-off time,  $t_{off}$ .

The delays in the response of the collector current to changes in the input signal are attributed to various inherent transistor capacitances. These capacitances are discussed thoroughly later in this chapter.

In summary, the factors that prevent a transistor from duplicating an ideal switch are:

- 1. A residual leakage current when the transistor is off.
- 2. A residual collector-emitter saturation voltage when the transistor is on.
- 3. Time delays involved in the response of collector current to changes in the input signal.

#### 1-3 — Basic Transistor Physics and Characteristics

In order to evaluate the effects of transistor physical characteristics upon the electrical characteristics of the devices, a basic understanding of transistor physics is required. An ideal PN junction diode can be defined as a diode which has no reactive components and follows the voltage-current relationship, predicted by the simple first order theory as developed by Shockley! This relationship is expressed by the following equations:

$$\mathbf{I}_{\mathrm{F}} \equiv \mathbf{I}_{\mathrm{R}} \left( \mathbf{e} \, \frac{\mathrm{q} \mathrm{V}}{\mathrm{k} \mathrm{T}} - 1 \right) \tag{1-2a}$$

$$V = \frac{kT}{q} \ln (1 + \frac{I_{\rm F}}{I_{\rm R}})$$
 (1-2b)

where  $I_F \equiv$  forward junction current

 $I_{\rm R} \equiv$  reverse junction current

 $\frac{kT}{q}$  = a common semiconductor constant which equals 26 mV at 27 °C

or

 $V \equiv$  voltage across the junction

A plot of these ideal diode characteristics is shown in Figure 1-3. The graph shows that any reverse voltage  $(V_R)$  (in excess of a few tenths of a volt) produces a small reverse current which remains constant. When a forward voltage  $(V_F)$  is applied, the forward current  $(I_F)$  increases exponentially.

In order to create a diode having a low forward drop and a high reverse voltage capability, it is necessary for the semiconductor layer on one side of the junction to be highly doped with impurities (low resistivity) and the opposite layer to have high resistivity corresponding to a low doping level. If the P-region is more heavily doped with impurities than the N-region, it will have the greater number of current carriers, and becomes the emitter. In this instance, when a forward voltage is applied to the junction, the forward current consists mainly of holes that are injected from the P-region (where they are plentiful) into the N-region. In addition, there exists a small current flow of electrons from the lightly doped N-region into the P-layer.



Figure 1-3 — Ideal Diode Characteristics

When the junction is reverse biased, a depletion layer is produced principally in the *high resistivity* side of the junction. That is, in order to preserve charge neutrality under the reverse-bias condition, the excess charges (holes in the P-region, electrons in the N-region) move away from the junction, leaving exposed ions in a region near the junction. Thus, this region is depleted of mobile carriers.

The reverse current  $(I_R)$  consists mainly of those minority carriers (holes) in the N-region which are close enough to the junction to be swept across by the electric field.

A transistor can be considered as two diodes of the same type connected back-to-back, with a narrow common region (the base) separating the two "emitters." When both junctions are reverse biased, the transistor behaves much like two reverse biased diodes and the sum of the reverse currents flows out of the base terminal. When both junctions are forward biased, the sum of the forward currents flows out of the base. When one junction is reverse biased and the other forward biased, normal transistor action occurs and the device is said to be operating in the active region.

In a PNP transistor, where the principal carriers are holes, a forward biased emitter injects holes into the base where some will recombine with the electrons. However, most of the injected holes reach the collector depletion layer where they are swept to the collector by the negative collector potential. The ratio of the emitter current ( $I_E$ ) to collector current ( $I_C$ ) is called  $\alpha_N$ , the common base current transfer ratio in the normal connection.

To reduce recombination of holes with electrons in the base, it should be evident that the base must be narrow. Also, since the base emits electrons to the emitter, it is necessary to have the resistivity of the base high (low doping) so that the source of electrons is small. These two electron currents, i.e. electron current due to recombination and due to base injection, flow through the base region and the ratio of collector current ( $I_C$ ) to base current ( $I_B$ ) is the common emitter current gain, ( $\beta$ ). By definition, the ideal transistor then fulfills these criteria: (1) terminal voltages and currents are given by equation 1-2 for both junctions forward biased or both reverse biased, (2) when one junction is forward biased and the other reversed biased, equation 1-2 applies to only the forward biased junction. The current out of the reversed biased junction is governed by the current transfer ratio.



Figure 1-4 — Two-Diode Ideal Transistor Model

From the above discussion, it is evident that a transistor can be represented with the model shown in Figure 1-4 where the current generators represent the fraction of injected current that passes through the base. By applying the reasoning previously given, one could deduce that the equations governing the currents are:\*

$$I_{\rm C} = \alpha_{\rm N} I_{\rm EF} - I_{\rm CF} \tag{1-3}$$

$$\mathbf{I}_{\mathrm{E}} \equiv \mathbf{I}_{\mathrm{EF}} \cdot \alpha_{\mathrm{I}} \mathbf{I}_{\mathrm{CF}} \tag{1-4}$$

Where  $I_E =$  the emitter terminal current

 $I_{\rm EF}$  = the current injected from the emitter

 $\alpha_{I} \equiv$  Inverted or reverse  $\alpha$  (fraction of  $I_{CF}$  reaching emitter)

 $I_{\rm CF}$  = the current injected from the collector

 $I_c =$  the collector terminal current

 $\alpha_{\rm N}$  = normal or forward  $\alpha$  (fraction of I<sub>EF</sub> reaching collector).

The terminal voltages may found by:

$$V_{EB} = \frac{kT}{q} \frac{\ln(1 + I_{EF})}{I_{R}}$$
(1-5)

$$V_{\rm CB} = \frac{kT}{q} \frac{\ln (1 + I_{\rm CF})}{I_{\rm R}}.$$
 (1-6)

In the normal connection, the base-emitter junction is forward biased and equation 1-5 describes  $V_{\rm EB}$ ; when the collector is reverse biased, equation 1-3 describes the collector current. For the inverted connection (the function of the emitter and the collector are interchanged) the collector-base is forward biased and equation 1-6 describes  $V_{\rm CB}$ . When the emitter is reverse biased, equation 1-4 describes the emitter current. If both junctions become forward biased, the transistor is in saturation and all four equations apply.

As an example of saturation behavior, assume that a transistor is made from two identical diodes, then  $\alpha_N \equiv \alpha_I$ . Assume that  $\alpha_I \equiv \alpha_N \equiv .95$ ,  $I_R \equiv 1\mu A$ ,  $I_C \equiv 10$  mA,  $I_E \equiv 11$  mA. Using the developed relations it is found that  $I_{EF} \equiv 15.4$  mA and  $I_{CF} \equiv 4.6$  mA,  $V_{EB} \equiv .25$  volt and  $V_{CB} \equiv .22$  volt. The voltage from collector to emitter (SV<sub>CE</sub>) is  $V_{EB} = -V_{CB} \equiv .03$  volt. The base current is  $I_E - I_C \equiv 1$  mA. Thus, it is seen that when a transistor is used in the common-emitter configuration, the output or saturation voltage is less than the input voltage  $V_{EB}$ . This saturation voltage is so small that it is convenient, and not too inaccurate, to think of a saturated transistor as a short circuit. The voltage  $V_{EB}$  is also low, varying from 0.2 to 0.5 volt for germanium and 0.5 to 0.8 volt for silicon for the usual range of collector currents. ( $I_R$  is several orders of magnitude lower for silicon devices which accounts for the higher values of  $V_{EB}$ ).

<sup>\*</sup>Exact relations as given by Ebers & Moll will be discussed fully in later chapters. For purposes of this chapter this intuitive approach will suffice.

Returning again to the diode, as reverse voltage is raised, current increases without limit as a voltage called the *avalanche breakdown voltage* ( $V_B$ ) is approached. The higher the resistivity of the high-resistivity side, the higher the avalanche breakdown voltage. Avalanche breakdown is attributed to the fact that the high field across a reverse biased junction accelerates any moving particle, which, if moving fast enough, may have sufficient energy to free additional particles by collision with atoms. This results in a multiplication of carriers which proceeds at an extremely high rate at the breakdown voltage.

Another effect of reverse bias results from oppositely charged particles being close to each other at the junction. This results in a capacitive effect (transition capacitance) similar to that of a parallel-plate capacitor. Higher resistivity materials result in a wider depletion layer at a given voltage and thus have a lower capacitance per unit area.

Therefore, the undesirable effects of avalanche breakdown and transition capacitance are reduced as resistivity is increased. However, these characteristics are improved at the expense of the forward characteristics.

The passage of current through a diode will produce additional voltage drops across the bulk resistivity. This resistance is given by the familiar:

$$\mathbf{R} = \frac{\rho \mathbf{l}}{\mathbf{A}} \tag{1-7}$$

where

 $\rho \equiv$  resistivity of material

 $l \equiv length$ 

 $A \equiv area$ 

It is apparent that the voltage drop across a high resistivity region can add a voltage which is considerably larger than that predicted by the ideal diode formula. (Equation 1-2)

Another important mechanism is charge storage. When a forward current is flowing, a carrier gradient is produced in the high resistivity side of a junction resulting in a storage of charge. If the source of forward bias is suddenly changed to a reverse bias, this stored charge maintains the current flow until the charge is depleted. Thus, the phenomenon of storage or recovery time is another departure from an ideal diode. The storage time becomes less of a problem as forward current is reduced, because the gradient producing these excess carriers is less resulting in less stored charge. Also, an increase of reverse bias will hasten the depletion of this stored charge. Making diodes from materials having a low lifetime (time that an isolated charge can exist before recombination) results in less stored charge.

These various effects (resistance, capacitance, voltage breakdown and storage) can be added to the ideal diode as external elements to get the equivalent circuit shown in Figure 1-5.

The diode, which follows equation 1-2, is given the avalanche or zener symbol as a reminder that it has a voltage limit  $V_B$ . The capacitance represents the transition capacitance ( $C_T$ ). Remember that  $C_T$  decreases and  $V_B$  increases with increases in resistivity. The series resistance (r), however, is proportional



to resistivity. The store (S) represents an infinite capacitor, in a sense, because during storage time current flows but the diode voltage remains essentially constant. The switch indicates that the store is present only after current flows and is disconnected at the end of the storage time interval. It is as if instructions were given to the carriers — first one in — turn on the switch — last one out — turn it off! In general, increases in resistivity cause increases in the effective storage capacitance (S) since carrier lifetime increases with resistivity. This is because low resistivity material has more impurities and hence, more recombination centers. A wide high-resistivity region would also increase S since the volume available for storage is larger.

Returning to the two-diode transistor analogy, (Figure 1-4) external elements of a single diode also apply to the transistor model, but additional elements are added due to transistor action, as shown in Figure 1-6. This model will be used to illustrate the effects of all these non-ideal elements upon the on, off, and transient states of a transistor switch. The transistor symbol now represents two ideal diodes connected back-to-back by means of a common narrow base region. The resulting device exhibits constant current gain ( $\beta$ ). The undesirable elements are shown external to the ideal transistor.



Figure 1-6 — Equivalent Circuit of a Transistor

One of these additional elements is the diffusion capacitance  $C_{\rm De}$ . This capacitance accounts for the time delay experienced by carriers as they travel through the base enroute from emitter to collector. The value of  $C_{\rm De}$  is reduced as the base width is decreased.

Another element peculiar to the transistor is the "base spreading-resistance"  $r'_{B}$ .\* This additional resistance becomes important because it produces a voltage drop as the base current flows out from the transistor through the narrow base region. This transverse voltage drop is responsible for a number of transistor problems.

\*The term "base-spreading" resistance was "coined" to describe the base resistance of alloy transistors. The base of alloy transistors "spreads out" from the center of the junction to the periphery of the transistor.



Figure 1-7 — Transistor Output Characteristics Near Cutoff

Figure 1-7 shows the output characteristics of a transistor in the low current region near the off point which is referred to as the cutoff region. Notice that collector current can never be entirely eliminated, but that application of a reverse bias can reduce its value to approximately that of the collector-base junction leakage current\* which is generally negligible in comparison with the load current.

Note also that the application of reverse base current reduces the conductance as well as the collector leakage current. Thus, in the off condition, the resistance between the collector and emitter terminals is not infinite but is very large. The maximum amount of collector voltage, that can be applied to a transistor in the off state, is limited by the avalanche breakdown voltage of the collector-base junction as indicated by a rapid increase in collector current as this voltage is approached.

In the on condition the various voltage drops, caused by current flow through the internal resistances of the transistor, prevent the device from duplicating a perfect switch. As shown in Figure 1-8, which illustrates the dc current flow of an alloy transistor, the emitter current flows through the emitter, base, and collector regions and any resistance in these regions will produce voltage drops.



Figure 1-8 — dc Current Flow in an Alloy Transistor

<sup>\*</sup>Ісво — see Chapter 3 for particulars.

The base current is flowing transverse to the emitter current and produces a voltage drop on its way to the base contact. This drop, accounted for by  $r'_B$ , not only adds to the base terminal voltage, but the polarity of this voltage is such that it adds to the forward bias at the edge of the emitter, which tends to concentrate the emitter current near the emitter edge. As a result the emitter perimeter becomes more important than the area as a factor in determining current capability, and gain, at high currents. Mathematically, it is difficult to express  $r'_B$ , but it should be apparent from Figure 1-8 that a wide, low-resistivity base region is needed to make  $r'_B$  low. However, the effect of  $r'_B$  upon switching speeds is significant only when a transistor is used near its switching speed limit. It is not usually detrimental in the majority of switching circuits, and low values of  $r'_B$  are usually sacrificed to improve other characteristics such as  $C_{De}$  and emitter breakdown voltage.

There is a voltage drop in the base caused by the current flow which drops from  $I_E$  at the emitter junction to  $_{\alpha}I_E$  at the collector junction as a result of recombination and base injection. It is convenient to lump the voltage drop from collector to emitter into just two components  $I_Er_E$  and  $I_Cr_C$ . However, since  $I_C$  and  $I_E$  are approximately equal, the bulk voltage drop from collector to emitter can be simply expressed as  $I_CR_F$ , where  $R_F$  is the sum of the resistances from collector to emitter and is defined as the effective collector to emitter saturation resistance.

The expanded graph in Figure 1-9 shows the transistor characteristics in the saturation region representing the on condition of the switch. At any on point, a small amount of voltage is still present across the collector-emitter terminals. This is a result of voltage drops across the effective bulk resistance ( $R_F$ ) plus a small collector-emitter voltage which is always present while a transistor is in operation. Notice that all the characteristic curves do not converge at zero but rather at some small offset voltage ( $\phi_P$ ). Also, note that under conditions of heavy base drive, ( $I_B > > I_C/\beta$ ) a nearly linear relationship between changes in  $I_C$  and  $V_{CE}$  is evident. This slope is  $1/R_F$ . A line has been drawn on Figure 1-9 connecting the points where each base current line intersects a collector current line that is a given multiple of the base current. The resulting line also has a slope equal to  $1/R_F$  but intersects the abscissa at an effective offset voltage ( $V_P$ ), which is much larger than the offset voltage ( $\phi_P$ ) when  $I_C$  is zero.

The voltage (V<sub>P</sub>) is the voltage difference between the two forward biased diodes of the ideal transistor as discussed in conjunction with the model of Figure 1-4. That is, V<sub>P</sub> is the theoretical collector-emitter saturation voltage of the ideal transistor which is a function of the ratio of I<sub>C</sub> to I<sub>R</sub>. This voltage\* is small and does not differ greatly for different transistor types under identical drive conditions. However, R<sub>F</sub>, which is due to the bulk resistances, differs greatly from type to type and will be considered as the various processes are discussed. Thus, the transistor does not exhibit a total short in the on condition but has a small finite resistance and an offset voltage.

<sup>\*</sup>The Ebers-Moll on voltage



Figure 1-9 — Transistor Output Characteristics Near Saturation



Figure 1-10 — Switching Wave Forms

The transient response, illustrated in Figure 1-10, can now be examined in greater detail. When the transistor is in the off state, it appears to the input circuit only as a capacitance which consists of  $C_{Te}$  and  $C_{Te}$  in parallel (see Figure 1-6). These capacitors are charged by the reverse bias (V<sub>OB</sub>) and, before the transistor can be turned on, this charge must be removed. The time required for the input signal to change the base voltage from the reverse bias condition to a voltage at the threshold of conduction constitutes delay time (t<sub>a</sub>).

Delay time  $(t_d)$  increases with the magnitude of  $V_{OB}$  and the values of  $C_{Te}$  or  $C_{Te}$ . It is inversely proportional to the magnitude of the turn-on current  $(I_{R1})$ .

As emitter current begins to flow, two additional effects occur. The diffusion capacitance ( $C_{\rm De}$ ), which is proportional to emitter current, increases and the collector transition capacitance ( $C_{\rm Te}$ ) feeds back a current from collector to the base. This feedback current is proportional to the voltage gain from B' to C' and may be quite large.

All three capacitances ( $C_{\rm De}$ ,  $C_{\rm Te}$  and  $C_{\rm Te}$ ) influence rise time ( $t_{\rm r}$ ). The rise time is the time required for the collector current to reach its limiting value, approximately  $V_{\rm CC}/R_{\rm L}$ .

To further explain storage time, recall that in the diode, the stores accumulated a charge whenever the diode was forward biased. In the case of the transistor, however, the stores do not accumulate a charge unless the transistor is driven into saturation because the reverse bias across the collector junction provides a field that sweeps out the carriers if the forward bias on the base-emitter junction is removed. When the transistor is driven into saturation, the stores accumulate a charge because no reverse bias is present. The deeper the transistor is driven into saturation, the more charges are accumulated in the stores. The turn-off delay (storage time) is the time required to deplete the stores. Depletion is hastened by increasing the reverse drive voltage, thus allowing a larger reversecurrent flow. Note, in Figure 1-10, that the transistor currents and voltages are nearly constant during the storage time interval.

Depletion of the stores initiates the fall time portion of the switching cycle. Fall time can be reduced by the injection of a reverse current into the transistor base, which speeds up the process of discharging the capacitances. During the fall-time interval the base voltage and current remain nearly constant until the collector current is completely shut off. The transition capacitances, then, are charged to  $V_{OB}$ .

From the discussion so far, it becomes clear that in any transistor design, a number of compromises are necessary. A change in a particular physical property can improve one electrical characteristic but may have a detrimental effect on another. A brief summary of some of these interrelations is given in Table 1-1, and these will be discussed in greater detail as each transistor fabrication process is considered.

Change	Increase	Decrease	Switching Speed Effect
Decrease Emitter Resistivity	β	r <sub>e</sub> (decrease SV <sub>CE</sub> )	
Increase Base Resistivity	$\beta$ V <sub>B</sub> (emitter and collector junction)	V <sub>PT</sub> C <sub>Te</sub>	Increase storage time, small increase in other intervals due
	r' <sub>B</sub> S <sub>B</sub> r <sub>E</sub> and r <sub>C</sub>	C <sub>Tc</sub>	to r' <sub>B</sub>
Increase Collector Resistivity	V <sub>B</sub> (collector) S <sub>C</sub> r <sub>C</sub> (increase SV <sub>CE</sub> )	C <sub>Tc</sub>	Increase storage time, small decrease in other intervals
Decrease Base Width	β r' <sub>b</sub>	$C_{D_{0}}$ $S_{b}$ $V_{PT}$ $r_{E}$ and $r_{C}$	Decrease rise time Decrease fall time Decrease storage time

TABLE 1-1

#### 1-4 — Comparison of Transistor Types

The physical geometry of a device and the type and quantity of impurities in the semiconductor crystal are the basic considerations that influence the electrical characteristics of any transistor. Therefore, to compare transistors, it is convenient to discuss the transistor in terms of its geometry and the resistivity of its emitter, base, and collector regions.

Many characteristics of the device are directly related to its geometry. The base width, for example, affects gain ( $\beta$ ), the diffusion capacitance ( $C_{De}$ ) and base-spreading resistance ( $r'_B$ ). The area of the junction affects the transition capacitances ( $C_{Te}$  and  $C_{Te}$ ) and emitter and collector resistance ( $r_E$  and  $r_C$ ).



Figure 1-11 — Star Transistor Geometry

An example of how geometry can be utilized to attain improved characteristics is the "Star" transistor illustrated in Figure 1-11. Since high current capability requires a large emitter perimeter which in turn means higher capacitances and slower rise time, a compromise is required when determining the emitter area in devices where the emitter shape is fixed. However, in the mesa, planar, and annular transistors, the emitter can be shaped to provide necessary periphery for high gain at high currents without too great a sacrifice in rise time. The star geometry has a much smaller ratio of area to perimeter than that of a circle, for example.

In addition to the geometry effects, the electrical characteristics are also closely related to the resistivity or conductivity of the emitter, base and collector regions. This relationship can be conveniently illustrated using a resistivity profile diagram, which is a sketch of the resistivity of the transistor from the emitter, through the base region, and into the collector. The resistivity profile for an alloy transistor is shown in Figure 1-12.

The resistivity of the emitter and collector is indicated above the reference line. The farther away from the reference line the lower the resistivity. The base region is of oppositely doped material, therefore, it is shown below the reference line. Likewise, the farther below the reference line, the lower the base resistivity.

Figure 1-12 also shows that the base region of an alloy transistor has the same resistivity at both the emitter and collector junctions. Thus, the impurity distribution is uniform throughout the base region. A transistor, with this type of base region, is commonly referred to as a uniform base, or step junction transistor.

However, transistors can be made with a non-uniform distribution of impurities in the base, so that the base resistivity can be considerably different at the two junctions. The distribution of impurities in the base can be graded, and such transistors are known as graded base devices. Since they are made by a diffusion process, they are commonly referred to as diffused base transistors.



Figure 1-12 — Resistivity Profile for an Alloy Transistor

Resistivity levels and the impurity distribution affect breakdown voltage, gain, response times, capacitance per unit area, and resistance per unit area. Figure 1-13 shows the effect of pivoting the base resistivity upon the electrical characteristics of a transistor. The changes indicated are in relationship to the alloy transistor.



Figure 1-13 — Effect of Pivoting Base Resistivity Upon Transistor Characteristics

The resistivity profiles of several modern transistors are shown in Figure 1-14. This chart of resistivity profiles will be used in the following comparison of transistor types. In order to compare the effects of resistivity profiles on transistor characteristics, the following three principles of transistor physics should be kept in mind:

- 1. The amount of carriers injected from the base to the emitter is proportional to the ratio of resistivity of the emitter to that of the base. To reduce this undesired injection, which lowers current gain ( $\beta$ ), emitters are always heavily doped and the contribution of the emitter resistivity to r<sub>E</sub> is low.
- 2. Avalanche voltage breakdown increases and the transition capacitance per unit area decreases as resistivity increases and these characteristics are affected by the "slope" of the profile at the junction.
- 3. The depletion layer  $(x_m)$  extends principally into the high resistivity side of the junction. At a given voltage, the depletion layer is wider for high resistivity material.



Figure 1-14 - Resistivity Profile Chart

**ALLOY TRANSISTORS:** The fabrication of alloy transistors, like that of all other transistors, begins with the drawing of a single crystal from a semiconductor melt. The entire crystal is lightly doped during the growing process resulting in a high-resistivity N or P-type material. The crystal is then sectioned or "diced" into squares with dimensions about 1/8-inch square and approximately 0.01 inch thick. Each of these squares or dice represents the base region of a transistor.

To form PNP germanium transistors, N-type germanium dice are heated and small round dots of indium, containing aluminum or gallium, are melted against both sides of the base substrates. These alloy into the germanium to form a saturated liquid solution on both sides of the base. Then, as the assembly cools, the germanium refreezes onto the surface of the base crystal. The recrystallized layers, however, are heavily doped (low resistivity) with P-type material, thus forming a PN junction on each side of the base.

Some advantages of the alloy process are high gain, low saturation resistance, and high avalanche voltage breakdown. Gain, and the breakdown voltage of both junctions is high because of the lightly doped base region; saturation resistance is usually low, because the heavily doped collector region has low resistance per unit area.

A major disadvantage of the alloy transistor is its susceptibility to "punchthrough". Punch-through results from the spreading of the depletion layer into the high resistivity base region as the reverse voltage across the collector-base junction is increased. In effect, this causes base width to decrease as voltage increases. At the punch-through voltage ( $V_{\rm PT}$ ) the effective base width is reduced to zero as the collector depletion layer reaches the emitter region, and the base is effectively short circuited. Once base resistivity has been optimized the voltage at which punch-through occurs can be increased, but only by increasing the physical base width with its attendant detrimental increase in  $C_{\rm De}$  (diffusion capacitance) and  $S_{\rm B}$  (base store).

A second disadvantage of the simple alloy process is its lack of precise control. Because alloying depth is somewhat irregular, transistors of the same type often vary considerably in the values of  $C_{\rm De}$ ,  $S_{\rm B}$  and  $V_{\rm PT}$ . Furthermore, the irregular alloying depth prevents the design of transistors with the extremely narrow base widths needed for high speed switching. In general, the switching rate of alloy units is limited to about 500 kc.

Significant improvements in base-width control of simple alloy devices can be achieved by electrochemically etching a deep pit for the collector and a shallow pit for the emitter into the base region prior to alloying. With this process, the base thickness can be controlled to within one ten-thousandth of an inch through the use of light transmission during the etching operation. Very thin layers of indium, or similar materials, are plated to the bottom of these pits and alloyed into the base with a very shallow penetration.

Transistors made with this process (referred to as the micro-alloy transistor), have an extremely thin base layer with a corresponding improvement of switching time. Although there is a slight increase in base resistance, which is not particularly harmful, collector and emitter resistances are relatively unchanged. The major difficulty with such units is caused by the very thin base region which reduces the voltage rating. However, by limiting collector voltage to 6 volts, switching rates to about 2 mcs can be achieved. These devices are rather fragile because the collector and emitter contacts are supported only on a very thin membrane of semiconductor material.

DIFFUSED-BASE ALLOY TRANSISTORS: A further improvement of the alloy transistor resulted from a graded distribution of impurities in the transistor base region. This process differs from the alloy transistor process only in that the original crystal pulled from the melt consists of a very high purity material. The impurity atoms are introduced subsequently by a diffusion process which permits a graded impurity structure. A graded base results in a resistivity which is low at the junction of the emitter and base regions. The resistivity gradually increases as the collector terminal is approached, as shown in Figure 1-14. In transistors of this type, the depletion layer penetration into the base region increases rapidly with applied voltage due to the very high resistivity near the collector junction. However, as the depletion layer advances, its rate of penetration with increasing voltage is reduced by the lower resistivity material near the emitter. This effect vields devices with much higher voltage ratings than those of other types of alloy transistors. The "built-in" electric field associated with the gradation also reduces the transit time of carriers through the base region, resulting in lower values of  $C_{Da}$  than available with uniform base regions.

The penalties paid for these improvements are a reduction of  $\beta$  and emitter avalanche breakdown voltage, and an increase of  $C_{Te}$  due to the relatively low overall resistivity of the area on the emitter side of the base region. These effects, however, are normally not significantly detrimental to switching applications.

Application of electro-chemical etching and plating techniques to the diffused-base alloy process have yielded excellent switching transistors i.e. the micro-alloy diffused-base transistor. Such devices, however, are still relatively fragile, and for extremely high speed designs, a compromise between voltage rating and rise time is required.

A common disadvantage of all alloy types of transistors, is the lack of control over the shape of the emitter area. With these processes, the emitter is circular, resulting in a decreasing ratio of perimeter to area, as the radius is increased. Since high current transistors require a large emitter perimeter, they necessarily have a large area which yields large capacitance values and reduces switching speeds. Accordingly, switching speed is reduced as current-handling capability is increased.

**MESA TRANSISTORS:** A significant breakthrough in transistor design came in 1956, with the introduction of the MESA transistor. Although it took several years to develop the mesa to its present capability, these units are characterized by higher switching speeds, greater power handling capability, and far more rugged construction than their alloyed counterparts.

In the basic mesa transistor fabrication process, the original crystal is drawn from a lightly doped P-type or N-type melt. The crystal is then sliced into very thin wafers, each of which serves as the collector region for hundreds of individual transistors.

After each wafer is carefully polished and cleaned, an opposite-polarity impurity is diffused into the collector crystal to form the base region. The entire wafer, then, consists of a PN junction composed of a relatively thick collector region — approximately .005'' — and a very thin diffused base layer, about .0001''. The emitter junction is formed on the base layer by the vacuum evaporation of an impurity, of the type used for the collector, through a metal mask containing a series of openings such as rectangular slots. The masks are prepared by a photo-etch process which permits precise dimensioning and spacing of the slots, so that as many as 400 separate emitter stripes can be deposited simultaneously on a single wafer to form as many separate transistors. The distinctive physical fact about the mesa transistor is that the junction areas can be precisely controlled.

The emitter stripe evaporation is commonly done by the cross evaporation method so that an adjacent base-contact stripe may be formed during the same operation. By cross-evaporating the emitter and later the base contact stripes through the same slot, the extremely close spacing required for good highfrequency response can be achieved. By subjecting the resulting wafer to a short high-temperature cycle, all stripes alloy, to form junctions that have very shallow penetration into the diffused base layer.

The last step in the wafer process involves the selective etching of the mesa, which reduces the active area of the collector junction to a small rectangle which encloses the pair of stripes. The wafer is then scribed and broken into individual dice, each forming a complete transistor, ready for mounting on the individual headers.

The excellent precision with which these processes can be carried out, plus the fact that each process is performed simultaneously on several hundred transistors, results in a relatively high yield and a high degree of uniformity in transistor characteristics.

The resistivity profile results from the diffusion of impurities of one type into a high resistivity region of opposite type to form the graded base region. The emitter is then shallowly alloyed or diffused. Since the collector is of higher resistivity than the base, this profile has the unique advantage over the alloy processes, in that the depletion layer extends into the collector. Thus, the punchthrough vs. base-width compromise largely disappears. Furthermore, the diffusion process lends itself to precise control. Thus, very small base widths are possible with the result that mesa transistors have lower  $C_{De}$  and lower base storage,  $S_{B}$ , than their alloyed counterparts. Also, the emitter geometry is not restricted to a dot shape as in the alloy types. Therefore, a more optimum geometry can be used in the Mesa transistor to fabricate higher current devices, and maintain good frequency response.

The standard mesa transistor has some limitations. Because of the high resistivity of the lightly doped collector region needed to achieve the transistor's high reverse voltage breakdown characteristic, the collector series resistance is relatively high. This results in a fairly high saturation voltage which in turn places a limitation on the amount of current that can be drawn from the device without exceeding the power rating. A more serious limitation is the storage time resulting from the presence of this bulky collector region. The only solution is to reduce the resistivity which reduces the voltage rating, or employ (in the case of silicon) some method of special doping to reduce the lifetime, which also has the undesirable effect of reducing  $\beta$ .

The standard mesa transistors have switching speeds approximately equal to those of the micro-alloy diffused units. However, because the bulk of the semiconductor material is in the collector region rather than in the base, and because most of the heat which a transistor must dissipate is generated in the collector junction, the bulk collector of the mesa permits a low thermal impedance between the junction and the heat sink which gives mesa transistors far greater powerhandling capabilities. The mesa has longer storage times but compensates for this somewhat by having faster rise times. Moreover, the mesa geometry provides satisfactory performance at higher currents, and can withstand more severe environmental conditions.

The disadvantages of the Mesa types can be overcome by reducing the width of the collector region to a value just wide enough to handle the required depletion layer. In this manner, the problems associated with a high  $r_c$  and  $S_c$  would disappear. To keep the physical size within the limitations of physical handling would require the profile of Figure 1-14D. This profile — the most ideal of all the possibilities — has been made a practical reality with the introduction of the epitaxial process.

**DIFFERENCES BETWEEN A MESA AND AN ALLOY TRANSISTOR:** The two fundamental processes for making junction transistors are exhibited by the mesa and the alloy techniques. As shown in Figures 1-15 and 1-16, one of the basic differences is that both junctions are put into the semiconductor material from the same side in the mesa process, while in the alloy transistor the junctions are formed from opposite sides. In the mesa processes, the bulk of the semiconductor die is the collector instead of the base region as it is in the alloy process. Since most of the heat which a transistor must dissipate is generated in the collector-base junction, the single-sided geometry and bulk collector of the mesa permit a low thermal impedance between junction and heat sink.

Whereas the common alloy transistor contains junctions formed by recrystallization of molten material, the all-diffused mesa transistor contains junctions formed by the high temperature solid state diffusion of the doping impurities. The diffusion process yields flat sheet junctions which can cover an entire wafer or be separated into distinct precisely shaped regions, as desired.

**THE EPITAXIAL MESA TRANSISTOR:** The epitaxial process provides a means of growing very thin, high-purity, single-crystal layers of semiconductor material, on a very heavily doped crystal wafer of the same material. The epitaxial layer is a true continuation of the single crystal structure of the wafer.

The construction of transistors using the epitaxial process is very similar to that of the basic mesa except that an epitaxial layer of material is grown onto the basic wafer to form the effective collector region. This produces a number of important advantages.

- 1. The quality of the active semiconductor material is greatly improved.
- 2. The interrelation and compromises between physical parameters and electrical characteristics are minimized.
- 3. Compromises between interrelating electrical characteristics are minimized.

Quality in semiconductor material is dependent on (1) low surface dislocation density (relatively few flaws in the orderly pattern of the semiconductor lattice), (2) good control over the average number of doping atoms intentionally placed in the lattice, and (3) the uniformity of distribution of the doping atoms (i.e.,uni-







<sup>(</sup>VERTICAL SCALE GREATLY EXAGGERATED)

Figure 1-16 — Mesa Transistor Cross-section

formity of resistivity) across the face of the semiconductor wafer. The quality of semiconductor material (as just defined) obtainable from the epitaxial process is equal to or better than the best material that can be produced by any other means.

The amount of material actually needed for transistor action is far less than the smallest amount of material that can be conveniently handled or mounted to a header. The epitaxial process permits the use of the finest quality material to form the active region of the transistor, while supporting this active region on a much less-expensive substrate, which adds the physical strength and bulk to the transistor but contributes nothing to the performance.

A significant electrical compromise is the compromise between low switching losses in the on position (in saturation) and a reasonably high breakdown voltage across the switch in the off condition. The voltage drop across a transistor switch in the on condition  $(SV_{CE})$  is only partly due to the transistor junction. Much of it is simple IR drop across the ohmic resistance of the collector, emitter, and base regions as the current flows from the high conductivity emitter lead through the active region of the transistor, through the semiconductor die, and finally out the high-conductivity collector case terminal. Since the emitter, base, and the active region of the collector are all very thin in the mesa transistor, the bulk of this IR drop is produced by the non-active portion of the collector region. Normally this non-active portion is some fifty times the thickness of the total active region of the transistor because it is necessary as a mechanical support for the device. The epitaxial process allows this mechanical supporting substrate to be of one impurity content while the active region of the transistor is formed in the higher purity (and hence higher resistivity) grown surface layer. The compromise mentioned above is resolved since the high resistivity active region, which is needed for high reverse breakdown voltage, is so thin that it adds very little to the on saturation voltage (SV $_{\rm CE}$ ), while a low resistivity collector substrate provides a low resistance path from near the collector junction to the case.

An additional problem, which is greatly reduced by the epitaxial process, is that of excess charge stored in the collector region while the transistor is in the heavily conducting state. The use of a low resistivity (and thus high impurity density and low lifetime) material for the collector substrate, results in the restriction of the collector volume available for troublesome storage of excess charge, to the thin epitaxial layer (with its low impurity density). The low resistivity material of the bulky substrate, in an epitaxial mesa, will not long support the excess charges in their free state and, therefore, switch turn-off is much faster than in basic mesa transistors, where the relatively thick active collector region is made of high-resistivity material.

**PLANAR TRANSISTORS:** In the planar transistor, the area and shape of both the collector-base junction and the base-emitter junction is controlled during the diffusion process by selective masking. Here the "mesa" or active region of the transistor is turned downward into the wafer surface and the junctions are bent upward to terminate under a protective layer of oxide. All the fundamental physical characteristics that apply to a mesa transistor are present in the planar version; all junctions are formed from the same side; the semiconductor body is the collector; the transistor junctions are diffused, rather than alloyed; and an entire sheet of as many as 1,000 transistors is fabricated at one time. The electrical performance and the transistor design compromises are essentially the same as in the mesa, and in the epitaxial mesa when the planar uses epitaxial construction. The chief constructional difference between the two types is in the method of
controlling the size and shape of the active base region. In the conventional mesa, the control is accomplished by the chemical removal of the unwanted base material. In the planar transistor, the base is diffused through an oxide mask which limits the area available to the diffusant. Both construction technologies permit extremely close control of layer thicknesses, impurity profiles, and active cross-sectional areas.

**ANNULAR TRANSISTORS:** The Annular\* process, a recently developed method of manufacturing high-frequency silicon transistors, circumvents some of the problems encountered in the planar process.

Present silicon transistors made by the planar process are limited in breakdown voltage by a phenomenon called "channeling". This is particularly evident in PNP devices, where the use of high-resistivity material for the collector region causes a reversal of material polarity in a narrow strip of collector material near the surface of the device. This polarity reversal produces an inversion layer at the surface which actually converts the surface portion of the *collector* region into an extension of the *base* region. The base-collector junction, therefore, rather than terminating at the top surface of the device, where it is covered by a protective oxide, is shifted to the edge of the transistor where it is exposed to the environment. This exposed surface causes an increase in leakage current far in excess of values that are tolerable for high-quality transistors.

The "channel," being uncontrolled, is quite erratic, both as to depth and apparent resistivity. This gives rise to severe instability problems even in applications where the high leakage current might be tolerable. As a result of these problems, silicon PNP planar devices are normally made with low resistivity collector regions, which retard channeling, but yield relatively low breakdown voltages.

The annular process circumvents the channeling problems prevalent in planar devices. Basically, it consists of a transistor structure having a deliberately induced channel with controlled characteristics which are relatively immune from the erratic variations of an uncontrolled channel. This induced channel is then terminated close to the base region of the transistor by means of a diffused annular ring, so that the channel cannot extend to the edge of the transistor. The collector-base junction, therefore, is terminated at the surface where it is protected from the environment by the oxide coating. This solves the problem of high leakage current while, at the same time, permitting the use of optimized resistivity material to obtain the desired transistor characteristics.

\*Patents Pending.

### 1-5 — Fabrication Process for Annular Transistors

**EPITAXIAL GROWTH AND OXIDE FORMATION:** The various process steps are illustrated in Figure 1-17a thru i.

The epitaxial growth of the active region of the slice is done under ultraclean conditions in an induction furnace. Silicon tetrachloride is carried in the vapor phase over the hot and polished surfaces of the substrate wafers. Under proper conditions of temperature, vapor pressure of the tetrachloride in its hydrogen carrier gas, and flow rate, a continuation of the existing substrate lattice will begin to grow, atom by atom, on the surface of the wafers. The dopant concentration of the epitaxial layer is controlled by the vapor pressure of dopant atoms in the gas flowing over the wafers. The desired thickness of the epi-layer is about 12 microns. When this thickness is reached, the composition of the gas flowing over the wafers is changed and an oxide is formed on all exposed semiconductor surfaces. An important feature of the process is that the oxide is formed directly on the ultra-clean epitaxial surface, without a chance for contamination.



Figure 1-17a

**BASE MASK PREPARATION:** The oxide-covered wafer is then coated with photo-resist\* and exposed with the pattern of the desired base regions as shown in Figure 1-17b. After development of the photo-resist, the wafer is immersed in an etch that removes the oxide layer from those portions of the wafer that are to undergo base diffusion. The remainder of the oxide is protected by the layer of photo-resist and remains intact. After etching the base diffusion mask into the oxide-coated wafer, all traces of photo-resist are removed and the wafer is ready for base diffusion.



Figure 1-17b

<sup>\*</sup>Photo resist refers to a photographic process in which the material for treatment is coated with a photographic emulsion which is resistant to acid for short periods of time. By exposing and fixing selected patterns, portions of the material can be selectively etched.

BASE DIFFUSION AND OXIDE FORMATION: Base diffusion takes place in a sealed furnace with carefully controlled amounts of the diffusant present. The oxide prevents diffusion into the wafer except where an etched window lets it through. An important characteristic of the process is that the diffusion proceeds in very uniform fashion from the window into the material. The mechanism is such that the diffused region spreads out under the oxide beyond the area of the etched window. The cross section in Figure 1-17c shows the diffused region to be larger in area than the window and the surrounding P-N junction is completely covered by the original oxide layer. Since the original oxide layer was applied as part of the epitaxial growth process, there is almost no possibility of a foreign impurity or ionized particle existing on the oxide-semiconductor interface at the point where the collector-base junction turns up to the "surface." At the conclusion of the base diffusion, oxygen is introduced into the furnace and a new layer of oxide is grown. The wafer is now again completely protected from outside contamination. However, during the formation of the base junction a "channel" is usually formed between the oxide layer and the collector region (especially if it is of high resistivity, as in the case of a high voltage transistor). The "channel" must be terminated by an Annular band during emitter junction formation.



**EMITTER AND ANNULAR BAND MASK PREPARATION:** In exactly the same manner as the base mask was prepared, photo-resist is applied, exposed, and developed, to permit an acid solution to etch smaller windows in the new oxide as shown in Figure 1-17d. After the new windows are cut through to the semiconductor, using an etch that attacks only the oxide and not the semiconductor, all traces of the photo-resist are removed as before and the wafer is ready for diffusion.



# Figure 1-17c

Figure 1-17d

**EMITTER AND ANNULAR BAND DIFFUSION:** Diffusion is carried out in exactly the same manner as the base diffusion except that the diffusant is of the opposite impurity type. The cross section in Figure 1-17e shows that the emitter and annular band diffusion spreads out under the oxide as did the base diffusion. A new (third) layer of oxide is then grown.



Figure 1-17e

**OHMIC CONTACT MASK PREPARATION:** Since the wafer of transistors is completely covered with oxide, the photo-resist masking process is again employed to cut windows for the application of ohmic contacts. The areas so exposed must not bridge or even approach too closely either of the lines where a junction comes to the surface, but since they will supply current to their related region, the contact area must cover as much of the region as practical.

**METALLIZING CONTACTS:** Metal is now evaporated in a thin layer over the entire active side of the wafer. In the contact areas the metal falls on semiconductor; over the rest of the wafer it falls on oxide. Since the oxide has as great an affinity for the metal as the semiconductor, the contacts cannot be alloyed until the unwanted metal has been removed. The excess metal is removed by a mild etch using the photo-resist masking process. Metal remains only on those areas of raw semiconductor which are to become ohmic contact areas. The metal is cleaned at the precise places where the thin connecting wires will be attached. These steps are detailed in Figure 1-17f.



Figure 1-17f

**SCRIBING AND DICING:** All operations up to this point have been on an entire wafer at a time. Since a wafer contains up to 1000 transistors, it is eventually necessary to cut or break it up into individual transistor dice. This is done by a scribing operation in which a diamond point is pulled across the face of the wafer between rows and columns of transistors. After a chess-board pattern has been scribed onto the surface, the individual dice are separated by breaking the wafer along the scribe lines, in much the same way as window glass is cut to size.

**ATTACHMENT OF DIE TO HEADER:** In transistor types where it is desired to have the collector of the transistor electrically connected to the transistor can, the attachment of the die to the header is accomplished by a simple ohmic alloy process. Before dicing, the under side of the wafer is coated with a thin layer of gold. This coated side of the individual die is now alloyed to the gold plated header. In addition to making a good electrical connection, this method of mounting provides a low thermal path from the collector to the header. Figure 1-17g shows the die mounted to the header.





Figure 1-17g

**ATTACHMENT OF LEADS TO DIE**: Once the transistor die is fastened to the header, it is possible to move and orient it with precision. Jigs holding many transistors are fed into special thermo-compression bonding machines in which, by the combination of pressure and temperature, a 0.001 inch diameter connecting wire is secured between the contact area and header post. The detail in Figure 1-17h indicates the completed step.



Figure 1-17h

**HERMETIC ENCAPSULATION:** At the present state of the art, almost all transistors are protected by means of the familiar hermetically sealed metal enclosure. Before being sealed, the unit on its header is baked and flushed with inert gas to remove residual moisture or other contamination. After the flushing and baking process, metal caps are placed over the transistor header and welded on. An enlarged view and the actual size of a type TO-18 transistor case is shown in Figure 1-17i.

Figure 1-17i





actual size

REFERENCES

 Shockley, W.: "The Theory of P-N Junctions in Semiconductors and P-N Junction Transistors" Bell System Technical Journal, vol. 28, pp 435-489, July 1949.

## CHAPTER 2

### Switching Modes

Transistor switching circuits generally fall into three basic categories, depending on their operating mode. These are broadly classified as *saturated mode*, *current mode* and *avalanche mode*, and are determined by the portion of the transistor output characteristic curve utilized.

The operating regions for various transistor switching modes are shown in Figure 2-1. Here, it is evident that, for all modes, the switch-off condition is characterized by an excursion of the load line into the cut-off region of the transistor. The operating mode, therefore, is determined principally by the dc circuit state in the switch on condition, and by the location of the operating points.



Figure 2-1 — Operation Regions for Switching Modes

### 2-1 - Saturated Mode Operation

Saturated mode operation most nearly duplicates the function of a mechanical switch. In the off condition, current through the switch is extremely small. In the on condition, the transistor, is driven into the saturation region which is distinguished by the fact that both the collector and the emitter are injecting carriers into the base, so that the transistor exhibits a virtual short circuit between its emitter and collector terminals.

Saturated mode operation has enjoyed widespread popularity. It is capable of producing a high voltage output, causes low transistor power dissipation in both the off and the on condition, and requires relatively few parts and simple circuitry. However, because the transistor is driven into saturation, it is troubled by storage delay time which limits switching speeds.

#### Switching Modes

A common saturated mode switching circuit is illustrated in Figure 2-2. When the level of the input signal is at  $V_0$ , a voltage at or near ground potential, the base-emitter junction of the transistor is reverse biased by the action of  $V_{BB}$ ,  $R_B$  and  $R_K$ . The transistor, therefore, is held in the cutoff condition, as indicated by Point B in the graph of Figure 2-3, and very little current flows through load resistor ( $R_L$ ).



When the input is at  $V_1$ , a voltage that generally ranges in magnitude from 3 to 12 volts, the input current through  $R_K$  overcomes the bias current from  $V_{BB}$  and produces sufficient forward base current (I<sub>B</sub>) to drive the transistor into saturation, placing operation at Point A on Figure 2-3. This constitutes the on condition and permits a load current flow approaching the limiting value of  $V_{CC}/R_L$ .

The basic circuit of Figure 2-2 is subject to a number of variations. In most practical applications, the load must have one terminal grounded and cannot be inserted between the collector and the power source. Under these conditions, the circuit in Figure 2-4 is normally employed.

In this circuit, the switching transistor is placed in parallel with the load so that the load is virtually short circuited when the transistor is turned on. With the transistor turned off, its output represents a virtual open circuit across the load, and load current approaches the limiting value of  $V_{CC}/R_C + R_L$ .



Figure 2-4 — Saturated Mode Switching Circuit

#### Switching Modes

With such circuits, it is evident that the voltage across  $R_L$  is dependent upon the ratio of  $R_C$  to  $R_L$ . In applications such as computer logic systems,  $R_L$  is often a variable, depending upon the number of subsequent circuits that are turned on during a given logic operation. It is necessary to provide a nearly constant output voltage to assure enough, yet avoid excessive, drive into subsequent stages, regardless of their number. A nearly constant output level is achieved by the addition of a clamping diode circuit, as shown in Figure 2-5. When the transistor is in the on state and represents a virtual short circuit across the load, the diode is reverse biased and has no effect on circuit performance. At this point, the output voltage ( $V_0$ ) is equal to the saturation voltage ( $SV_{CE}$ ) of the transistor which is normally a fraction of a volt. When the transistor is cut off, representing an open circuit, the voltage from  $V_{CC}$  divides between  $R_C$  and  $R_L$  in accordance with the resistance ratio between these units. If the load voltage attempts to exceed the value of  $V_K$ , the diode becomes conductive and clamps the output voltage ( $V_1$ ) to a value of  $V_K + V_D$  where  $V_D$  represents the diode drop.



Figure 2-5 — Saturated Mode Circuit with Clamp Diode

In practice, it is usually possible to design the circuit so that this condition exists for all anticipated values of  $R_L$ , so that the output voltage will vary from virtually zero (with the transistor in saturation) to some fixed value,  $V_K + V_D$  (with the transistor cut off).

The dc design of saturated circuits is fairly straight forward. The principal problem revolves about the selection of  $R_K$  and  $R_B$  so that the proper off and on conditions for the transistor are met. This problem is resolved by solving a pair of simultaneous equations once the transistor parameter limits are accurately known. It is necessary to accurately know limits for the saturation voltage  $SV_{CE}$  and the input voltage  $V_{BE}$  as affected by collector current, base current and temperature. The limit of base leakage current in the off condition must also be known at the maximum temperature. A design procedure, together with an example worked out in detail for this type of circuit is given in Chapter 7, Section 1.

A serious drawback of saturated mode operation is storage delay time. That is, there is a finite, often undesirably long, delay between change of input voltage from  $V_1$  to  $V_0$  and response of the transistor collector current. This delay results from overdrive, or excess base current, which is used to drive the transistor into the saturation region. The excess base current results in an accumulation of stored charge in the base and/or collector, which must be removed before collector current can change.



Figure 2-6 — Use of a Capacitor to Nullify Stored Charge



Figure 2-7 — The Baker Clamp Circuit

Various methods have been devised to overcome the storage time problem. The simplest method is to use a capacitor connected in parallel with the drive resistor,  $R_K$ , as shown in Figure 2-6. Since the voltage drop across  $R_K$  is fairly high, the capacitor provides a place for charge to be stored when the transistor is on. As the input signal changes, the charge on the capacitor is forced into the base of the transistor. This charge can effectively cancel the transistor stored charge, resulting in a reduction of storage time. This method is very effective if the output impedance of the preceding stage is low so that the peak reverse current into the transistor is high.

Another method of reducing turn-off delay time is simply to keep the transistor out of saturation. The use of diodes in a feedback arrangement devised by Baker<sup>1</sup>, as in Figure 2-7, is quite effective. The voltage drops across the diodes are such that the collector junction can never become forward biased and any base driving current in excess of that required to bring the transistor to the edge of saturation is simply channeled around the base through the upper diode.

This method greatly complicates the dc design of the circuit because device specifications must be such as to keep the transistor out of saturation under worstcase conditions. Storage time problems are now transferred to the diode which must have a much faster recovery time than the transistor if this method is to be of much value.

#### Switching Modes

Another approach, developed by Pressman<sup>2</sup>, uses resistors in a linear feedback network, as shown in Figure 2-8. Since this circuit requires high transistor gain, it is common to use two transistors in a compound or Darlington connection. The circuit is particularly effective in computer logic circuits using diodes, where the base circuit is open when the transistor switch is on.



Figure 2-8 - Resistor Coupled Anti-Saturation Circuit

Both of these feedback methods sacrifice dc design simplicity and low on voltage for higher speed. They prevent the operating point from moving into the saturation region by setting the on point at or near Point A' of Figure 2-3. Another method of preventing saturation is to change the mode of operation to that of the current mode, which will be discussed shortly.

### 2-2 — Saturated Mode Coupling Circuits

Most switching circuits are direct coupled. This not only increases circuit efficiency, but is generally necessary because circuits must remain in one state or the other for periods of time which are too long to make ac coupling practical.

The dc coupling technique plays a vital role in determining the switching characteristics of a circuit. The differences in coupling techniques are particularly significant in logic circuits, as used in digital computers. These circuits are characterized by a "fan-in", where one circuit is driven by several inputs and a "fan-out" where the circuit must deliver outputs to a number of subsequent stages. The function of logic circuits or gates is to be either off or on, corresponding to a "1" (high output) or a "0" (low output) depending upon the state of the various inputs.

The circuit behavior is described by Boolean algebra, the mathematical expressions for the language of logic. These expressions are shown on Figures 2-9 through 2-11. The significance of these equations will be explained in each case. In all cases, the function of logic circuits, or gates, is to provide an output only for a predetermined combination of input signals.

**RESISTANCE COUPLING:** Circuits similar to those of Figures 2-4 and 2-5 are examples of resistance coupling and, when used in logic circuits, are called resistor-transistor logic circuits, or RTL.



Figure 2-9 — Resistor — Transistor Logic (RTL)

The advantages and limitations of this coupling method can be evaluated from the schematic of a typical RTL gate shown in Figure 2-9. In this circuit, transistor  $Q_1$  represents a logic gate that is turned on (output is "0") when any or all of the signals at Points A, B, and C go negative, which represents a "1" input.  $Q_2$  is turned on when either signal D or E, or both, go negative. Both  $Q_1$  and  $Q_2$  are called "Nor" circuits. A "Nor" circuit produces a "0" output when any or all inputs are "1".  $Q_3$  goes off, thereby producing a "1" output only when  $Q_1$  and  $Q_2$ are energized by a "1" at A or B or C and D or E.  $Q_4$  is turned off when D or E signals are "1" provided that F and G are "0".  $Q_3$  and  $Q_4$  are also called "Nor" circuits because they produce a "0" output only when any or all their inputs are "1".

Cascaded "Nor" circuits produce the "And" function. The output of  $Q_3$  can be stated: S is a "1" when at least A or B or C and either D or E is a "1". The output of  $Q_4$  can be stated: R is a "1" when at least D or E and F and G is a "1". The symbols  $\overline{F}$  and  $\overline{G}$  indicates a "complement" of F and G; that is, when F is a one,  $\overline{F}$  is a zero, etc.

The chief advantages of RTL design are that the circuit is quite simple and uses a minimum number of transistors and other parts. The disadvantage becomes evident when considering the design of the stages individually. For example, if  $Q_1$  must be designed so that it will be driven into saturation by only a single input "1", then the application of three simultaneous "1" levels would move the operating point far into the saturation region and would result in a long storage time should the three inputs change to "0" simultaneously. An attempt to compensate for this increase in storage delay by increasing reverse-base-current (turn-off current) results in driving the transistor deeper into the cut-off region (during the off state) and causes an increase of turn-on delay time. Increased reverse base current from the  $V_{\rm BB} - R_{\rm B}$  source also results in reduced circuit gain since this increase in current through  $R_{\rm B}$  must be overcome by an increase in current



Figure 2-10 — Resistor — Capacitor Transistor Logic (RCTL)

through  $R_K$  in order to drive the transistor into saturation. While it is possible to design an optimum input network for any given number of fan-ins, resistance coupling still results in relatively slow switching speeds.

**RESISTANCE-CAPACITANCE COUPLING:** It was mentioned previously that a capacitor could be connected across the coupling resistors to enhance switching speeds by providing high peak currents when the input signal changes state. It is normally not practical to do this by simply adding capacitors to the RTL configuration of Figure 2-9, because of the extreme sensitivity to noise which this produces. If, for example, all the coupling resistors (the  $R_K$ 's) were bypassed with capacitors, noise pulses at any of the inputs would be coupled directly to the transistor bases through the coupling capacitors and could easily produce spurious triggering. This problem is normally so severe that the speed of RTL circuits is never enhanced in this way.

As a rule, the use of capacitors leads to the configuration in Figure 2-10, normally referred to as resistor-capacitor-transistor logic (RCTL). This circuit results in the same type of logic as the previous one, but the number of transistors has been greatly increased. With each input circuit being isolated from the others through a transistor, noise problems are not severe.



Figure 2-11 — Direct Coupled Transistor Logic (DCTL)

RCTL usually permits repetition rates of ten times that of RTL. The upper limit upon repetition frequency is determined by the size of the capacitor which in turn is determined by the stored charge of the transistor. It is necessary for the capacitor to reach equilibrium before any change of state occurs. When a transistor has turned off, some charge is usually left on the capacitor. This charge must decay through  $R_K$  and  $C_K$ , and circuit recovery time can be long.

**DIRECT TRANSISTOR COUPLING:** A simplification of the RCTL circuit, called direct-coupled-transistor logic (DCTL) is shown in Figure 2-11. This configuration offers about the same order of switching speed as RCTL and uses the same number of transistors, but requires fewer resistors and power supply sources. On the other hand. DCTL is characterized by an extremely small output signal, a high susceptibility to ground noise and a critical dependence upon a tight distribution of several transistor characteristics. These limitations become evident in an analysis of the circuit.

With zeros applied at Points A, B, and C, transistors  $Q_1$ ,  $Q_2$  and  $Q_3$  are cut off and the collector voltage normally would attain a value of  $V_{CC}$ . However, due to the load circuit represented by the base-emitter diode of  $Q_6$ , the collector voltage is clamped to the base voltage of  $Q_6$ . Transistor  $Q_6$  is turned on hard by the heavy drive current and is driven deep into saturation which results in a very low saturation voltage and fast rise time but also, unfortunately, in a high stored charge.

#### Switching Modes

Although the stored charge is discharged rapidly through the low output resistance of  $Q_1$ ,  $Q_2$  or  $Q_3$ , when one of these is turned on, the storage time delay for DCTL circuits is longer than for comparable RCTL configurations. On the other hand, the elimination of  $R_K$  and  $C_K$  in DCTL circuits eliminates recovery time considerations so that the maximum switching speeds attainable with the two circuits are quite similar.

Fan-out of DCTL configurations is severely limited due to a problem called "current hogging". In the schematic it will be noted that the load for transistor  $Q_4$  (or  $Q_5$ ) is the parallel inputs of transistors  $Q_7$  and  $Q_8$ . If one of these load transistors has a lower turn-on voltage than the other, the output voltage of the driver transistor may be clamped to a value which is insufficient to turn on the second load transistor. The problem becomes more serious as more load transistors are added and imposes stringent tolerances on the value of  $V_{\rm BE}$ .

The noise susceptibility of DCTL circuits results from the small signal levels and the absence of turn-off bias. With all transistors operating at the edge of conduction in the off condition, only a small amount of ground noise injection at the emitter can cause a spurious signal output which could trigger subsequent stages.

**SUMMARY:** Depending on the specific application, each coupling method has some advantages and limitations. RTL, for example, requires the fewest active elements and permits high fan-out; but it is relatively slow. DCTL offers high speed, but requires many active elements and is critical of transistor parameters. RCTL, which is perhaps the most popular coupling method, offers high speed and high fan-out, but requires a large number of active elements and is somewhat more complicated than the other forms. It is generally used in conjunction with diodes, to perform logic functions, but the basic RCTL configuration forms the heart of more complex switching circuits such as multivibrators and trigger circuits.

Many combinations of diodes and transistors to perform logic have been developed. A treatment of many of these is given in reference 3.

### 2-3 - Current Mode Operation

As mentioned earlier, high switching speed can be obtained as a result of eliminating storage delay time by limiting the on excursion of the transistor load line to Point A' in Figure 2-3. This can be accomplished most effectively by operating in the current mode.

The basic current mode circuit is illustrated in Figure 2-12. Here a voltage source,  $V_{\rm EE}$ , produces a current flow through diode  $D_{\rm E}$  and resistor  $R_{\rm E}$ . The voltage drop across the forward biased diode, a few tenths of a volt, appears between the emitter of transistor  $Q_1$  and ground; hence a slightly positive signal voltage on the base of  $Q_1$  is required to keep the transistor in the cutoff state. A negative voltage on the base of  $Q_1$  turns on the transistor which turns off the diode.

Analysis of the circuit reveals that, if  $V_{EE}$  is much larger than the signal voltage, the current produced by  $V_{EE}$  is approximately  $V_{EE}/R_E$ , and is relatively constant regardless of the transistor state. With  $Q_1$  cut off, this current flows through diode  $D_E$ ; with  $Q_1$  turned on, it flows into the emitter of the transistor.



Figure 2-12 — Basic Current Mode Circuit



Figure 2-13 --- Current Mode Circuit Having Complementary Outputs

As a rough approximation, if the values of  $V_{CC}$  and  $R_L$  are selected so that  $V_{CC}/R_L$  (the limit of collector current in saturated mode circuits) is greater than  $V_{EE}/R_E$  (the current that flows into the emitter), it should be evident that the collector current cannot enter the saturation region, and is limited to a point represented by A' in Figure 2-3. Hence, current mode operation prohibits transistor saturation, which eliminates storage time as a speed limiting factor.

A more versatile current mode circuit, one that provides two out of phase output signals (complementary signals) simultaneously, can be obtained by replacing the diode of Figure 2-12 with a transistor, as shown in Figure 2-13. The operation of the circuit is exactly as when the diode is used.

#### Switching Modes

If transistor  $Q_2$  is conducting, the emitter bus will assume a potential of  $+V_{BE2}$  due to the voltage drop across the base-emitter junction of Q<sub>2</sub>. For germanium mesa transistors, this potential is approximately 0.5 volt. With the emitters positive, the input signal  $(e_i)$  to  $Q_1$  must be positive by at least  $(V_{BE} - V_T)^*$  in order to keep this transistor in a cutoff condition.

As  $e_i$  goes negative, current from the emitter-current source ( $V_{EE}$ ) divides between  $Q_1$  and  $Q_2$  until  $e_i$  reaches a value of  $-(V_{BE} - V_T)$ . At this point, the emitter bus will be at a potential of  $V_{T}$ , causing the grounded-base transistor (Q<sub>2</sub>) to cut off and permitting all the current from  $V_{\rm EE}$  to flow through the base-emitter junction of  $Q_1$ .

The output voltage,  $e_0$ , obtained from the collector of  $Q_2$  is in phase with the input signal, while  $e'_{0}$ , the output of  $Q_{1}$ , is 180° out of phase. Thus, complementary output signals are available at the same time.

In addition to high speed, current mode operation produces a number of significant benefits. Among these are: excellent dc stability, high noise immunity, and non-critical transistor parameters. For logic applications, this type of circuit has the disadvantage of requiring a relatively large number of transistors in comparison with saturated mode operation. This problem, today, is largely resolved by the availability of low-cost transistors and by the development of integrated circuits wherein multiple transistors can be manufactured as inexpensively as individual units.

### 2-4 — Coupling Techniques for Current Mode Circuits

In saturated mode circuits, the output voltage varies from virtually zero (when the transistor is in saturation) to  $V_{CC}$  or some clamp level (when the transistor is cut off). This output signal is of the proper polarity and has the required level to drive the following stages without requiring any special coupling considerations. In current mode operation, however, the output signal consists of voltage levels which vary about a reference level different from the input reference level. Direct coupling, therefore, cannot be employed without special coupling techniques to translate the output signal to the proper input level.

One common coupling method employs alternate PNP and NPN blocks in a configuration as shown in Figure 2-14. In this circuit, the base of each NPN transistor stage is returned to a -3 volt reference level rather than ground so that the input signal must vary above and below this -3-volt reference level. When transistor  $Q_2$  is on, a current  $\frac{V_{EE} - V_{BE}}{R_E}$ , approximately 20 mA, flows through the load resistor  $R_L$ . Simultaneously, an opposite-polarity current  $\frac{V_{\rm CC}-V_{\rm L}}{R_{\rm C}+R_{\rm L}}$  , of 10 mA, flows through this resistor. As a result of the net current, a potential of 1 volt appears across  $R_L$ . This voltage drop adds +1-volt to the -3 volt reference level of  $Q_3$ , turning it on.

When  $Q_2$  is cut off, only the current  $\tilde{V}_{CC}$  -  $V_L$  flows through  $R_L$ . The resultant drop across  $R_L$  adds -1-volt to the -3 volt reference level, causing  $Q_4$ 

to conduct and  $Q_3$  to cut off.

 $<sup>*</sup>V_T$  is defined as the base-emitter voltage at the threshold of conduction where I<sub>C</sub> is negligibly small.



Figure 2-14 --- Cascade Complementary Gate

It is important to note that the voltage at the collector of  $Q_2$  never drops below -2 volts with respect to ground. Since the base of  $Q_2$  is grounded, the collector-base junction of this transistor is always reverse biased and is kept out of the saturation region.

Another coupling method commonly employed for level translation in current mode circuits is shown in Figure 2-15. This method utilizes zener diodes as coupling elements and permits the use of transistors of the same polarity in cascaded current mode stages.

In this circuit, the base of each transistor is referenced to ground so that the input signal is required to vary above and below the zero reference level. If the load voltage is to vary, for example, from + 1 volt to - 1 volt, then with the 3.3 volt zener diodes shown, the collector voltage level must vary from -2.3 to -4.3 volts. The collector level with these potentials is always comfortably above the edge of saturation.



Figure 2-15 - Zener Diode Coupled Inverter

#### Switching Modes

Operation of the circuit is as follows: When transistor  $Q_2$  is off, two opposing currents flow through the load resistor  $R_L$ . The voltage source ( $V_{CC}$ ) produces a load current of approximately 25 mA, while the voltage source  $V_K$  produces a load current of approximately 16 mA. The net current through  $R_L$  causes a voltage drop of about -1 volt to appear across this resistor.

When  $Q_2$  is turned on, a transistor current of approximately 24 mA is injected into the node at the collector terminal in opposition to the current caused by  $V_{CC}$ . This reduces the zener diode current to about 4 mA, which is still sufficient to keep the diode in conduction. The load current now consists of a  $V_{CC}$  current of about 4 mA and an opposing  $V_K$  current of about 15 mA. The net current through  $R_L$ , therefore, still produces a 1-volt drop, but this time the  $V_K$  current predominates so that the load voltage is positive with respect to ground. Hence, the conditions for level translation are fulfilled.

In all current mode circuits, transistor saturation is avoided by limiting the emitter current to a value that is less than the normal collector current limiting condition represented by  $V_{CC}/R_L$ . When designed for a specific load, excessive variations in load conditions could result in improper performance. If the load is too light, it would be possible to enter the saturation region. If it is too heavy, the available output voltage might be insufficient to assure proper turn-on of the succeeding stage. Thus, the load must remain within fixed limits. The resulting problems differ for the two types of coupling methods described and an analysis is provided in Chapter 8.

A current mode logic circuit using complementary transistors is shown in Figure 2-16. Note that the logical outputs are the same as for the previous circuits. While the current mode configuration uses more transistors than the saturated mode RCTL circuit, its speed is approximately five times greater.



Figure 2-16 — Current Mode Logic Circuit Using Complementary Transistors



Figure 2-17 — Basic Avalanche Mode Circuit

Figure 2-18 --- Load Line for an Avalanche Mode Switch

### 2-5 — Avalanche Mode

Operation in the avalanche mode utilizes the negative-resistance characteristics of transistors, which result from operation in the common-emitter breakdown region. Figure 2-17 shows an elementary circuit capable of operating a PNP transistor in the avalanche mode. Its operation may be understood with the aid of Figure 2-18.

Assume, initially, that  $I_{BR} = K_1$  is a small reverse current which holds the transistor operating point at Point B. If a negative trigger voltage is applied, so that the base current is reduced to zero, the operating point shifts to Point A' on the  $I_B = 0$  curve. The extreme speed with which it does this is the chief attraction of avalanche mode operation. When the trigger pulse disappears, the operating point shifts slightly to Point A and remains at that level. The switch, therefore, has two stable states. To return the switch to Point B it is necessary to apply sufficient reverse current to allow only a single stable condition. A small positive trigger accomplishes this, as indicated by  $I_{BR} = K_2$ .

Because of instability problems associated with the negative resistance region, avalanche mode circuits are normally ac coupled and do not find general use in logic systems. Obviously, a thorough characterization of a transistor's avalanche region is necessary to properly utilize operation in the avalanche mode. Primary applications and a more detailed analysis of this operating mode are given in Chapter 9.

#### REFERENCES

- 1. Baker, R. H., "Maximum Efficiency Switching Circuits", MIT Lincoln Lab Report TR-110 (1956).
- 2. Ditkossy, H. and Pressman, A. B., "A High

Speed Anti-Saturation Inverter Logic Circuit". IRE Wescon Convention, 1961.

 Pressman, A. B., "Design of Transistorized Circuits for Digital Computers", John F. Rider Publishers, New York, N.Y. 1959.

### CHAPTER 3

# Transistor Characteristics Influencing Off Condition Design

As pointed out in Chapter 2, the off condition for the three modes of operation is the same, although the load line for each mode is different. The off region is defined as the state where the current through the transistor is at its minimum value and the voltage across the transistor is at its maximum value.

When a transistor switch is in the off state, there are three principal transistor characteristics that affect circuit design. They are: (1) leakage currents, (2) turn-on threshold voltage, and (3) avalanche breakdown (latch-up).

Most switch designs are based upon worst-case techniques which means that limit values are required for the dc characteristics of the transistor. However, most data sheets do not provide the necessary limit design characteristics for direct design application. For this reason, Motorola has devised a new data sheet — called a Designer's Data Sheet — to provide limit design data which permits complete switching circuits to be designed from the given data.

The concept of the Motorola Designer's Data sheet is relatively new. Therefore, the early part of this chapter discusses the off condition design requirements, and the appropriate off condition characteristics as obtained from the 2N964A Designer Data Sheet. The latter portion is devoted to explaining how to obtain limit design data from the conventional data sheet.

### 3-1 — Leakage Currents and Threshold Voltage

When a transistor switch is in the off condition, there are always some residual transistor leakage currents flowing in various legs of the circuit. Some of these currents are minute compared to other circuit currents and can be considered negligible. However, in certain portions of the circuit the leakage currents are not negligible in comparison with the other currents and therefore they must be considered as part of the design.

The currents which flow in a transistor are indicated in Figure 3-1. For a transistor to be truly off, only the residual cutoff or leakage currents should flow; i.e.,  $I'_{\rm C} \equiv I'_{\rm E} \equiv I'_{\rm B} \equiv 0$ .



Figure 3-1 — Current Flow Near the Cutoff Region

The typical behavior of the collector currents and base currents for a germanium transistor, in the vicinity of the cutoff region, is shown on Figure 3-2. It is evident, from the figure, that when  $V_{BE} \equiv 0$  the transistor is conducting slightly and is not truly off. Therefore if a transistor switch is to be truly off, a reverse bias voltage ( $V_{OB}$ ) must be applied. A reverse bias equal to  $V_{TR}$  can be regarded as the minimum reverse bias voltage that must be maintained to keep the transistor cutoff. With reverse bias voltages greater than  $V_{TR}$ , the base current,  $I_B$ , equals  $I_{BL}$  and the collector current,  $I_C$ , equals  $I_{CL}$ . The effect of the currents  $I_{CL}$  and  $I_{EL}$  is usually negligible in the output circuit. However,  $I_{BL}$  normally flows through a relatively high resistance ( $R_B$  on Figure 3-1). The voltage drop across  $R_B$  developed by  $I_{BL}$  causes a small forward base-emitter bias which turns the transistor on slightly. Therefore,  $I_{BL}$  and  $V_{TR}$  under worst case conditions must be considered when designing the dc off condition for a transistor switch.

For circuit analysis, it is convenient to define a voltage,  $V_{\rm TF}$ , at the threshold of conduction in the forward direction.  $V_{\rm TF}$  is not a well defined point but can arbitrarily be taken at the point where  $I_{\rm C}$  has increased about an order of magnitude from its cutoff value. For the transistor used to prepare Figure 3-2,  $V_{\rm TF}$  is approximately 0.1 volt.

 $I_{\rm BL}$  is related to the collector base diode leakage current ( $I_{\rm CBO}$ ) and the emitter-base diode leakage current ( $I_{\rm EBO}$ ). The relationship is a little involved, and will be developed later.



Figure 3-2 — Effect of Base Voltage Upon Current Flow

Complete worst-case design data for  $I_{BL}$  and  $V_{TR}$  are conveniently shown in the graph of Figure 3-3 for a 2N964A germanium transistor. As can be seen from the graph, both  $V_{TR}$  and  $I_{BL}$  are temperature sensitive, and  $I_{BL}$  increases with increasing reverse bias. Any reverse bias voltage ( $V_{OB}$ ) selected to the right of the  $V_{TR}$  axis will maintain the transistor switch in the cutoff region.  $I_{BL}$  is specified at values of reverse bias greater than the minimum required, to handle those occasions where a reserve reverse bias is desired in order to provide noise immunity, or where large reverse biases are encountered as in multivibrator circuits.



Figure 3-3 - Base Leakage Current for 2N964A

 $I_{BL}$  can be obtained at temperatures other than those specified by drawing additional curves on Figure 3-3. When  $V_{OB} \equiv V_{TR}$ ,  $I_{BL}$  increases exponentially with temperature; since the ordinate is a log scale for current, the line  $V_{TR}$  also represents a linear temperature scale for the beginning of the  $I_{BL}$  curves. Therefore, it can be easily marked to indicate 5 or 10 degree increments. Then, using the given curves as a guide, additional curves can be drawn at desired junction temperatures.

Since most data sheets do not specify the base leakage current, it must be estimated from  $I_{CBO}$  and  $I_{EBO}$  specifications. However, to estimate the worst-case  $I_{BL}$  from  $I_{CBO}$  and  $I_{EBO}$  specifications, the worst-case values of these specified leakage currents must be determined at the desired operating conditions.

### 3-2 — Factors Contributing to Leakage Currents in a PN Junction\*

Whenever a semiconductor PN junction is reverse biased, a reverse or leakage current  $(I_R)$  flows across the junction. The reverse current is the sum of three currents:  $I_D$ , due to the diffusion,  $I_G$ , due to charge generation and  $I_S$ , due to surface leakage. Therefore:

$$\mathbf{I}_{\mathrm{R}} \equiv \mathbf{I}_{\mathrm{D}} + \mathbf{I}_{\mathrm{G}} + \mathbf{I}_{\mathrm{S}}. \tag{3-1}$$

The diffusion current,  $(I_D)$  is caused by minority carriers diffusing across the junction. The total quantity is dependent upon temperature and is relatively independent of the applied voltage. The terminal current, due to  $I_D$ , can be found from the "ideal diode" equation

$$I \equiv I_D \left( e^{\frac{aV}{kT}} - 1 \right)$$
(3-2)

where:  $I \equiv$  the diode current

 $I_D =$  the reverse diffusion current

 $\begin{array}{l} q = \text{electronic charge} \\ k = \text{Boltzmann's constant} \\ T = \text{Absolute temperature} \end{array} \right\} \begin{array}{l} \frac{kT}{q} = 26 \text{ mV} @ 27^{\circ}\text{C} (300^{\circ}\text{K}) \\ \end{array}$ 

 $V \equiv$  Applied voltage.

A plot of equation 3-2, with  $I_D$  taken as unity, is shown in Figure 3-4. The reverse voltage range above 0.1 volt is called the voltage saturation range since the current essentially becomes constant with voltage. For this reason,  $I_D$  is sometimes referred to as the reverse saturation current.



Figure 3-4 — Behavior of the Ideal PN Junction in the Reverse Direction

\* See Reference Number 1.

The reverse current due to  $I_D$  is only constant with voltage in junctions in which the high resistivity side is very wide. This situation is normally not often encountered even in diodes, as wide high resistivity regions are a source of voltage drops. However, as pointed out in Chapter 1, standard mesa types do have a wide high resistivity collector region, and therefore, have a reverse leakage current due to  $I_D$  which is constant with voltage. The width of the high resistivity layer is narrow in most devices, and an analysis of the PN junction shows that the reverse current is proportional to the electrical junction width (W).

$$W \equiv W_0 - x_m$$

where  $W \equiv$  the effective junction width  $W_0 \equiv$  the physical junction width  $x_m \equiv$  the depletion-layer thickness.

The depletion layer thickness  $(x_m)$  varies as the square, cube or in general the nth root of applied voltage depending upon the type of junction, i.e.,  $x_m \propto \sqrt[n]{V}$ . Therefore, to account for these effects, write

$$I_{\rm D}\left(W\right) \equiv I_{\rm D}\left(W_{\rm o}\right) \frac{W_{\rm o}}{W} \; . \label{eq:ID}$$

Substituting the previous relations:

$$I = \frac{I_{\rm D} (W_0)}{1 - \frac{K}{W_0} \sqrt[n]{V}} \quad (e^{\frac{qV}{kT}} - 1).$$
(3-3)

where K signifies a transistor constant based upon depletion layer spreading.

This correction factor causes a finite slope to appear on the reverse characteristic as shown in Figure 3-5. This plot was determined with n = 2, which applies to a step (alloy) junction. The variation of  $I_D$  with voltage is less severe for the graded junction where n = 3.

Note as the voltage becomes large, the current increases rapidly. This occurs because the junction width is becoming extremely small. The point where the junction width becomes zero is called the punch-through voltage  $(V_{\rm PT})$ .

The diffusion current is the dominant leakage current in germanium devices, particularly at high temperatures. However, in silicon devices the charge generation current, due to impurity ions in the depletion layer, is the dominant temperature sensitive current. It is proportional to the width of the depletion layer and is given by

$$I_{G} \equiv K_{V}K_{I}\sqrt[n]{V}$$
(3-4)

where:  $I_G \equiv$  charge generation current

- $K_v =$  an empirical factor which approaches unity for voltages greater than 0.1 volt
- $K_I =$  a proportionality constant determined primarily by geometry, resistivity, and the impurities in the depletion layer

 $V \equiv$  applied voltage

n = exponent describing depletion layer behavior.

#### Transistor Characteristics Influencing Off Condition Design



Figure 3-5 — The Effect of Voltage on the Reverse Current Due to Diffusion



Figure 3-6 — Effect of Reverse Voltage Upon the Reverse Current Due to Charge Generation

Figure 3-6 shows the behavior of the charge generation current with voltage which is quite different from that of the diffusion current shown in Figure 3-5.

These currents ( $I_D$  and  $I_G$ ) are often referred to as the bulk leakage currents as they originate in the body of the semiconductor material. Both  $I_D$  and  $I_G$  increase rapidly with temperature as shown in Figure 3-7. A rough "rule of thumb" is to describe the bulk current increase as doubling every 10°C.



Figure 3-7 — Theoretical Variation of Bulk Reverse Current with Temperature

The remaining contributing factor to reverse current is surface leakage  $(I_s)$  which appears as an additive component to  $I_D$  and  $I_G$ . The surface leakage current may be considered as resulting from a resistance path across the junction. Since the factors contributing to  $I_s$  are resistive in nature, the value of  $I_s$  is voltage dependent; at high voltages it can add considerably to the total reverse current. Surface leakage may be considered to increase with temperature at about one-half the rate of the bulk leakage current. A graph of  $I_s$  vs. temperature based upon this premise is shown in Figure 3-8. This graph is only an estimate of  $I_s$  and should be used with discretion because in some transistors, surface leakage may change radically at certain temperatures or voltages.

Generally, at room temperature, the bulk current may be swamped by the surface leakage current which is comparatively independent of temperature. But, at higher temperatures, the diffusion and charge generation currents become dominant because they increase rapidly as temperature increases.

Increases in reverse current due to avalanche multiplication should also be considered. Avalanche effects are considered more completely in the latch-up section. For now, it is sufficient to establish that as the reverse voltage across a junction increases, the carriers are accelerated by the increased field to the point where some of them have sufficient energy to break valence bonds, thereby generating additional electron hole pairs. Given sufficient voltage, the current becomes very high and the junction is said to have "broken down".

As the breakdown voltage is approached, the leakage current begins to increase rapidly. This increase is designated by the multiplication factor (M). The multiplication factor is a property of the bulk current only  $(I_D \text{ or } I_G)$  and does not affect the surface leakage current. Whenever estimating a reverse current



Figure 3-8 — Behavior of Surface Leakage Current with Temperature





at a higher voltage from that at which it was specified on the data sheet, this increase in leakage current due to multiplication must be considered. The empirical relationship between  $V_B$  and M as developed by Miller<sup>2</sup> is given and values are plotted in Figure 3-9. To use the chart, it is necessary to know whether the avalanche effect is occurring in the N or P region. That is, whether a transistor structure is basically of the alloy type, where breakdown occurs in the base, or of the mesa type, where breakdown occurs in the collector, must be known, as discussed in Chapter 1. When calculating the effect of M, the actual avalanche breakdown voltage ( $V_B$ ) must also be known. The breakdown voltage ( $V_B$ ) does vary with temperature. In devices having a breakdown greater than 6 volts,  $V_B$  increases with temperature. Therefore, the added complication of  $V_B$  varying with temperature need not be considered when estimating  $I_{CBO}$  at high temperatures from a low temperature value.

SUMMARY OF FACTORS CONTRIBUTING TO LEAKAGE CURRENTS: Three components of current need to be considered in describing reverse current behavior of a PN junction, (1) the bulk current due to diffusion  $(I_D)$  which is dominant in germanium devices and insignificant in silicon devices, (2) the bulk current due to charge generation  $(I_G)$  which is noticeable in silicon devices but insignificant in germanium devices, and (3) the surface leakage  $(I_S)$  which affects both silicon and germanium devices, but is a more noticeable factor in silicon.

The bulk currents are primarily temperature sensitive, but are affected by voltage, which changes the depletion layer and causes avalanche multiplication. The surface current is primarily voltage sensitive, but generally shows some slight increase with temperature.

### 3-3 — Predicting Worst-Case ICBO

Utilizing the background of factors contributing to leakage currents established in the preceding paragraphs, several examples\* of how to obtain a worstcase value for  $I_{CBO}$  from the information provided on the data sheet will be given.

For the first example, consider the worst possible condition where  $I_{\rm CBO}$  is specified at only room temperature, as is the case with the 2N962, a PNP germanium epitaxial mesa transistor.

#### EXAMPLE 1-A:

Specified:  $\overline{I}_{CBO}$  @ 6 V and 25°C = 3  $\mu$ A <u>B</u>V<sub>CBO</sub> @ 100  $\mu$ A and 25°C = 12 V. Obtain:  $\overline{I}_{CBO}$  @ 9 V and 65°C.

From the limited information provided, to be absolutely safe, it should be assumed that the  $I_{CBO}$  specified in this case is bulk current. Since this is a germanium device the bulk current is a diffusion current.

<sup>\*</sup>In these examples, a desired value or condition will be designated by an (\*), while a specified value or condition will be designated by an ('). A bar over a term indicates a maximum value, a bar under a term indicates a minimum value, and a tilde indicates a typical value.

1. From Figure 3-7 read the temperature ratio

$$\frac{I^*_{\rm D}}{I'_{\rm D}}$$
 (at T = 65°C) = 22.

2. From Figure 3-9, obtain the multiplication ratio at the specified voltage and at the desired voltage. The 2N962 is a germanium PNP mesa type. Therefore, breakdown occurs in the P-type collector and the m = 6 curve should be used. It is not possible to factor in the depletion layer effects.

Assume 
$$\underline{B}V_{CBO} = \underline{V}_{B}$$
  
 $(V'/\underline{V}_{B} = 6/12 = 0.5 \text{ and } V^{*}/\underline{V}_{B} = 9/12 = 0.75$   
 $M' = 1.0 @ 6 V$   
 $M^{*} = 1.2 @ 9 V.$   
3.  $\overline{I}_{CBO}^{*} = \overline{I}'_{CBO} \left(\frac{I^{*}_{D}}{I'_{D}}\right) \left(\frac{M^{*}}{M'}\right)$   
Therefore:  
 $\overline{I}_{CBO} = (3) (22) \left(\frac{1.2}{1.0}\right) = 79 \ \mu A.$ 

**EXAMPLE 1-B:** Consider this same transistor with more complete  $I_{CBO}$  specifications. Assume that  $\overline{I}_{CBO}$  had also been specified at 1 volt as 1  $\mu$ A. At this low voltage, M = 1 and surface effects can be assumed negligible. With this amount of information, the leakage current can be separated into the bulk component  $I_D$ , and the surface component  $I_S$ . This should provide a more realistic value for  $I_{CBO}$  since the surface component is not affected as greatly by temperature as is the bulk component.

1. The bulk component  $(I_D)$  at 6 volts would be

 $\overline{I}_D = \overline{I}_{CBO}$  (at low voltage) times M (M at 6 V was determined in the previous example)

- $\overline{I}_{D} \equiv (1) (1.0) \equiv 1.0 \ \mu A.$
- 2. Therefore, the remainder of the 3  $\mu$ A would be surface current.  $\vec{I'}_{s} \equiv 3 - 1.0 \equiv 2.0 \ \mu$ A.
- 3. The bulk saturation current  $I_D$  at the desired condition (9 V and 65  $^\circ C)$  can be calculated from

$$\overline{\mathbf{I}}^{*}{}_{\mathrm{D}} \equiv \overline{\mathbf{I}'}{}_{\mathrm{D}} \left(\frac{\mathbf{I}^{*}{}_{\mathrm{D}}}{\mathbf{I'}{}_{\mathrm{D}}}\right) \left(\frac{\mathbf{M}^{*}}{\mathbf{M}'}\right)$$
$$\overline{\mathbf{I}}^{*}{}_{\mathrm{D}} \equiv (1.0) (22) \left(\frac{1.2}{1.0}\right) = 26.4 \ \mu \mathrm{A}.$$

4. The surface leakage current  $(I_s)$ , at the desired voltage, can be calculated by assuming surface leakage is caused by a linear resistance.

$$\overline{I}_{s}^{*} \equiv \overline{I'}_{s} \left(\frac{V^{*}}{V'}\right)$$
$$\overline{I}_{s}^{*} \equiv (2.0) \left(\frac{9}{6}\right) \equiv 3.0 \ \mu \text{A}.$$

5. Modifying this value to include temperature effects: From Figure 3-8

$$I_{s}^{*}/I_{s}^{'} \equiv 3.5 \text{ at } 65^{\circ}\text{C.}$$
  
then:  $\overline{I}_{s}^{*} \equiv (3.0) (3.5) \equiv 10.5$ 

6.  $I_{CBO}$  is equal to the sum of the leakage currents. Therefore,

$$\overline{I}^*_{CBO} = \overline{I}^*_D + \overline{I}^*_S$$
  
 $\overline{I}_{CBO} = 26.4 + 10.5 = 36.9 \,\mu\text{A}$ 

The above approach assumes that the surface component does not increase excessively with voltage or temperature and that  $BV_{CBO}$  is the true avalanche breakdown voltage. If desired, the calculations can be made at several conditions, and a maximum curve of  $I_{CBO}$  plotted.

**EXAMPLE 2:** A 2N834 NPN silicon transistor is used in this example.

Specified: 
$$\tilde{I}_{CBO} \equiv 0.5 \ \mu A @ 20V \text{ and } 25^{\circ}C$$
  
 $\bar{I}_{CBO} \equiv 30 \ \mu A @ 20V \text{ and } 150^{\circ}C$   
 $\underline{B}V_{CBO} \equiv 40V @ 10 \ \mu A \text{ and } 25^{\circ}C.$ 

Obtain:  $\overline{I}_{CBO}$  at 100°C and 30 V



Figure 3-10 - ICBO Behavior for a 2N834 Transistor

This device has enough information provided to accurately predict the behavior of  $I_{CBO}$ . Using the  $I_{CBO}$  graph from the data sheet (Figure 3-10), the two given maximum  $I_{CBO}$  points are plotted and a curve is drawn connecting the two points. This provides a maximum curve at 20 volts. To construct a 30 volt curve, the avalanche, depletion layer and surface effects must be included. (Note: if the high temperature point had not been specified, it would be necessary to assume

that the room temperature value of 0.5  $\mu$ A is all charge generation currents which would result in a curve parallel to the typical curve. This is shown by the dashed curve which would have resulted in an I<sub>CBO</sub> of ten times the actual specified value at 150°C).

1. Obtain the avalanche multiplication ratio from Figure 3-9. Since this is an NPN silicon mesa structure, breakdown occurs in the N-type collector and the m = 4 curve is used.

$$\frac{\underline{V}^{*}}{\underline{V}_{B}} = \frac{30}{40} = 0.75 \text{ and } \frac{\underline{V}'}{\underline{V}_{B}} = \frac{20}{40} = .5$$
  
$$\therefore M^{*} = 1.5 \qquad \therefore M' = 1.05$$

The avalanche multiplication ratio is

$$\frac{M^*}{M'} = \frac{1.5}{1.05} = 1.43$$

2. As previously discussed, the depletion layer effect must be considered for a silicon device. The depletion layer factor is (using square root behavior to be safe)

$$\sqrt{\frac{\mathbf{V}^*}{\mathbf{V}'}} = \sqrt{\frac{30}{20}} = 1.22.$$

3. A leakage current specified at high temperature is primarily composed of the bulk current. Therefore, to predict  $I_{CBO}$  at 30 V and 150°C, it can be assumed that the leakage current specified at 150°C is entirely bulk current. To determine the high temperature point on the maximum  $I_{CBO}$  curve at 30 volts, multiply the given  $I_{CBO}$  conditions by the correction factors calculated in steps 1 and 2.

$$\overline{\mathbf{I}}^*{}_{\mathrm{CBO}} = \overline{\mathbf{I}}'_{\mathrm{CBO}} \left(\frac{\mathbf{M}^*}{\mathbf{M}'}\right) \left(\sqrt{\frac{\mathbf{V}^*}{\mathbf{V}'}}\right)$$
$$\overline{\mathbf{I}}_{\mathrm{CBO}} = (30) (1.43) (1.22) = 52 \ \mu \mathrm{A} \ \mathrm{at} \ 150^{\circ} \mathrm{C}.$$

4. The I<sub>CBO</sub> specification at room temperature is almost entirely surface leakage which may be taken directly proportional to voltage. To calculate the surface component at room temperature, observe from Figure 3-7 that I<sub>G</sub> (150°C) = 1500 I<sub>G</sub> (25°C).

Thus, 
$$I_G (25^{\circ}C) = \frac{30 \ \mu A}{1500} = 20 \ nA$$
.

Even when multiplied by the factors due to avalanche multiplication and the depletion layer,  $I_G$  is certainly small compared to the specified maximum of 500 nA. Therefore  $I_{CBO}$  equals the surface component at 25°C which can be calculated as

$$\overline{I}_{8}^{*}(25^{\circ}C) \equiv \overline{I}_{8}^{'}(25^{\circ}C) \frac{V^{*}}{V'} \equiv 500 \frac{30}{20} \equiv 750 \text{ nA}$$

Using the points calculated in steps 3 & 4, construct the curve of  $I_{CBO}$  at 30 volts as shown in Figure 3-10.

The required  $\overline{I}_{CBO}$  conditions for this example are 100°C and 30-volts. From the 30-volt maximum curve just drawn  $\overline{I}_{CBO}$  is equal to 5  $\mu$ A.

EXAMPLE 3: a 2N2222 NPN "Star" silicon transistor is used.

Specified: 
$$\vec{I}_{CB0} = .01 \ \mu A \ @ 50 \ V \ and 25^{\circ}C$$
  
 $\vec{I}_{CB0} = 10 \ \mu A \ @ 50 \ V \ and 150^{\circ}C$   
 $\underline{B}V_{CB0} = 60 \ V \ @ 10 \ \mu A \ and 25^{\circ}C$   
A typical curve of  $I_{CB0} \ @ 50$ -volts is given.  
Obtain:  $\vec{I}_{CB0} \ @ 10 \ V \ and 100^{\circ}C$ .

Since an  $I_{CBO}$  graph is provided (Figure 3-11), these two given maximum  $I_{CBO}$  points are used to draw a maximum curve. Compared to the typical curve provided, the high temperature maximum point appears to be unreasonably high. This could be due to the manufacturer allowing an extra guardband margin, or it could be due to abnormal surface leakage. However, the straight line curve through these two points does provide safe working values. Since the required  $I_{CBO}$  is at a lower voltage than that specified, it is conservative to neglect the effects of avalanche multiplication and surface leakage. From the constructed curve,  $I_{CBO}$  at 100°C and 50 V = 800 nanoamps. Since the desired  $I_{CBO}$  is at a voltage lower than the specified  $I_{CBO}$ , a cube root function for depletion layer correction will give a conservative value. Therefore,  $\overline{I}_{CBO}$  at 100°C and 10 V (the desired condition) is given by



$$\bar{I}^*_{CBO} = \sqrt[3]{\frac{\overline{V^*}}{V'}} \ \bar{I}'_{CBO} = \sqrt[3]{\frac{10}{50}} (800) = 470 \text{ nanoamps.}$$



The three examples have illustrated how to estimate a maximum working value for  $I_{CBO}$ , and should cover a broad range of conditions for which a maximum value of  $I_{CBO}$  must be obtained.

### 3-4 -- Predicting Worst-Case IEBO

In general, the same principles that were used to estimate the worst-case  $I_{CBO}$  also apply to estimating  $I_{EBO}$ . However, since  $I_{EBO}$  is seldom specified on the data sheet, it is considerably more difficult to determine  $\overline{T}_{EBO}$ . Transistor theory will be of some help in this instance. To estimate the leakage current due to the diffusion component (germanium), use the following relationship which was developed by Ebers & Moll<sup>3</sup>.

where 
$$I_{CD} = \alpha_N I_{ED}$$
 (3-4)  
 $I_{CD} = \text{collector diffusion current}$   
 $I_{ED} = \text{emitter diffusion current.}$ 

The forward current gain  $(\alpha_N)$  can be considered as unity and the following values for  $\alpha_I$  are useful as a "rule of thumb":

0.8 — uniform base alloy 0.5 — diffused base alloy 0.3 — diffused base mesa.

As previously discussed, the charge generation current  $(I_G)$  in silicon devices is proportional to the width of the depletion layer. In an alloy type, the base sustains the depletion layer caused by reverse bias on either junction.

 $\begin{array}{ll} \therefore I_{EG} \equiv I_{CG} \mbox{ when } V_{CB} \equiv V_{EB} \\ \mbox{where} & I_{EG} \equiv \mbox{emitter charge generation current} \\ I_{CG} \equiv \mbox{collector charge generation current}. \end{array}$ 

In mesa types, however, the depletion layers extend into the collector for reverse collector voltage and into the base for reverse emitter voltages. Since the collector resistivity is high compared to that of the base, the depletion layer is much wider in the collector than in the base. A useful "rule of thumb" for silicon mesa devices is:

$$I_{EG} \approx 0.1 I_{CG}$$
 when  $V_{CB} \equiv V_{EB}$ .

Since, at high reverse voltages, the depletion layer and avalanche effects influence the bulk current, these equations should only be used at low voltages. The effect of depletion layer can be included for high emitter voltages by using the square root behavior, regardless of the type of device.

In order to include the effects of avalanche multiplication, the avalanche breakdown voltage must be known. For uniform base alloy types, the emitter and collector breakdown voltages are, of course, identical. Usually, in high frequency mesa types, the breakdown voltage of the emitter is between 6 and 10 volts.

Surface leakage is often a problem with diffused base transistors having an alloyed emitter. To estimate the  $I_{\rm EBO}$  surface leakage current, determine a very pessimistic value for the base-emitter junction surface resistance from

$$r_{\rm s} = \frac{BV_{\rm EBO}}{I_{\rm E}}$$

where  $I_E$  indicates the current at which  $BV_{EBO}$  was measured.

With a value for  $r_s$ , the surface leakage currents at various base-emitter voltages can be estimated from  $I_S = V_{OB}/r_s$ . This surface leakage current can then be modified for temperature effects as described for  $I_{CBO}$ .

**EXAMPLE 4:** Determine  $I_{EBO}$  for a 2N962 germanium transistor at 0.5V and 65°C. This is the transistor that was used in example 1-B for calculating worst-case  $I_{CBO}$  at 9.0 V and 65°C where it was assumed that  $I_{CBO}$  was specified at 1 volt.

The data sheet specifies:  $\underline{B}V_{EBO} \equiv 1.25 \text{ V} @ 100 \ \mu\text{A}.$ 

1. Obtain  $I_{CD}$  at a low voltage where avalanche and depletion layer effects are negligible.

This device had an  $I_{CBO}$  specified as 1  $\mu A$  at 1 volt and 25°C. An  $I_{CBO}$  specified at this low voltage can be considered as bulk leakage current. Therefore,  $I'_{CD} \cong 1 \ \mu A$ 

2. Obtain  $I_{CD}$  @  $65^{\circ}C$ .

The temperature correction ratio was determined from Figure 3-7 to be 22 at  $65^{\circ}_{C}$ .

Therefore,  $\overline{I}^*_{CD}$  at 65°C  $\equiv 1$  (22)  $\equiv 22 \ \mu A$ .

3. Determine  $I_{ED}$  using the appropriate relationship

$$I_{ED} \equiv I_{CD} \frac{\alpha_I}{\alpha_N}$$

 $\alpha_{\rm I} \approx 0.3$  for mesa transistors,  $\alpha_{\rm N}$  may be taken as unity

$$I_{\rm ED}^* \equiv (22) \, (0.3) \equiv 6.6 \, \mu A$$

4. Determine the emitter-base junction surface resistance.

$$r_s = \frac{BV_{EBO}}{I_E} = \frac{1.25}{100 \ \mu A} = 12.5 \ K$$

5. From Figure 3-8 determine the temperature correction factor for the surface leakage current.

$$\frac{I_{8}^{*}}{I_{8}^{'}} = 3.5 \text{ at } 65^{\circ}\text{C}$$

6. Determine  $\overline{I}^*_{ES}$ .

$$\overline{I}^*_{ES} = \frac{V_{OB}}{r_s} \times \frac{I^*_S}{I'_S} = \frac{0.5}{12500} (3.5) = 140 \ \mu A$$

7. Determine  $\bar{I}_{EBO}$ .  $\bar{I}^{*}_{EBO} = \bar{I}^{*}_{ED} + \bar{I}^{*}_{ES}$  $\bar{I}_{EBO} = 6.6 + 140 = 146.6 \,\mu\text{A}.$ 

The unrefined method used to estimate  $r_s$  results in large surface leakage current, but unless more data is available, this method must be used in order to be safe.

### 3-5 — Transistor Cut-Off Behavior With Both Junctions Connected

When both junctions are reverse biased, it would normally be expected that the reverse currents of both junctions would simply add in the base terminal. This is not completely true, because the current due to diffusion is affected by transistor action. Therefore, before calculating the base leakage current  $(I_{\rm BL})$ , an analysis of the ideal transistor with both junctions reverse biased is discussed in this section. It will be helpful to refer to Figure 3-1 as it indicates the sign convention used.

The leakage currents flowing in the collector and emitter circuit legs have been thoroughly analyzed by Ebers and Moll<sup>\*</sup>for an *ideal transistor* which follows the diffusion equations and which has no surface leakage. They found that:

$$\alpha_{\rm I} {\rm I}_{\rm CD} \equiv \alpha_{\rm N} {\rm I}_{\rm ED}. \tag{3-5}$$

and with both junctions reverse biased :

$$I_{\rm C} = \frac{I_{\rm CD} \left(1 - \alpha_{\rm I}\right)}{1 - \alpha_{\rm I} \alpha_{\rm N}} \tag{3-6a}$$

$$\mathbf{I}_{\mathrm{E}} = \frac{\mathbf{I}_{\mathrm{ED}} \left(1 - \alpha_{\mathrm{N}}\right)}{1 - \alpha_{\mathrm{I}} \alpha_{\mathrm{N}}}.$$
 (3-6b)

Where:  $I_c = Collector current$ 

 $I_E = Emitter current$ 

- $I_{CD}$  = Bulk saturation leakage current, due to diffusion, of the collector-base junction with the emitter open
- $I_{ED} =$  Bulk saturation leakage current, due to diffusion of the emitter-base junction with the collector open
  - $\alpha_{\rm I} \equiv$  Inverted current gain (I<sub>E</sub>/I<sub>C</sub>) (collector used as emitter)

$$\alpha_{\rm N} \equiv$$
 Normal current gain (I<sub>C</sub>/I<sub>E</sub>).

By combining equations 3-6a and 3-6b the base current  $(I_B)$  can be expressed by:

$$I_{\rm B} = \frac{I_{\rm CD} (1 - \alpha_{\rm I}) + I_{\rm ED} (1 - \alpha_{\rm N})}{1 - \alpha_{\rm N} \alpha_{\rm I}}$$
(3-7)

The behavior of  $I_C$  and  $I_B$  with changes in  $\alpha_N$  and  $\alpha_I$  is complicated to visualize from the equations and, therefore, is shown in Figure 3-12. Equations 3-5, 3-6a and 3-7 have been combined and arranged so that  $I_C$  and  $I_B$  are expressed in relationship to a normalized  $I_{CD}$ .

From Figure 3-12, it is evident that for any reasonable  $\beta$ ,  $I_B$  is minutely greater than  $I_{CD}$ , regardless of  $\alpha_I$ . However,  $I_C$  is always less than  $I_{CD}$  and may be significantly less when  $\beta$  is low and  $\alpha_I$  high.

From the preceding discussion, the following can be stated:

$$\mathbf{I}_{\rm CD} + \mathbf{I}_{\rm ED} > \mathbf{I}_{\rm B} \ge \mathbf{I}_{\rm CD} > \mathbf{I}_{\rm C} > \mathbf{I}_{\rm E}.$$
(3-8)

\* See Reference Number 3 and Appendix I.
The above statement is based upon an analysis of only the diffusion currents of devices and is true only when sufficient reverse bias is present on both junctions. It also assumes that  $\alpha_N > \alpha_1$ , a condition always fulfilled.

The effect of changes in reverse bias voltage upon leakage currents of a germanium transistor is illustrated in Figure 3-2. Several important points on the figure can be found from Ebers and Moll's work. It can be shown that when  $V_{BE} = 0$ :

$$I_{\rm C} = \frac{I_{\rm CD}}{1 - \alpha_{\rm N} \, \alpha_{\rm I}} \tag{3-9}$$

$$\mathbf{I}_{\mathrm{E}} = -\frac{\alpha_{\mathrm{I}} \, \mathbf{I}_{\mathrm{CD}}}{1 - \alpha_{\mathrm{N}} \, \alpha_{\mathrm{I}}}.$$
(3-10)

The equation for  $I_E$  has a negative sign indicating that injection is taking place. That is, the net emitter current is opposite in sign to the leakage current. An example is informative. Take:  $\alpha_N \equiv 0.8$ ,  $\alpha_I \equiv 0.4$ ,  $I_{CD} \equiv 1 \ \mu A$  and  $I_{ED} \equiv 0.5 \ \mu A$ .  $I_C$  calculates to be 1.47  $\mu A$  and  $I_E \equiv -.59 \ \mu A$ . The base current is 0.88  $\mu A$ . With  $V_{BE} \equiv 0$ ,  $I_C$  is greater than  $I_{CD}$  and  $I_B$  is less than  $I_{CD}$ . Note this condition on Figure 3-2.  $I_C$  would become higher as  $\alpha_I$  and  $\alpha_N$  approach unity.

At some small reverse voltage  $(\phi_{TR})$  between 0 and  $V_{TR}$ ,  $I_B = I_{CD}$ . This voltage can be found by setting  $I_B = I_{CD}$  and solving for  $V_{BE}$  in Moll's general equations. This theoretical voltage is often referred to as the reverse threshold voltage and is given by



$$\phi_{\rm TR} = \frac{kT}{q} \ln \frac{1}{(1-\alpha_{\rm N})} \tag{3-11a}$$

Figure 3-12 - Effect of Gain on Reverse Current

or in terms of  $\beta$ 

$$\phi_{\mathrm{TR}} = \frac{\mathrm{kT}}{\mathrm{q}} \ln \left(1 + \beta\right). \tag{3-11b}$$

When  $V_{BE} = \phi_{TR}$ ,  $I_C = I_B = I_{CD}$  and  $I_E = 0$ . The voltage  $\phi_{TR}$  calculates to be in the range of 0.1 to 0.2 volt for practical values of  $\beta$ . According to equation 3-11,  $\phi_{TR}$  increases 86  $\mu V/^{\circ}C$  which is a negligible amount.  $V_{TR}$ , the voltage which reduces  $I_C$  to its minimum value, is a slightly larger reverse voltage than  $\phi_{TR}$  at high temperatures. At low temperatures the diffusion current is masked by the effects of the surface and charge generation currents, which effectively moves  $V_{TR}$  in the forward direction.

One further condition is of interest, the condition when  $I_B = 0$ , which occurs when the base circuit is open. Under these conditions

$$V_{BE} = \frac{kT}{q} \ln \left[ 1 + \frac{\alpha_N (1 - \alpha_I)}{\alpha_I (1 - \alpha_N)} \right]$$
(3-12)

$$I_{\rm C} = \frac{I_{\rm CD}}{1 - \alpha_{\rm N}} \tag{3-13a}$$

or in terms of  $\beta$ 

$$I_{\rm C} \equiv I_{\rm CD} \ (\beta + 1).$$
 (3-13b)

This condition could hardly be considered off and  $I_C$  will increase very rapidly with temperature and voltage. This point is near, and sometimes it may be convenient to consider it as, the threshold of forward conduction,  $(V_{TF})$ . A plot of equation 3-12 is shown in Figure 3-13.

Since transistor action does not influence the charge generation process, the emitter and collector charge generation currents should simply add, at the base terminal. Measurements have indicated, at temperatures where  $I_8$  is insignificant, that:

 $I_{C} \equiv I_{CG} \equiv I_{CBO}$  and  $I_{B} \equiv I_{EG} + I_{CG}$ .

Figure 3-14a shows that, for a silicon transistor, the collector current does not begin to increase significantly until the forward bias exceeds 0.1 volt. This occurs because the injection current, which is determined by  $I_D$ , is extremely small at this small forward potential and is masked by  $I_G$ . Therefore, for silicon devices,  $V_{TR}$  can be considered as 0. However, at very high temperatures, the diffusion current can be significant because the diffusion current increases at a faster rate, with temperature, than does the charge generation current. (See Figure 3-7.) Therefore, at temperatures near 200°C, a minimum reverse bias of 0.1 to 0.2 volt may be required with silicon transistors to keep leakage current at a minimum as Figure 3-14b shows.

Surface leakage may be regarded as a resistor connected externally to the transistor. As such, it simply adds a component of current and is considered in much the same way as the charge generation current. Both the charge generation and the surface currents mask the diffusion current and give an apparent shift of the threshold voltage in the direction of forward bias which becomes particularly evident at low temperatures.



Figure 3-13 - Base-Emitter Voltage with Base Open



Figure 3-14a — Effect of Base Voltage Upon Transistor Current in the Cut-Off Region of a Silicon Transistor



VBE, BASE-EMITTER VOLTAGE (VOLTS)

Figure 3-14b — Effect of Base Voltage Upon Transistor Current in the Cut-Off Region of a Silicon Transistor

# 3-6 — Estimating the Base Leakage Current (IBL)

From the foregoing discussion, it may be stated that a transistor switch should normally be operated with a few tenths of a volt reverse bias, from base to emitter.

With both junctions reverse biased, it has been shown that  $I_B \approx I_{CD}$  when diffusion currents only are considered. The effects of charge generation and surface leakage are additive so that the base current is approximately equal to:

$$I_{BL} \simeq I_{CD} + I_{CG} + I_{CS} + I_{EG} + I_{ES}$$
 (3-14a)  
or

$$\mathbf{I}_{\mathrm{BL}} \cong \mathbf{I}_{\mathrm{CBO}} + \mathbf{I}_{\mathrm{ES}} + \mathbf{I}_{\mathrm{EG}}. \tag{3-14b}$$

#### **EXAMPLE 5:**

Determine  $I_{BL}$  @ 65°C,  $V_{CE} = 9V$ ,  $V_{OB} = 0.5V$ ; for the 2N962 transistor.

$$I_{CBO} \equiv 36.9 \,\mu A$$
 @ 65°C and  $V_{CE} \equiv 9V$  (From Example 1-B)

 $I_{ES} = 140 \ \mu A \ @ 65^{\circ}C$  and  $V_{OB} = 0.5V$  (surface component of  $I_{EBO}$  from Example 4)

 $I_{EG} \simeq 0$  (for germanium devices)

 $\therefore$  I<sub>BL</sub> = 36.9 + 140 = 176.9  $\mu$ A.

## 3-7 — Relationship of Voltage Breakdown and Switching Load Lines

The conventional methods of specifying transistor voltage breakdown do not provide the designer very much data to actually determine that a switching load line will remain free of the avalanche voltage breakdown region. Although the  $BV_{CBO}$  specification does provide a maximum collector voltage limit, there is no assurance that the voltage-current excursions of a switch being turned off to  $BV_{CBO}$  will not enter the avalanche region. Figure 3-15 is a comprehensive transistor characteristic graph showing the avalanche region characteristics in addition to the normal operating characteristics. The breakdown characteristics switch back from  $BV_{CBO}$  towards  $BV_{CEO}$ .



Figure 3-15 – Comprehensive Transistor Characteristics

If the load line of a switching circuit intercepts any of these curves in the breakdown region, it is possible that a stable operating point will result in the breakdown region. Examine the turnoff of a transistor switch with load line I and an on point at A. As drive is reduced, the operating point moves down the

load line, each intersecting point corresponding to an intersection of the load line with a collector current line determined by the base current at that instant. When  $I_B = 0$ , operation is at Point B, in the avalanche region. However, as reverse base current is increased to the final value  $I_{R1}$ , operation moves to Point C in the cutoff region. Examine load line II with an on condition point of A'. As current is reduced to zero, operation moves to B' in the avalanche region. However, in this case the application of reverse bias which has the same final value of  $I_{B1}$  only moves operation to B" in the avalanche region instead of to the desired off point, C'. The transistor is then in a condition which is called latch-up as it is locked at a stable on point in the avalanche region. The collector voltage has not reached the desired off value and the collector current is much greater than I<sub>CL</sub>. Latch-up not only causes circuit malfunction, but could result in damage to the transistor, if the product of voltage and current at the point of latch-up is high enough to exceed the power ratings of the transistor. To allow the transistor to turn off, the reverse base current is increased to  $I_{R2}$ . There is now only one intersection of the load line with the base current curve and it is at point C''.

Since breakdown voltage specifications alone are not sufficient to forecast "latch-up" conditions, charts similar to the one shown in Figure 3-16 have been devised to provide a method of checking switching circuit load lines. This chart has three discrete areas indicated (1) a safe or latch-free load line area, (2) a conditionally safe area of operation, and (3) a forbidden or latch-up area.

The part of several representative load lines during turn off are shown on Figure 3-16 which applies to a 2N964A transistor. Load line "A" is a resistive load line and it lies entirely within the latch-free load line area. Load line "B" is also a resistive load, but it transverses the conditionally safe area, and could cause trouble if the fall time of the output pulse exceeds 15 nanoseconds. Load line "C" is a capacitive load line (collector current leads the collector voltage).



Figure 3-16 — Area of Permissible Load Loci Chart with Representative Load Lines

Capacitive load lines, generally, are latch-free since they have a shape such that they slip under the conditional area. Increasing turn off current  $(I_{R2})$  increases the capacitive effect.

Load line "D" is an inductive load line because voltage leads the current. It also exhibits an inductive "kick". To be trouble-free, the fall time must be less than 15 nanoseconds. However, if the fall time is slower than 15 nanoseconds, latch-up conditions would depend upon the resistive component of the load line. For example, if the resistive component is load line "A", there will be a temporary latch-up condition until the energy in the inductance is dissipated. This temporary latch-up would result in an abnormally long fall time and considerable peak power dissipation. However, the transistor would eventually turn off.

The remaining load line "E" is the load line of an output circuit which uses a clamp diode to establish the off level. Since this load line lies within the conditionally safe area, the fall time must be less than 15 nanoseconds.

If an Area of Permissible Load Loci Chart is not supplied, one can be constructed by conducting tests on some low voltage transistor samples. Generally, it is necessary for the circuit designer to check individual circuits, using low limit  $BV_{CEO}$  samples to determine if latch-up can occur. To provide a more complete picture of the relationship of transistor voltage breakdown ratings and latch-up, the following section is a brief review of voltage breakdown in transistors.

## 3-8 — Avalanche Breakdown Theory

Avalanche breakdown occurs when the reverse bias applied to a semiconductor junction produces an electric field in excess of approximately  $10^5$  volts per centimeter. Under this condition, carriers are accelerated sufficiently to excite additional carriers by impact ionization with the atoms in the crystal lattice. Since this occurs at high fields and therefore high carrier velocities, recombination can be neglected, and the effect is regenerative.

This process can be described by the multiplication factor previously discussed (M) which Miller<sup>2</sup> has shown to be approximately

$$M = \frac{1}{1 - \left(\frac{V}{V_B}\right)^m}$$
(3-14)

Where:

 $V \pm the applied voltage$ 

the avalanche breakdown voltage (See Note 1)  $V_{\rm B} \equiv$ 

empirical determined constant m ==

A graph of this relationship is shown in Figure 3-9, where M is plotted as a function of the voltage ratio  $V/V_{\rm B}$ . As  $V \rightarrow V_{\rm B}$ , M increases without limit.

Note 1 The actual collector-base breakdown voltage is defined as  $V_B$  and the collector-emitter break-down as  $V \alpha_{M}$ . These terms refer to the true breakdown voltages, i.e., to a voltage which will cause an infinite, or nearly so, increase in current if exceeded. It is common to measure  $V_B$  in a circuit with the emitter open and with a constant current forced through the junction. This is called a  $BV_{CBO}$ test. Note, however, from Figure 3-15, that the current used for the test must be large enough to put the operating point over the knee, or the true breakdown voltage. V<sub>B</sub> will not be measured. The same general comment is true regarding  $BV_{CEO}$  and  $V \alpha_M$ . Both  $BV_{CBO}$  and  $BV_{CBO}$  represent a locus of points, while  $V_B$  and  $V \alpha_M$  represent a definite breakdown voltage. Tests designated  $BV_{CER}$  are also used. The symbol x indicates some reverse bias and resistance are used from base to emitter (which must be specified) while R indicates a resistance alone is used.

When a transistor is operating in the common emitter connection, the effects of M become serious at relatively low voltages. This is because M effectively multiplies the current gain,  $\alpha$ . Under conditions of zero or forward base current, the collector current becomes

$$I_{\rm C} = \frac{M}{1 - \alpha M} \left( \alpha I_{\rm B} + I_{\rm CL} \right). \tag{3-15}$$

When  $I_B$  is zero, the collector current is larger than the reverse current of the diode alone, by a factor somewhat larger than that of the common emitter current gain. As  $\alpha M$  approaches unity  $I_C$  increases without limit. Using equation 3-14 and solving for the collector voltage ( $V_{\alpha M}$ ) where  $\alpha M = 1$ , it is found that:

$$V_{\alpha M} \equiv V_{\rm B} (1 - \alpha)^{1/m}$$
. (3-16a)

In terms of common emitter gain:

$$V_{aM} \equiv V_{B'} (\beta + 1)^{1/m}$$
. (3-16b)

The significance of this equation is shown in Figure 3-17. In some cases,  $V_{\alpha M}$  is a small fraction of the collector diode breakdown  $V_B$ .

When  $\alpha M$  is greater than unity, base current must reverse in order to hold I<sub>C</sub>, as given by equation 3-15, to a constant value. Thus, a family of collector characteristics exists for reverse values of base current, as previously shown on Figure 3-15. Therefore, voltages in excess of V<sub>aM</sub> definitely place operation in the avalanche region of the transistor's characteristics. However, operation in the avalanche region will not cause latch-up, unless a stable operating point is found on the avalanche characteristics.

Switching speed, as well as the amount of turn-off bias and the shape of the load line, has been observed to affect latch-up. The picture thus becomes complex



Figure 3-17 — Relationship of  $V_{\alpha}$  to  $V_{B}$ 

but a few ground rules can be given which will be of assistance particularly if a latch-up chart is available.

High current, slow speed switching over resistive or inductive load lines should not allow v<sub>CE</sub> to exceed V<sub>aM</sub>. Fast low current switching, particularly in circuits having capacitive load lines, can often safely allow voltages up to V<sub>B</sub> to be used. It would be well to check any circuit where  $v_{CE}$  exceeds  $V_{\alpha M}$  for the possibility of latch-up using transistor samples with  $V_{aM}$  at the low limit. The circuit should be arranged for worst case circuit conditions which are:

- 1) Highest temperature
- 2) Minimum turn-off drive
- 3) Maximum collector supply voltage
- 4) Loads which produce a load line that is most inductive in shape.

#### REFERENCES

- Phillips, A. B., "Transistor Engineering", Chapter 6, McGraw Hill Book Company, Inc., New York, New York, 1962.
   Miller, S. L., "Avalanche Breakdown in Ger-manium", Physical Review, Vol. 99, pp. 1234-
- August, 1955.
   Ebers, J. J. and Moll, J. L., "Large-signal Behavior of Junction Transistors", Proceedings of the IRE, Vol. 42, pp. 1761-1772, December, 1954.



## MICROPHOTOGRAPH OF MESA TRANSISTOR JUNCTION AREA

#### CHAPTER 4

# Transistor Characteristics Influencing "on" Condition Design

In Chapter 2, the operating conditions, in terms of collector voltage and collector current, for the three modes of transistor switching operation were outlined. A brief review of these operating conditions (Figure 2-1) reveals that the primary difference between the three modes of operation is in the on condition. In saturated-mode circuits, the transistor is driven into the saturation region. In current-mode circuits (and other non-saturated circuits) the on operating point is generally close to, but not within, the saturation region. Therefore for saturated-mode and current-mode circuit design, the transistor's characteristics in or near the saturation region must be thoroughly defined.

The on condition for avalanche mode circuits is considerably different from the previous two modes of operation and therefore must be treated as a special case. The avalanche-mode on condition is discussed completely in Chapter 9.

In this chapter, the circuit design requirements as related to the saturation region are discussed. The first section of this chapter covers the on condition characteristics of the transistor and introduces several new graphs which explicitly define the transistor characteristics in saturation. Then, the theoretical principles upon which these graphs are based are discussed. Finally, since the concept of these graphs is new, a procedure is given for developing these graphs from data available on most data sheets.

The on region of a saturated switch is characterized by the operating conditions in which the voltage across the transistor is at a minimum and the collectorcurrent is at a maximum. The voltage and current conditions associated with a saturated transistor are illustrated in Figure 4-1a. (Any saturated mode switching circuit can be reduced to this simple equivalent circuit). As shown, the transistor is turned on by a current I<sub>B</sub> supplied to its base causing a voltage  $SV_{CE}$  (collector saturation voltage) to appear across the output terminals of the transistor. The voltage  $SV_{CE}$  is important because it determines power dissipation and sets a level which is coupled to succeeding stages and must be considered in the design of the following stage's input network. This voltage is determined by the transistor characteristics in the saturation region which are primarily functions of the collector-current (I<sub>C</sub>) and the turn-on current (I<sub>B</sub>).

Since switching circuits operating in the saturated mode are concerned mainly with the transferring of information contained within distinct voltage levels, it is usually desired to maintain  $SV_{CE}$  below a specified limit at a particular collector current. To maintain this specified limit, a minimum drive current ( $I_B$ ) must be supplied under the anticipated worst-case operating conditions.

Another voltage ( $V_{BE}$ ) is developed across the base-emitter diode of an on transistor switch. This voltage is in series with  $V_{IN}$  and opposes  $I_B$ ; ie: ( $I_B = \frac{V_{IN} - V_{BE}}{R_K}$ ). Therefore, the worst-case condition of  $V_{BE}$  must be con-

sidered when determining the minimum base drive current  $(I_B)$ .



Figure 4-1 - Basic Switching Circuits

For current mode operation, the voltage drops and currents associated with the on condition are illustrated in Figure 4-1b. When the current mode switch is turned on, the diode  $(D_1)$  must be non-conducting. Therefore, in this circuit the voltage at Point "A" must be negative with respect to ground. This requirement is met when  $V_{IN} \ge V_{BE} + R_{\rm K}I_{\rm B}$ . Thus, in current mode design, as in saturated mode design, the worst-case value of  $V_{\rm BE}$  is an important characteristic.

In current mode circuits, the collector-emitter voltage for the on condition can be optimized for either maximum speed or for minimum power dissipation. If speed is the primary criterion, the collector-emitter voltage is high and, therefore, is not generally near the saturation region. To minimize power dissipation, however, the collector-emitter voltage must be low, which dictates operation near the saturation region, but operation should never enter the saturation region if the penalty of storage time is to be avoided. Thus, for current-mode circuit design, the edge of saturation must be thoroughly defined under worst-case conditions so that  $V_{\rm CC}$  and  $R_{\rm C}$  can be calculated to keep  $V_{\rm CE}$  above the saturation level.

Therefore, to design the on state for either saturated-mode or current-mode switching circuits, the  $SV_{CE}$  and  $V_{BE}$  characteristics of the transistor must be known well enough so that worst-case conditions can be determined.

## 4-1 — The Collector Saturation Region

Design of the switch on condition for saturated mode operation requires detailed information regarding the behavior of two specific transistor characteristics — namely: (1) forward current transfer ratio or dc current gain ( $\beta$ ) and (2) collector saturation voltage (SV<sub>CE</sub>).

The dc current gain ( $\beta$ ) is important because it predicts the input current (I<sub>B</sub>) required to obtain a given value of collector current (I<sub>C</sub>) as determined by the load. It is obviously desirable to have a high  $\beta$  in order to switch a large load current with a relatively small input current.

To characterize the variations of  $\beta$  and V<sub>CE</sub> in the saturation region, characteristic curves as shown in Figure 4-2 are extremely helpful. To aid in interpreting them properly and in applying the information to actual design examples in subsequent chapters, the following definitions are used:

Current gain in the active region	$\beta = \frac{I_{C}}{I_{B}}$	$V_{\rm CE}$ is a specified voltage in the active or linear region
Current gain at the edge of saturation	$\beta_{\mathrm{o}} = \frac{\mathrm{I}_{\mathrm{C}}}{\mathrm{I}_{\mathrm{B}}}$	$V_{CE}$ is the voltage where saturation effects become noticeable
Current gain in saturation region or forced current gain	$\beta_{\mathrm{F}} = \frac{\mathrm{I}_{\mathrm{C}}}{\mathrm{I}_{\mathrm{B}}}$	$V_{CE}$ is a specified saturation voltage

In each definition  $I_C$  must be specified.

From Figure 4-2 it is evident that for any given value of collector current,  $\beta$  (in the transition region) is quite high and is relatively independent of collector voltage. At the edge of saturation current gain has decreased slightly from  $\beta$  to  $\beta_0$ . As a transistor is driven deeper into saturation, by an ever increasing drive current (I<sub>B</sub>),  $\beta_F$  decreases with the increase of I<sub>B</sub>, and SV<sub>CE</sub> decreases. This decrease in SV<sub>CE</sub> is limited only to a certain region of the curve; beyond this region SV<sub>CE</sub> remains relatively constant regardless of the value of I<sub>B</sub>. Thus, curves of this nature define the spread of I<sub>B</sub> over which some SV<sub>CE</sub> benefits can be obtained at the expense of  $\beta_F$  (circuit  $\beta$ ), but beyond which any increase in I<sub>B</sub> (overdrive) will contribute only to an increase in stored charge which reduces circuit speed. Final selection of <u>I<sub>B</sub></u>\* and SV<sub>CE</sub> naturally involves additional considerations such as noise voltages generated by a changing SV<sub>CE</sub> due to changes in the drive signal, transistor power dissipation, and input requirements of the following stage. A graph of this nature can help resolve these compromises.



\*Note: A bar over a term is used to indicate a maximum and a bar under a term is used to indicate a minimum.

The curves in Figure 4-2 show maximum limit values of  $V_{CE}$  for the Motorola 2N964A transistor for several values of collector current. However, these curves are plotted only for a specific temperature of 25°C. For worst-case design purposes, it is necessary to know  $V_{CE}$  —  $I_B$  variations at a specific collector current and at limit temperatures. Such additional curves can be constructed from information regarding two points of the desired curve.

To obtain the coordinates of these end points, data from two additional graphs is required. The active-region coordinates can be obtained from a graph of minimum  $\beta$  versus collector current at various temperatures, as shown in Figure 4-3 for the 2N964A transistor.



Figure 4-3 - Current Gain Characteristics for a 2N964A Transistor

The coordinates are

$$I_{\rm B} = \frac{I_{\rm C}}{\beta}$$
(4-4)

 $V_{\rm CE} \equiv V_{\rm CE}$  (specified)

 $V_{CE}$  is a collector voltage just above the edge of saturation at which  $\beta$  is characterized (as in Figure 4-3), and  $\beta$  is derived from the curve of the applicable temperature limit at the desired collector current.

The coordinates for the saturated-region point at 25° are\*

$$I_{\rm B} = \frac{I_{\rm C}}{\beta_{\rm FS}} \tag{4-5}$$

and

$$\mathbf{V}_{\mathrm{CE}} = \mathbf{V}_{\mathrm{P}} + \mathbf{R}_{\mathrm{F}}\mathbf{I}_{\mathrm{C}} \tag{4-6}$$

where

- $\beta_{\rm FS}$  = a particular value of  $\beta_{\rm F}$  which will provide a sufficient penetration of the saturation region to allow V<sub>CE</sub> to be linearly related to I<sub>C</sub>. Values of  $\beta_{\rm FS}$  less than  $\beta_0/2.5$  are normally satisfactory. Reasons for this will be discussed shortly.
- $V_{P}$  = an effective transistor offset voltage
- $\mathbf{R}_{\mathbf{F}}$  = the effective bulk resistance of the collector and emitter
- $I_c =$  the required collector current.

\*See Fig. 1-9 and associated explanation.

For the 2N964A transistor a  $\beta_{\rm FS}$  of 2.5 was employed and values for  $V_{\rm P}$  and  $R_{\rm F}$  are 0.15 and 2.2 respectively, as given in the inset of Figure 4-2. For transistors whose data sheets do not supply this type of information, the subsequent sections provide background information with which approximate values can be obtained from normally specified data-sheet information.

Equation 4-6 gives the coordinate for  $V_{CE}$  at a temperature of 25°C only. For other limit temperatures, the temperature coefficient of the saturation voltage must be added. Thus,

$$SV_{CE}(T_J) \equiv SV_{CE}(25^\circ) + \theta_{VC}(T_J - 25^\circ)$$
(4-7)

where

 $SV_{CE}(T_J) \equiv$  collector-emitter saturation voltage at any given temperature  $SV_{CE}(25^\circ) \equiv$  collector-emitter saturation voltage at 25°C

 $\theta_{\rm VC} \equiv$  temperature coefficient of saturation voltage.

The saturation-voltage temperature coefficient curves for the 2N964A transistor are shown in Figure 4-4.

Utilizing the points provided by the equations and graphs specified above, limit curves can be constructed for any temperature and collector current by connecting the end points with a curve of similar shape roughly paralleling the output characteristic curves as illustrated by Figure 4-2 for the 2N964A. This procedure is performed in detail in the inverter design example (Chapter 7).



Figure 4-4 — Temperature Coefficients

#### 4-2 — Base-Emitter Saturation Considerations

As was pointed out earlier, the design of the transistor input circuit requires a knowledge of the behavior of  $V_{BE}$ , since  $V_{BE}$  opposes the input signal voltage, thereby affecting the selection of  $R_K$  for a desired  $I_B$ . The voltage  $V_{BE}$  is primarily a function of collector current and base-emitter junction temperature. Limit values of  $V_{BE}$  for variations of collector current are plotted in Figure 4-5 and the base-emitter temperature coefficient is shown in Figure 4-4 for the 2N964A transistor.



It might appear reasonable that  $V_{BE}$  is also a function of  $I_B$ , so that the curve of Figure 4-5, which is based on an  $I_C/I_B$  ratio of 10, would not be valid for other points in the saturation region. However, the base resistance  $(r'_B)$  for a transistor when saturated is very low, due to the injection of carriers from the collector into the base. Thus, the input resistance is almost equal to the emitter resistance which is very small; therefore, variations of  $I_B$  have little effect on  $V_{BE}$  as will be shown.

Maximum  $V_{BE}$  occurs at minimum temperatures. Since Figure 4-5 shows maximum  $V_{BE}$  at a temperature of 25°C, a temperature coefficient curve is required to calculate  $\overline{V}_{BE}$  at other temperatures. Therefore,

where

$$\overline{V}_{BE}(T_J) \equiv \overline{V}_{BE}(25^\circ) + \theta_{VB}(T_J - 25^\circ)$$
(4-8)  

$$\overline{V}_{BE}(T_J) \equiv \text{base-emitter voltage at minimum junction}$$

$$\overline{V}_{BE}(25^\circ) \equiv \text{base-emitter voltage at } 25^\circ\text{C}$$

$$\theta_{VB} \equiv \text{ base-emitter temperature coefficient.}$$

The foregoing method for determining  $SV_{CE}$  and  $V_{RE}$  involves the use of limit data and graphs which are not commonly given in all transistor data sheets. In the remainder of the chapter the validity of this method will be justified and a procedure for obtaining the required data, when it is not provided on the data sheet, is outlined.

## 4-3 — The Emitter-Base Junction

The theoretical concepts given in this chapter are based on a dc analysis by Ebers and Moll<sup>1</sup> modified to include the effects of bulk resistances. Their model is similar to the one which was developed in Chapter 1 using an elementary analysis. For convenience, Ebers and Moll's equations were modified so that magnitudes only are used. Therefore, the resulting equations are valid for both PNP and NPN transistors without having to use negative numbers. Voltages of interest are shown on Figure 4-6.



Figure 4-6 — Transistor Model Showing Voltage Conventions

The voltage across a transistor emitter-base junction is given by the expression

$$\phi_{\rm E} = \frac{kT}{q} \ln \left[ 1 + \frac{I_{\rm E} - \alpha_{\rm I} I_{\rm C}}{I_{\rm ED}} \right]$$
(4-9)

where

 $\phi_{\rm E} =$  emitter-base junction voltage  $I_{\rm E} \equiv$  emitter current

 $I_{\rm C} \equiv \text{collector current}$ 

$$\alpha_{I} = \text{inverted current gain} \left[ \frac{I_{E}}{I_{C}} \right] \quad \left( \begin{array}{c} \text{Collector acting as} \\ \text{emitter and vice versa} \end{array} \right)$$

= a common transistor expression which has a numerical value of  $\begin{cases} k = Boltzmann's constant T = absolute temperature q = electronic charge \end{cases}$ 86 µV/°C

 $I_{ED} \equiv$  diffusion saturation current.

Operation in the active region can be described by substituting for I<sub>C</sub> its equivalent active region expression  $\alpha_{\rm N} I_{\rm E}$ , which yields

$$\phi_{\rm E} = \frac{kT}{q} \ln \left[ 1 + \frac{I_{\rm E}(1 - \alpha_{\rm I}\alpha_{\rm N})}{I_{\rm ED}} \right]. \tag{4-10}$$

This equation shows that the emitter-base junction voltage ( $\phi_{\rm E}$ ) necessary to produce a given emitter current  $(I_E)$  is largely dependent upon the diffusion

\* See Reference Number 1 and Appendix I.

saturation current  $(I_{ED})$  and is modified slightly by the forward current gain  $(\alpha_N)$  and the inverted current gain  $(\alpha_I)$ . The current  $I_{ED}$  is primarily dependent on the semiconductor material, the doping level (resistivity), the base width and the emitter area. For silicon,  $I_{ED}$  is not measurable (it is obscured by charge generation currents and surface effects) but it has been calculated to be several orders of magnitude smaller than for germanium.

As  $\alpha_I$  and  $\alpha_N$  approach unity the required base-emitter voltage for a given  $I_E$  is decreased. In most transistors  $\alpha_N$  is very close to unity so that  $\alpha_I$  is the principal factor of the  $\alpha_I \alpha_N$  combination affecting  $\phi_E$ .

The effects of the various factors in the equation are plotted in the graph of Figure 4-7. This graph, plus a knowledge of various transistor characteristics, permits a comparison between transistor types. Silicon devices, for example, with their much lower values of  $I_{\rm ED}$  than germanium units, require higher voltages for comparable values of  $I_{\rm ED}$  than germanium units, require higher voltages for comparable values of  $I_{\rm ED}$ . The difference, however, is not as great as might be supposed from the large difference in  $I_{\rm ED}$ , because of the logarithmic nature of the curves. It is commonly said that silicon has a "band gap" voltage of 0.6 volt and germanium has a "band gap" voltage of 0.2 volt. This statement is a coarse approximation to the truth, as the two types will have the same voltage at the same ratio of  $I_{\rm E}$  to  $I_{\rm ED}$ . However, due to its lower  $I_{\rm ED}$ ,  $V_{\rm BE}$  of silicon devices is generally 0.4 volt higher than germanium at identical current levels for types with similar geometry and resistivity.



Figure 4-7 — Theoretical Transistor Input Characteristics

For transistors made of similar materials,  $I_{ED}$  varies directly with emitter area. Therefore, high-speed devices with relatively small areas require correspondingly higher voltages for a given  $I_E$ . Graded base units have lower  $\alpha_I$  than

step junction devices because the built-in field appears as a retarding field in the inverse direction. Unsymmetrical transistor geometries have lower  $\alpha_{\rm I}$  than symmetrical units; thus mesa and planar transistors having a small area, a graded base, and an unsymmetrical geometry require higher base-emitter voltages for a given emitter current than do alloy types. The difference is small (approximately 100 mV), but it does enter into design considerations.

The actual base-emitter voltage ( $V_{BE}$ ) at the base-emitter terminals, (see Figure 4-6), consists of  $\phi_E$ , plus any voltage drops across the bulk series resistances  $r_B$  and  $r_E$ . A correction factor<sup>2</sup>  $\lambda$ , must be included in the expression for  $\phi_E$  to account for deviations between theory and practice.

The correction factor ( $\lambda$ ) varies between 1 and 2, approaching 1 in silicon devices at moderate current densities and approaching 2 at very low and very high current densities. For germanium, it is usually 1 at low current densities and nears 2 at high current densities. Thus, a complete expression for V<sub>BF</sub> is

$$V_{BE} = \frac{\lambda kT}{q} \ln \left[ 1 + \frac{I_E - \alpha_I I_C}{I_{ED}} \right] + r_B I_B + r_E I_E$$
(4-11)

In the active region,  $r_B$  equals  $r'_B$  but in the saturation region  $r_B$  is much less than  $r'_B$ , because the base resistivity is effectively lowered due to the injection of carriers from the collector into the base region.

Since  $r'_B$  drops as operation is moved from the active into the saturation region by increasing  $I_B$ , the voltage drop across  $r'_B$  may reduce if  $r'_B$  decreases more rapidly than  $I_B$  increases. This negative resistance can cause  $V_{BE}$  to decrease in the vicinity of the boundary between the active and saturation region as Figure 4-8 shows. After operation is well into the saturation region,  $r'_B$  becomes very small so that any increase in  $I_B$  does not result in an appreciable variation of  $V_{BE}$  until  $I_B$  becomes extremely large.

To obtain the correct design values for  $V_{\rm BE}$  for current mode operation, which is the active region, a graph of  $V_{\rm BE}$  vs I<sub>C</sub> in the active region would be useful. Yet, since the negative resistance effect is normally slight, saturated values for  $V_{\rm BE}$  at specific collector currents (Figure 4-5) can be employed without introducing appreciable error. (The steep rise of  $V_{\rm BE}$  in the active region of Figure 4-8 is due to the increase in collector current as I<sub>B</sub> increases.)



Figure 4-8 — Transistor Input Characteristics in the Region of Collector Saturation

**TEMPERATURE EFFECTS UPON V**<sub>BE</sub>: Temperature also has a decided effect on the junction voltage required to produce a given emitter current. As described earlier, the expression  $\frac{kT}{q}$  (equation 4-9) increases approximately  $86\mu V/^{\circ}C$ . This change, however, is insignificant compared with the variations of I<sub>ED</sub>, which approximately doubles with every 10°C temperature increase as shown in Figure 3-7. The change in I<sub>ED</sub> results in a temperature coefficient ( $\theta_{VB}$ ) of approximately -1.8 mV/°C (in the vicinity of room temperatures) for theoretical values of  $\phi_{E}$ .

The bulk resistances  $r_B$  and  $r_E$  have temperature coefficients of their own which are of opposite polarity to the temperature coefficient of  $\phi_E$ . The temperature coefficients of these bulk resistances result in a reduction of  $\theta_{VB}$  as collector current increases, as indicated in Figure 4-4. Moreover, since  $r'_B$  becomes negligible in the saturation region, the effect of the temperature coefficient of  $r'_B$  can be disregarded. Thus, the overall temperature coefficient of  $\theta_{VB}$  takes the form

 $\theta_{\rm VB} \equiv \mathbf{A} - \mathbf{B} \mathbf{I}_{\rm E} \tag{4-12}$ 

where

 $\theta_{\rm VB} \equiv$  overall temperature coefficient

A = coefficient of  $\phi_{\rm E}$  (approximately 1.8  $\lambda$  mV/°C)

B = coefficient of emitter resistance

 $I_E \equiv$  emitter current.

It should be mentioned that  $\theta_{VB}$  is not actually constant with temperature, because the rate of change of  $I_{ED}$  is not constant with temperature. Also,  $r_E$  may not change at a constant rate — depending upon its resistivity and the type of material. Normally, however, any error introduced by assuming a constant  $\theta_{VB}$  (with temperature) is small.

## 4-4 — Deriving Limit V<sub>BE</sub> Curves From Typical Data

Many transistor data sheets provide graphs of typical transistor characteristics in place of the limit curves provided for the 2N964A device. These typical curves can be converted into limit curves (required for worst-case design purposes) through the use of information normally given in the table of electrical characteristics plus some simple calculations. The accuracy of limit curves derived according to the procedure given depends primarily upon the extent of the given transistor specifications. The procedure outlined normally results in limits which are pessimistic.

A graph of typical  $V_{BE}$  variations with collector current, for various temperatures, as given on a 2N834 data sheet, is shown in Figure 4-9. The solid-line curves are the only ones appearing on the original data sheet graph. The dashed lines are limit curves which have been constructed for this device, using other available data and the procedure to be described.

The table of electrical specifications for the 2N834 lists typical  $V_{BE} = 0.74$  volt (at 25°C) and maximum  $V_{BE} = 0.9$  volt (at 25°C). These values yield a voltage difference of 0.16 volt and a ratio of maximum to typical of 1.22. The question is whether a constant difference should be added to all points of typical curves, or whether the typical values should be multiplied by the ratio, in order to obtain limit data. Investigation of the theoretical behavior of  $V_{BE}$  provides the answer.



Figure 4-9 - Input Characteristics for a 2N834 Transistor

From equations 4-9 and 4-11 it is evident that

 $V_{BE} \equiv \phi_E + I_B r_B + I_E r_E$ 

(4-13)

Since  $\beta_F$  is constant in the cases to be considered, equation 4-13 may be rewritten in terms of emitter current alone by substituting for  $I_B$  the equivalent expression  $I_E/(\beta_F + 1)$ , which yields:

$$\mathbf{V}_{\mathrm{BE}} = \phi_{\mathrm{E}} + \mathbf{I}_{\mathrm{E}} \left( \mathbf{r}_{\mathrm{E}} + \frac{\mathbf{r}_{\mathrm{B}}}{\beta_{\mathrm{F}} + 1} \right)$$

The term modifying  $I_E$  can be considered as a constant resistance  $r'_E$ . A typical value of  $V_{BE}$  can be written as

$$\tilde{V}_{BE}^* \equiv \phi_E + I_E r'_E$$

There are two possible conditions of this equation that can express maximum  $\mathbf{V}_{\mathrm{BE}^{*}}$ 

$$\frac{\overline{\mathbf{V}}_{\mathrm{BE1}}}{\overline{\mathbf{V}}_{\mathrm{BE2}} \equiv \overline{\boldsymbol{\phi}}_{\mathrm{E}} + \mathbf{r}'_{\mathrm{E}}\mathbf{l}_{\mathrm{E}}}$$

The  $\phi_E$  term changes very little with current compared to the  $\underline{r'}_E I_E$  term. At emitter current levels below the test specification,  $\overline{V}_{BE2}$  represents worst case since it would not drop as fast with decrease of emitter current as would  $\overline{V}_{BE1}$  which was caused by a device having a significant  $r'_E$ .

Examination of the expression for  $\phi_{\rm E}$  (equation 4-9) reveals that the primary variable is I<sub>ED</sub> since  $\alpha_{\rm I}$  and  $\alpha_{\rm N}$  change only slightly from one device to another. At any specific temperature, variations in I<sub>ED</sub> between transistors are dependent only on variations of physical transistor differences, so that any specified difference

\*NOTE: The tilde (~) above a symbol indicates a typical value.

between maximum and typical  $V_{BE}$  (as given in the data sheet characteristics table) can be expected to remain constant — from the standpoint of  $\phi_E$ . Therefore at low collector currents where the drops due to  $I_E r_E$  and  $I_B r_B$  are negligible, the difference between  $\overline{V}_{BE}$  and  $\widetilde{V}_{BE}$  will be constant. The lowest current where  $\overline{V}_{BE}$  is specified may not be at a point where these bulk resistance drops are negligible. However, it is certainly safe to simply assume this is the case and add the difference between  $\overline{V}_{BE}$  and  $\widetilde{V}_{BE}$  to  $\widetilde{V}_{BE}$  to obtain  $\overline{V}_{BE}$  at current levels below this point. At emitter current levels above the test specification, the worst case would be represented by  $\overline{V}_{BE1}$  since the increase in  $V_{BE}$  due to  $r'_E$  would be proportional to current whereas  $\phi_E$  increases as the ln of current — a much lower rate. Thus, at currents above the highest current for which  $V_{BE}$  was specified, a reasonable method to obtain a maximum  $V_{BE}$  is to multiply all typical values by the ratio of  $\overline{V}_{RE}$  to  $\widetilde{V}_{RE}$  to the test point.

This procedure has been applied to the 2N834 data and is shown as a dotted curve on Figure 4-9.

Once a limit curve for  $V_{BE}$  has been determined at 25°C, the temperature effect must be considered. In the case of the 2N834, the temperature behavior can easily be computed, since typical variations of  $V_{BE}$  with temperature are shown on the data sheet (See Figure 4-10). The slope of any one curve is constant with temperature which indicates that the temperature coefficient is constant with temperature at a given current. A temperature coefficient graph can be constructed by determining the mV/°C change in  $V_{BE}$  for each collector current. For example, at 50 mAdc collector current,  $V_{BE}$  changes 0.24 volt over the temperature range from -50°C to +150°C (total change 200°C). The change per degree is .24 /200= 1.2 mV/°C. The same procedure is applied to each collector current and the points are plotted, as in Figure 4-11, to obtain a temperature coefficient graph.



Figure 4-10 - V<sub>EE</sub> Data for a 2N834 Transistor

This constructed temperature coefficient chart represents the behavior of typical transistors. At low emitter currents, all transistors of a given type have approximately the same temperature coefficient. This occurs because  $V_{BE} \approx \phi_E$  whose temperature behavior is determined by  $I_{ED}$ , a characteristic which behaves in a predictable manner with temperature as shown in Figure 3-7. At high current levels, the effect of  $r'_E$  becomes noticeable. Normally,  $r'_E$  has a positive coefficient which in effect cancels a part of the negative coefficient of  $\phi_E$ , in proportion to emitter current, which is indicated by the slope of the line in Figure 4-11.

emitter current, which is indicated by the slope of the line in Figure 4-11. The most often required limit of  $V_{RE}$  is  $\overline{V}_{RE}$  at  $\underline{T}_{\Lambda}$ . At 25°C it is quite probable that all units having a maximum  $V_{RE}$  will have an  $r'_E$  higher than typical. Thus these units would have a lower temperature coefficient than the typical unit. Use of the typical data in this case results in a conservative value for  $\overline{V}_{RE}$ .

Using the temperature coefficient data and equation 4-8, a maximum curve can be constructed at any temperature. In Figure 4-9, this has been done at  $-15^{\circ}$  and  $-55^{\circ}$ C for the 2N834 transistor. The process simply consists of multiplying the temperature differences by the temperature coefficient (from Figure 4-11) at certain current values and adding the result to the 25°C maximum curve.



Figure 4-11 — Derived Temperature Coefficient

If typical data, such as Figure 4-9 and 4-10, are not given for a transistor type, it will have to be obtained by measurement. Theory does not permit computation with sufficient accuracy for design purposes since the details of a particular transistor design normally are not known.

#### 4-5 — The Collector-Base Junction

The collector-base junction voltage follows an expression similar to equation 4-11.

$$V_{CB} = \frac{\lambda kT}{q} \ln \left[ 1 + \frac{\alpha_N I_E - I_C}{I_{CD}} \right] - I_C r_C + I_B r_B$$
(4-14)

In the active region  $I_C = \alpha_N I_E + I_{CD}$ , and  $V_{CB} \rightarrow -\infty$  according to equation 4-14. This means that the junction may assume any reverse voltage value as determined by the external circuit constants. In the saturation region,  $V_{CB}$  follows the curves of Figure 4-12. If  $I_C$  is held constant and  $I_E$  (and consequently  $I_B$ ) is increased, then  $V_{CB}$  would increase without a limit, although its polarity has reversed from that in the active region. The line of  $V_{CB} \equiv 0$  theoretically represents the edge of saturation since the collector junction is forward biased when  $V_{CB}$  has the polarity shown on Figure 4-6. In practice, however, the curves do not bend (i.e., saturation does not occur) until injection from the collector becomes appreciable. This may require several tenths of a volt for a silicon transistor operated at high currents. Of course, if a high series collector resistance exists, it would be possible for a transistor to be in saturation even with  $V_{CB}$  in the reverse direction. This occurs in standard mesa types at high currents.

The previous comments for the emitter-base junction, regarding differences between transistor types and temperature behavior, would apply also to the collector-base junction. Since this information is required primarily for the design of common-base circuits, which are seldom used, it will not be further developed here.



Figure 4-12 — Common-Base Output Characteristics

#### 4-6 — The Collector-Emitter Voltage

The collector-emitter voltage is the difference between  $V_{BE}$  and  $V_{CB}$  and is given by

$$SV_{CE} = \frac{\lambda kT}{q} \ln\left(\frac{\alpha_{N}}{\alpha_{I}}\right) \left[\frac{I_{B} + I_{C} (1 - \alpha_{I})}{\alpha_{N}I_{B} - I_{C} (1 - \alpha_{N})}\right] + r_{E}I_{E} + r_{C}I_{C} \quad (4-15)$$

where

 $\lambda =$  the correction factor previously discussed with equation 4-11

 $k = Boltzmann's constant |_{kT}$  $T \equiv$  absolute temperat

ure 
$$= 26 \text{ mV}$$
 at 27°C

q = electronic charge

 $\alpha_{\rm N} \equiv$  normal current gain

 $\alpha_{I} \equiv$  inverted current gain

 $I_{\rm C} \equiv$  collector current

 $I_B \equiv base current$ 

 $r_E \equiv$  bulk emitter resistance

 $r_{\rm c} \equiv$  bulk collector resistance.

Equation 4-15 can be simplified as follows :

$$V_{CE} = \phi_{CE} + r_E I_E + r_C I_C \qquad (4-16)$$

where  $\phi_{CE}$  is the first term of equation 4-15 and represents the voltage across the collector and emitter junctions in the absence of bulk resistivities.

For the transistor saturation region, the behavior of  $\phi_{CE}$  can be determined by substituting the following identities into equation 4-15:

 $\beta_{\rm o} = \frac{\alpha_{\rm N}}{1 - \alpha_{\rm N}}$  $\beta_{\rm F} = \frac{I_{\rm C}}{I_{\rm P}} = {\rm circuit} \ \beta \text{ in the saturation region}$ 

These substitutions, plus some algebraic manipulations yield

$$\phi_{\rm CE} = \frac{\lambda kT}{q} \ln\left(\frac{1}{\alpha_{\rm I}}\right) \left[\frac{1+\beta_{\rm F}\left(1-\alpha_{\rm I}\right)}{1-\beta_{\rm F}/\beta_{\rm o}}\right]. \tag{4-17}$$

Note that the equation contains only gain terms, therefore  $\phi_{CE}$  is independent of I<sub>C</sub>. A plot of this equation, assuming  $\lambda$  of 1, is shown in Figure 4-13. Properly interpreted, this yields some interesting results when  $\beta_{\rm F} \ll \beta_0$ 

- (1) At low values of  $\beta_{\rm F}$  (the transistor driven deep into saturation),  $\phi_{\rm CE}$ is virtually independent of transistor gain,  $\beta_0$ .
- (2)  $\alpha_{\rm I}$  is the most important factor affecting  $\phi_{\rm CE}$ .

The variations of  $\alpha_{I}$  with current level for various types of transistors is illustrated in the graph of Figure 4-14. Transistors used to prepare this graph are type 2N651, a low-frequency alloy transistor, type 2N964A, an epitaxial mesa transistor, and type 2N501A, a micro-alloy diffused base transistor. The graph shows that, for the first two transistor types,  $\alpha_{I}$  remains reasonably constant for wide variations of collector current, and that relatively large changes in  $\alpha_I$  occur for the third transistor. These wide changes in  $\alpha_{\rm I}$  produce about a 100 mV change in  $\phi_{CE}$  as indicated by the graph of Figure 4-13. It is also evident that  $\phi_{CE}$  can vary considerably between transistors of different types as indicated by the rather large differences in  $\alpha_1$ . The effect of  $\alpha_1$  on SV<sub>CE</sub> would be noticed only at low collector currents where the bulk drops are negligible.







Figure 4-14 — Behavior of Forward and Inverse Current Transfer Ratio

Therefore, at moderate to high current levels, the expression for SV<sub>CE</sub>, can be given as a function of collector current at a specific temperature when  $\beta_{\rm F}$  is constant by the simple expression

$$SV_{CE} = V_{P} + R_{F}I_{C} \quad \frac{I_{C}}{I_{B}} = \beta_{FS} < \frac{\beta_{o}}{2.5}$$
(4-18)

where  $V_{\rm P} \equiv$  projected offset voltage  $\approx \phi_{\rm CE}$  (considered constant)

 $R_{\rm F} =$  effective saturation resistance ( $r_{\rm E} + r_{\rm C}$ ).

Most transistor measurements will fit equation 4-18, however, some transistor types do not. This occurs because  $R_F$  may vary with current as the distribution of current in a transistor is dependent upon current density. Also,  $R_F$  could be very low and  $\alpha_I$  variations extreme which would result in non-conformance with equation 4-18. **TEMPERATURE EFFECTS UPON V**<sub>cE</sub>: As indicated in equation 4-15, absolute temperature, T, is a factor in determining SV<sub>CE</sub>. Thus, when the effects of  $r_E$  and  $r_C$  are negligible, (low currents), SV<sub>CE</sub> should be proportional to the absolute temperature, increasing at a rate of  $86\mu V/^{\circ}C$ . This temperature coefficient is valid when operating deep in the saturation region, where the effects of temperature changes on parameters within the ln term of the equation are small. As operation moves toward the active region ( $\beta_F$  increases), the effects of  $\beta$  on  $\phi_{CE}$  become increasingly pronounced, as indicated in Figure 4-13. Therefore, variations in  $\beta_o$ , due to temperature changes, begin to influence the temperature coefficient and, as the edge of saturation is approached, the temperature effects of SV<sub>CE</sub>, for all practical purposes, are characterized by temperature variations of  $\beta$  alone.



Figure 4-15 - Effect of Temperature Upon SVCE

As collector current increases, the temperature coefficient of  $R_F$  becomes important. The temperature coefficient of  $R_F(X)$  is expressed as a change in resistance with temperature. The overall transistor voltage temperature coefficient, therefore, takes the form

 $\theta_{\rm VC} = W + XR_{\rm F}I_{\rm C}$  (4-19) where W and X are the coefficients of  $\phi_{\rm CE}$ , and  $R_{\rm F}$  respectively. Thus,  $\theta_{\rm VC}$ , like

 $\theta_{\rm VB}$ , can be expressed as a linear function of  $I_{\rm C}$ . This temperature coefficient, however, may not be constant with temperature. Alloy transistors have a low collector resistivity but a high base resistivity.

Mesa transistor types have a high collector resistivity and an intermediate base resistivity. Therefore the coefficient can vary with temperature in a number of ways, depending upon the resistivity in the various regions and must be determined by measurements. In the case of the 2N964A (see Figure 4-4) the temperature coefficient increases with temperature at temperatures above 25°C. Thus, it is necessary to have two curves of  $\theta_{\rm YC}$ . At temperatures between 25°C and 100°C, the given curve results in a slightly excessive  $\theta_{\rm YC}$ , but the error is not large and results in a conservative design. Figure 4-15 shows the temperature behavior of SV<sub>CE</sub> for several different types of devices.

## 4-7 — Obtaining Limit Collector Saturation Characteristics

To obtain a complete picture of the saturation region for transistors not characterized by limit curves, as shown in Figure 4-2, it is necessary to know the typical behavior of  $V_{CE}$  in the knee region, as well as the limits of  $\beta$  and  $SV_{CE}$  with current and temperature.

A normalized plot of  $\beta$  for the 2N834 transistor is shown in Figure 4-16. If such a graph is not available, it will have to be obtained by measurement. Measurements have shown that the higher the  $\beta$  of a transistor, the more sensitive, on a percentage basis, it becomes with respect to current and temperature. Thus, if a data sheet specifies a minimum  $\beta$  somewhere near the peak of the h<sub>FE</sub> – I<sub>C</sub> curve, the typical normalized curve may be used to obtain minimum  $\beta$  at any other current level with the assurance that it will lead to conservative design.

The normalized  $\beta$  curves for the 2N834 show that  $\beta$  increases with temperature at low currents, but that it peaks at about room temperature at high currents. This is normal transistor behavior. With this graph, plus a  $\beta$  specification at one point,  $\beta$  can be estimated for any current and temperature by simply multiplying the specified  $\beta$  by the normalizing factor at the desired point. For example : the specified  $\beta$  is 25 at 10 mA and 25°C. It is desired to obtain  $\beta$  at 50 mA and -55°C. From Figure 4-16, it is seen that at the desired condition, normalized  $\beta$ , is 0.64 of the specified  $\underline{\beta}$ . Therefore,  $\underline{\beta}$  at the desired condition is 0.64 x 25 == 16.



Figure 4-16 - Normalized Current Gain Characteristics



Figure 4-17 - Saturation Voltage Behavior for the 2N834

The typical behavior of  $SV_{CE}$  for a 2N834 transistor with current and temperature is shown in Figure 4-17. This data can be used to determine  $\overline{SV}_{CE}$  at any current and temperature. Since the  $I_C/I_B$  ratio is fixed at 10, the typical  $\beta$  would have to be greater than 25, over the current and temperature range shown on the figure, for data to be described by equation 4-18. Typical  $\beta$  for the 2N834 is given as 40 at 10 mA and 25°C; inspection of Figure 4-16 shows that the  $\beta$  criteria is met at temperatures above 25°C and currents above 1 mA.

The data of Figure 4-17 can be converted to the typical curves shown in Figure 4-18, which plots  $SV_{CE}$  as a function of collector current at two temperatures, 25°C and 175°C. It is seen that the data results in straight lines conforming to equation 4-18.

At low current levels,  $SV_{CE} \simeq \phi_{CE}$ . Therefore, a constant difference in millivolts exists between the two typical saturation voltages. At high levels however,  $SV_{CE} \simeq R_F I_C$ . The resistance changes a given percentage with temperature. Therefore, the saturation voltage will change by a ratio. Thus, the curves of Figures 4-17 and 4-18 should fan upward, as shown.

The difference between  $\overline{SV}_{CE}$  and  $\overline{SV}_{CE}$ , as  $I_C$  varies, must now be determined. Again, at low levels  $SV_{CE} \cong \phi_{CE}$ ; therefore, the difference between a minimum and a typical device must be due to different values for  $\alpha_I$ . Since the percentage change in  $\alpha_I$  is not determined by its value, the difference in voltage between these transistors would remain constant over the temperature range. As current increases, the effect of  $R_F$  is evident with the result that the difference between  $\overline{SV}_{CE}$  and  $\overline{SV}_{CE}$  is greater at high currents. Furthermore,  $\overline{SV}_{CE}$  increases faster than  $\overline{SV}_{CE}$  with increases in temperature. This reasoning is verified experimentally. When comparing a transistor with a high  $SV_{CE}$  to one with a low  $SV_{CE}$ , it is found that at low current levels, the transistors remain a constant number of millivolts apart over the temperature range, while at high currents they bear a nearly constant ratio to each other.



Figure 4-18 — Constructed Saturation Curves for a 2N834 Transistor

Since  $\overline{SV}_{CE}$  is of concern for design purposes, maximum curves must be constructed. The specified values for  $\overline{SV}_{CE}$  given on the data sheet are: 0.25 volt at 10 mA and 25°C, and 0.4 volt at 50 mA and 25°C. A straight line can be drawn through these two points on Figure 4-17 to construct the  $\overline{SV}_{CE}$  curve at 25°C. To construct the  $\overline{SV}_{CE}$  curve at 175°C, the difference between the typical 25°C curve and the maximum 25°C curve must be added to the typical 175°C curve.

Notice that the maximum curves have a slope about 20% greater than the typical curves. This information can be used, as a rough guide, to construct a maximum curve if  $\overline{SV}_{CE}$  is specified at only one point on the data sheet; i.e., the slope of the maximum line should be approximately 20% steeper than the slope of the typical line.

From the maximum 25°C line, a defining equation for  $\overline{SV}_{CE}$  can be written by noting the Y intercept which gives  $V_{I'}$ , and the slope of the line which gives  $R_F$ . For the example under consideration, the Y intercept is at 0.21 volt and the slope of the line changes from 0.21 to 0.59 — a total change of 0.38 volt over a range of 100 mA. Then,  $R_F = 0.38$  V.  $\div 100$  mA = 3.8 $\Omega$ . Therefore,

 $\overline{SV}_{CE} \equiv 0.21 + 3.8 I_C \text{ at } 25^{\circ}\text{C} (I_C/I_B \equiv 10).$ 

In a similar manner, an equation for the maximum  $175^{\circ}C$  line can be written yielding \_

 $\overline{SV}_{CE} = 0.271 + 5.3 I_C$  at 175°C.

To obtain the temperature coefficient, the difference between the two equations must be divided by the difference in temperature. This produces the temperature coefficient equation

 $\theta_{\rm VC}$  (mV/°C)  $\equiv 0.4 \pm 10 \, \rm I_C$ 

where  $I_{\rm C}$  in these equations is in units of amperes.

#### Transistor Characteristics Influencing "on" Condition Design



Figure 4-19 — Knee Characteristics for a 2N834 Transistor

Thus, with the  $\overline{S}V_{CE}$  equation at 25°C and the temperature coefficient equation,  $\overline{SV}_{CE}$  can be calculated at any current and temperature when  $I_{\rm C}/I_{\rm B} = 10.$ 

Now, all that is needed is the normal behavior of the knee characteristic to provide guidance in drawing the limit curves. The solid lines of Figure 4-19 show the knee characteristics of a low- $\beta$  2N834 transistor. Using this as a guide, the maximum curves may be constructed as indicated by the dotted lines using the proceedure discussed earlier in this chapter and in Chapter 7.

If this knee characteristic is not available, it is best to obtain measured characteristics, preferably from transistors which are as near as possible to the specified  $\beta_0$  and  $\overline{SV}_{CE}$ . It would also be possible to use Figure 4-13 to predict knee behavior. However, some knowledge of  $\alpha_1$  is needed to pick the right curve which would then be modified by the addition of a value  $R_F I_C$  to each ordinate.

#### REFERENCES

- Ebers, J. J., and I. L. Moll: "Large-signal Behavior of Junction Transistors", Proceedings of the IRE, vol. 42, pp 1761-1772, December, 1954.
   Pritchard, R. L.: "Advances in the Understanding of the P-N Junction Triode" Proc. IRE, vol.
- 46, pp 1130-1140.



EPITAXIAL GROWTH ON SILICON WAFERS

#### **CHAPTER 5**

## Transient Characteristics of Transistors

The characteristics of transistors in the on and off states were described in detail in Chapters 3 and 4. Although the circuit design of these static states is based upon the transistor's dc characteristics, the effect of the dc conditions upon the transient response must be considered. In some circuits, such as those which use resistance coupling, the dc design may be based entirely upon the transient performance. In many circuits, the dc conditions are dictated largely by load requirements, and the speed is enhanced by using special techniques, such as a speed-up capacitor. The problems and approaches are innumerable, but rare is the circuit where the transient response does not have to be investigated. Many of these inter-relations were discussed in Chapter 2.

In Chapter 1, a model of a transistor was developed in which external elements were added to a "perfect" transistor. These external elements — capacitances and stores — were used to explain the transient behavior in a qualitative manner and permit a simple discussion of device physics. That is about all the model is good for. The problem is that the elements are so non-linear that calculations of large signal or switching performance by classical methods become very complex.

In this chapter, a simple approach is developed from the charge control theory. The usefulness of this method stems from the fact that the variation of non-linear elements with time does not have to be considered. It is only necessary to be concerned with the movement of a discrete amount of charge.

## 5-1 — Definition of Transition Times

Before discussing the charge control concept of determining transition response, the idealized transient behavior of a transistor switch will be reviewed. In Figure 5-1, the transistor is being switched from off to on and back to off by the application of a step pulse to the transistor base. It is obvious that the output pulse is far from being an exact duplicate of the input pulse. Reasons for this waveshape distortion and some important definitions are given in the following paragraphs.

At time  $t_0$  the pulse generator delivers a step of base current  $(I_{B1})$  to the transistor. At this instant, the transistor is in the off condition because of the emitter reverse-bias voltage  $(V_{OB})$ . The collector current that is flowing is extremely low (approximately  $I_{CBO}$ ); the voltage on the collector-base junction is equal to the sum of the off level collector voltage  $(V_1)$  and the reverse-bias voltage  $(V_{OB})$ . At time  $t_0$  the base current rises immediately to  $I_{B1}$  but it may be observed that the collector current does not begin to increase until  $t'_1$ . The time between  $t_0$  and  $t'_1$  is called the turn on delay time  $(t_0)$ , and is defined as the time required to bring the transistor from the initial off condition to the edge of conduction, i.e.,



Figure 5-1 — Output Waveform of a Transistor Switch

the beginning of the active region. This may be defined as that instant of time  $t'_1$  at which the applied base-to-emitter voltage is equal to  $V_{\rm TF}$ , a small forward voltage which barely causes significant conduction. Physically, the finite time required for  $t_d$  comes about because of the reverse bias on both the emitter and collector junction transition capacitances. The delay time is simply the time required to charge these capacitances to the new voltage level. It should be apparent that if  $V_{\rm OB} = V_{\rm TF}$ , then  $t_d = 0^*$ . Since in practice waveforms do not show sharp corners, for measurement ease,  $t_d$  is usually measured from the 10% point of the input pulse amplitude to the 10% point of output pulse amplitude ( $t_1$ ).

At time  $t'_1$  the operating point of the transistor is at the beginning of the active region; the emitter starts to become forward biased and begins to inject current into the base. The collector current begins to increase toward its saturation value, corresponding approximately to  $V_{CC}/R_C$ . A finite time elapses as the collector current increases from 10% to 90% of the final value which occurs at time  $t_2$ ; the time interval  $t_2 - t_1$  is defined as the rise time  $(t_p)$  of the collector current pulse. Rise time is caused by a finite transit delay between the base and the collector currents, due to the emitter diffusion capacitance and both the emitter and collector transition capacitances.

The transistor will remain in the on state as long as the input base current  $I_{B1}$  is maintained. At time  $t_3$  the base input pulse "steps-off" immediately; however, it is observed that the collector pulse does not respond until time  $t'_4$ . The

<sup>\*</sup>A delay time due to carrier transit time exists but it can be neglected for all practical purposes.

time interval between  $t_3$  and  $t'_4$  is referred to as the storage time  $(t_s)$ . The storage time is a measure of the time required for the minority carriers in the base and collector to recombine back to the level corresponding to the boundary between the active and saturation regions. These excess carriers arise because the collector junction becomes forward-biased when the base current  $I_{B1}$  is greater than the  $I_B$  necessary to produce  $I_C$ ; i.e.;  $I_{B1} > I_C / \beta_0$ .\* Thus, storage time is related to a carrier recombination process, and is a measure of the minority carrier lifetime in the base and collector regions. Again, for measurement ease the point  $t_4$ , where the collector current has dropped 10% is usually used.

The transistor comes out of saturation at time  $t'_4$  and the operating point traverses the load line again through the active region to the off state. This is the turn-off portion of the collector waveform, and the time interval between  $t_4$  and  $t_5$  is defined as the *fall time* ( $t_f$ ). At  $t_5$  the collector current has reduced to 10% of its on value. The description of the switching process for fall time is similar to that for rise time, except that the active region is traversed in the reverse direction.

# 5-2 — Charge Control Theory

The basic equation of the charge control concept is the charge continuity equation.  $^{1,2}$ 

$$i = \frac{dq}{dt} + \frac{q}{\tau} dt.$$
 (5-1a)

where

 $i \equiv current$  $q \equiv charge$ 

t = time

 $\tau =$  lifetime. (Time an isolated charge can exist before recombining)

Integrated over a given time interval, the equation becomes

$$\int_{0}^{t} i dt = \int_{Q_1}^{Q_2} dq + \int_{0}^{t} \frac{q}{\tau} dt.$$
 (5-1b)

This equation states that the total charge supplied during the interval t is equal to the charge necessary to change the current in the volume to a new level, plus the amount necessary to replenish that lost by recombination. The usefulness of the charge control approach lies in the fact that in solving equation 5-1 it is only necessary to be concerned with the absolute changes during the time interval determined by the limits of integration. The manner in which the charge varies with time is of little concern.

Applying the continuity equation to the transistor it is found that the input current must supply six components:

 $<sup>^*\</sup>beta_0$  was defined in chapter 4 as the current gain at the edge of saturation.

- 1. The current due to the rate of change of the active base charge  $q_a$ .
- 2. The current due to recombination of the active base charge having a lifetime  $\tau_a$ .
- 3. The current due to the rate of change of the excess base charge  $q_x$ .
- 4. The current due to recombination of the excess base charge having a lifetime  $\tau_{x}$ .
- 5. The current required to charge the sum of the emitter transition and the stray capacitance ( $C_{ib}$ ).
- 6. The current required to charge the sum of the collector transition and the stray capacitance ( $C_{ob}$ ).

Expressed mathematically

$$i_{B} = \frac{q_{a}}{\tau_{a}} + \frac{dq_{a}}{dt} + \frac{q_{x}}{\tau_{x}} + \frac{dq_{x}}{dt} + C_{ib} \frac{dv_{BE}}{dt} + C_{ob} \frac{dv_{CB}}{dt}$$
(5-2a)

Upon integrating and using limits, equation 5-2a becomes 5-2b

$$\int_{0}^{t} i_{B} dt = \int_{Q_{a1}}^{Q_{a2}} dq_{a} + \int_{0}^{t} \frac{q_{a}}{\tau_{a}} dt + \int_{Q_{x1}}^{Q_{x2}} dq_{x} + \int_{0}^{t} \frac{q_{x}}{\tau_{x}} dt + \int_{V_{BE1}}^{V_{BE2}} V_{CB2} + \int_{V_{CB1}}^{V_{CB2}} C_{ob} dv_{CB}$$

Although these equations appear quite formidable, in practice several terms are zero when deriving a solution for a particular transient.

#### 5-3 — Turn-On Delay Time

Turn-on delay results when a switching transistor is being turned on from the off condition with both the emitter-base and collector-base junctions reverse biased. Under these off conditions, the internal transistor emitter and collector junction depletion layer capacitances  $C_{Te}$  and  $C_{Te}$  plus any stray capacitance ( $C_s$ ) become charged. When the transistor is turned on, the initial current that flows supplies charges to these capacitances and thus no collector current is produced until the stored charges are removed and the emitter junction becomes slightly forward biased. The time required to supply this charge is the delay time and for the case of a step of base current can easily be written as

$$t'_{d} = \frac{Q_{OB}}{I_{B1}}$$
(5-3)

where

- $t'_d$  = the actual turn-on delay (delay time as usually measured contains 10% of the rise time)
- $Q_{OB} =$  the off bias charge stored in both junctions
  - $I_{B1}$  = the magnitude of the turn-on current step.

Referring to the continuity equation, it should be clear that  $q_a$  and  $q_x$  are zero and that recombination does not exist with both junctions reversed biased.
From the continuity equation,  $Q_{\rm OB}$  is simply the charge required to change the voltage on the emitter and collector transition capacitances ( $C_{\rm Te}$  and  $C_{\rm Tc}$ ) and any base to ground, or base to collector or supply stray capacitance. It is given by

$$Q_{0B} = \int_{V_{0B}}^{V_{TF}} C_{ib} dv_{BE} + \int_{V_{1}+V_{0B}}^{V_{1}-V_{TF}} C_{ob} dv_{CB}$$
(5-4)

where

 $V_{OB} \equiv$  the base off-bias (a reverse voltage).

 $V_{TF} \equiv$  the threshold of conduction voltage (a small forward voltage).

 $V_1 \equiv$  the off voltage level at the collector.

Equations similar to this are covered in the literature<sup>3</sup>.

There are several methods of finding  $Q_{OB}$ . One method is to measure  $t_d$  as a function of  $V_{OB}$ ,  $V_1$ , and  $I_{B1}$  and calculate  $Q_{OB}$  from equation 5-3. The results can be plotted and would be found to be independent of  $I_{B1}$ . This is attractive and a convenient method to use. However, with high speed transistors it is extremely difficult to obtain an input signal with a fast enough rise time so that it will not influence the measurement.

Another approach is to use equation 5-4 and find  $Q_{OB}$  analytically. To do this, the behavior of  $C_{ib}$  and  $C_{ob}$  vs. voltage must be known. Both of these capacitances are the sum of a transition and a stray capacitance; i.e.,  $C_{ib} \Rightarrow C_{Te} + C_{se}$ , and  $C_{ob} = C_{Te} + C_{se}$ . Usually  $C_{Te}$  follows a square root behavior while  $C_{Te}$  varies approximately as the cube root for graded junctions, the square root for step junctions, and is nearly constant for narrow epitaxial collector-base junctions. That is:

$$C_T \propto 1/(V)^n$$
.

This relationship states that as  $V \rightarrow 0$ ,  $C_T \rightarrow \infty$ . This inconsistency with fact is usually resolved by saying that the "actual" junction voltage is added to the "contact potential", therefore V never goes to zero. However, the value to use for the contact potential is questionable making the results of the analytical approach considerably in error.

A straightforward approach, which does not have the limitations of the previous methods, is to obtain a plot of the input and output capacitances vs. voltage and perform a graphical integration. This can usually be done by using information normally given on the data sheet. The  $C_{ib}$  and  $C_{ob}$  data can be used because the stray capacitance of the transistor case is usually included in this information. Examples will be given to illustrate some of these ideas. In the following examples, a bar over a term ( $\overline{C}$ ) is used to indicate a maximum value, a bar under a term ( $\underline{C}$ ) indicates a minimum value and a tilde over a term ( $\overline{C}$ ) indicates a typical value.



Figure 5-2 — C<sub>ob</sub> Behavior for a 2N964A Transistor



Figure 5-3 - Cib Behavior for a 2N964A

**Example 1:** From  $C_{ob}$  and  $C_{ib}$  data for the 2N964A (Figures 5-2 and 5-3) determine  $Q_{OB}$  when the reverse bias ( $V_{OB}$ ) is 2 volts and the collector voltage ( $V_1$ ) is 6 volts.

Solution:

Since the 2N964A is a germanium transistor, assume that  $V_{TF} \equiv 0$ . Examination of the area indicated in Figure 5-2 shows that the average capacitance is 4.2 pF, and the voltage differential is 2 volts.

$$Q_{Cob} = \triangle (CV) \equiv (4.2) \ (2) \equiv 8.4 \ pC.$$

From Figure 5-3 notice that the effective capacitance for  $Q_{Cib}$  can be considered as a rectangle of 3 pF x 2V, plus the area of two small triangles.

... 
$$Q_{Cib} = (CV) = (3x2) + \left(\frac{1.1}{2}\right)(2) + (\frac{1}{2})(.5) = 7.35 \text{ pC}$$
  
and  $Q_{OB} = 8.4 + 7.35 = 15.75 \text{ pC}$ .

**Example 2:** From information provided on the 2N834 data sheet, develop graphs similar to Figures 5-2 and 5-3 so that  $Q_{OB}$  can be determined. The data sheet provides:  $\overline{C}_{ob} = 4 \text{ pF}$ , at  $V_{CB} = 10$ V, and Figure 5-4. Solution:

The limited specifications make this problem more difficult than the previous example, however, a satisfactory estimate can be obtained.



Figure 5-4 — Collector and Emitter Capacitance Characteristics



Figure 5-5 - Linear Plot of CTe & CTc

- 1. Plot a linear graph of typical  $C_{Te}$  and  $C_{Te}$  vs. voltage as shown in Figure 5-5. This can be done for  $C_{Te}$  by subtracting the value of the stray header and can capacitances (see Table 5-1) from several points on the  $C_{ob}$  curve and plotting the new values. Since  $C_{Te}$  curve is given it can be transferred directly to the linear graph.
- 2. To obtain maximum values, apply the multiplying factor based upon the ratio of maximum to typical transition capacitance. The multiplying factor is given by:

$$M_{\rm C} = \frac{\overline{C}_{\rm ob} - C_{\rm sc}}{\widetilde{C}_{\rm ob} - C_{\rm sc}} = \frac{4 - .7}{2.4 - .7} = 1.94$$

All points on the  $C_{Te}$  curve should be multiplied by  $M_C$ . This practice makes the valid assumption that there is no relationship between the transition capacitance value and the variation of transition capacitance with voltage. No maximum  $C_{ib}$  or  $C_{Te}$  data is given. However, experience shows that it is usually about twice the typical also.

If desired, maximum transition capacitance curves can be plotted, or maximum  $Q_{OB}$  can be computed from the typical curves of Figure 5-5 as

$$Q_{OB} = 2 (Q_{CTe} + Q_{CTe}) + (C_{sc} + C_{se}) (V_{OB} + V_{TF}).$$

Alternately the stray capacitances could be added in, a maximum  $C_{ob}$  and  $C_{ib}$  curve drawn, and  $Q_{OB}$  computed as in the previous example.

TABLE 5-1

STRAY HEADER AND CAN CAPACITANCE FOR MOTOROLA SWITCHING TRANSISTORS				
Case	$C_{se}$	C <sub>so</sub>	$C_{se}$	
TO-5	0.6	0.6	0.0	
TO-18	0.7	0.7	0.0	



In switching transistors, it is common for the collector to be electrically connected to the case. Thus, the main source of capacitance is between the header and the leads to the base and emitter contacts. The lead-to-lead capacitance between the base and emitter is negligible.

The proper way to measure  $C_{ob}$  is to ground the collector to avoid stray pickup. Then,

$$C_{ob} = C_{Tc} + C_{sc}$$

When measuring  $C_{ib}$ ,  $C_{sc}$  can be included in the measurement by grounding all other leads, or it can be nulled out using a guard voltage.

For delay time calculations, obviously only  $C_{sc}$  is of significance. However, the transistor socket, base bias resistor, and wiring all contribute to a stray capacitance from base to ground.

In silicon transistors,  $V_{TF}$  is on the order of 0.5 volt and therefore, it must be considered. The part of  $Q_{OB}$  due to  $V_{TF}$  is significant in relation to the part of  $Q_{OB}$  due to  $V_{OB}$ . This occurs because  $C_{Te}$  is rather high in the forward bias region as the projection of the data sheet information in Figure 5-5 shows. Experimentally it has been found that using a value of  $V_{TF}$  which is 0.1 to 0.2 volt less than  $SV_{BE}$  works well. The higher the collector current being switched, the greater the difference becomes between  $SV_{BE}$  and  $V_{TF}$ .

Finally, the validity of equation 5-3, which shows the relationship between  $t'_{\rm d}$  and  $Q_{\rm OB}$  for a step of constant current  $I_{\rm B1}$ , is questionable in a practical circuit. For equation 5-3 to become accurate, the input pulse rise time must be less than a tenth of the delay time and its amplitude must be greater than ten times  $(V_{\rm OB} + V_{\rm TF})$ . These conditions are seldom encountered in practice. Therefore, equation 5-3 should be regarded as an optimistic approximation to the real case. Nevertheless,  $Q_{\rm OB}$  constitutes the charge which must be removed during the delay time period, and forms a useful basis of comparison between transistor types. The simplest way to find delay time is to analyze the driving circuit to determine the time necessary to deliver the charge  $Q_{\rm OB}$  to the input capacitance of the transistor.

## 5-4 — Rise Time

In order to turn on a transistor, sufficient charge must be supplied to do the following:

- 1. Charge the input transition capacitance  $C_{ib}$  to  $V_{BE}$ , and establish the proper carrier gradient in the base region to permit the desired collector current to flow. The charge required to do this function is called  $Q_I$ .
- 2. Change the voltage on the collector capacitance  $(C_{ob})$  from the off level at the beginning of injection  $(V_1 V_{TF})$  to a new level  $(V_0 V_{BE})$ . The charge required for this function is called  $Q_V$ .
- 3. Allow for recombination. This charge will be called  $Q_{\rm R}$ .

Referring to the continuity equation, note that for the rise time interval the terms involving the excess charge  $q_x$  are zero and the equation becomes

$$\int_{0}^{t} i_{B} dt = \int_{0}^{Q_{a}} dq_{a} + \int_{0}^{t} \frac{q_{a}}{\tau_{a}} dt + \int_{V_{BE1}}^{V_{BE2}} C_{ib} dv_{BE} + \int_{V_{CB1}}^{V_{CB2}} C_{ob} dv_{CB}.$$
(5-5a)

Using the correspondence between terms previously discussed and the continuity equation, and lumping the dq<sub>a</sub> and  $C_{ib}$  terms into Q<sub>I</sub>, the equation for a step of input current I<sub>B1</sub> is

$$I_{B1}t_r = Q_I + Q_V + Q_R.$$
 (5-5b)

In Chapter 1, it was explained that the base current is a result of injection into the emitter and recombination. In transistors operated at not more than three times the collector current at the point of maximum gain, injection from the base is negligible and recombination is the dominant factor in determining the base current. The recombination current is simply  $i_C/\beta$  and the recombination charge during the rise time interval is

$$Q_{\rm R} = \int_{0}^{t_{\rm r}} i_{\rm C}/\beta \, \mathrm{dt} = \int_{0}^{t_{\rm r}} \frac{q_{\rm a}}{\tau_{\rm a}} \, \mathrm{dt}.$$
 (5-6)

To evaluate equation 5-6 the variation of  $i_c$  with time must be known. It actually increases approximately exponentially, however, if sufficient overdrive is applied it will be nearly linear. This is evident by examining Figure 5-6. Notice the exponential rise time when  $I_{B1}$  is just large enough to allow a current  $I_c \approx V_1/R'_c$  to flow. ( $V_1$  is the off level and  $R'_c$  is the Thevenin equivalent of the load circuit). The rise time ( $t_{r1}$ ) from zero to the 90% point will be 2.3 transistor time constants.

Now consider the same transistor being turned on by a current equal to twice the previous value. The output current tries to rise to a value twice as great as the previous current but is limited by  $V_1/R'_C$  to the same value as before. By overdriving, the slowly rising portion of the exponential is clipped thereby substantially shortening rise time and making the response of  $i_C$  as a function of



Figure 5-6 — Effect of Overdrive upon Rise Time



Figure 5-7 — Graphical Method for Determining Recombination Charge

time appear nearly linear. Thus, rise time could be made as short as desired\* by the use of heavy overdrive currents, the reduction in time being approximately proportional to the drive current once an overdrive of 2:1 is exceeded.

Assume that some overdrive is used and find  $Q_R$  by assuming  $i_C$  increases linearly with time. This is accomplished by a graphical integration using Figure 5-7.  $Q_R$  is simply the area under the curve which is given as

$$Q_{\rm R} = \frac{t_{\rm r} I_{\rm C}}{2 \beta_{\rm o}}.$$
(5-7)

Substituting this result in equation 5-5b and solving for  $t_r$ 

$$t_{\rm r} = \frac{Q_{\rm I} + Q_{\rm V}}{I_{\rm B1} - I_{\rm C}/2 \,\beta_{\rm o}} \tag{5-8}$$

Since  $Q_I$  and  $Q_V$  are not normally specified on data sheets and are difficult to measure directly, it is instructive to put equation 5-8 into a more familiar form. Essentially  $Q_I$  represents the charge required to supply  $C_{Te}$  and  $C_{De}$ . Phillips<sup>4</sup> shows that

$$Q_{I} = \frac{I_{C}}{\omega_{\tau}}.$$
(5-9)

Where  $\omega_{\tau}$ , the gain-bandwidth product, represents the cutoff frequency which  $C_{De}$  and  $C_{ib}$  form with the small signal emitter resistance (r<sub>e</sub>).

i.e., 
$$\omega_{\tau} = \frac{1}{r_{e} (C_{De} + C_{ib})}$$
, using a small signal equivalent representation.

The charge  $Q_v$  is simply  $\triangle [(C_{Te} + C_{se}) V_{CB}]$ . Since  $C_{Te}$  varies inversely with voltage,  $Q_v$  can be represented as  $(K_Q C_{Te} + C_{se}) \triangle V_{CB}$ ; where  $C_{Te}$  is a constant if the value of  $K_Q$  is chosen so that the change in charge is the same as  $\triangle (C_{Te} V_{CB})$  for a given voltage swing. In other words:

$$\mathbf{C}_{\mathrm{Tc}}\left(\mathrm{eff}\right) = \frac{\triangle \mathbf{Q}}{\triangle \mathbf{V}} = \mathbf{K}_{\mathbf{Q}} \mathbf{C}_{\mathrm{Tc}} \tag{5-10}$$

A general mathematical expression for this was developed by Narud and Aaron<sup>5</sup> who show that

$$K_{Q} = \frac{C_{Tc}(eff)}{C_{Tc}} = \frac{1 - V_{F}/V_{I}}{(1-n)(1-V_{F}/V_{I})}$$
(5-11)

where

 $C_{Te}$  is measured at  $V_{I}$ , the initial high voltage.

 $V_F$  is the final low voltage.

n is the exponent governing the  $C_{Tc}$  vs. V relationship.

Table 5-2 gives  $K_Q$  values for a few important cases as calculated from equation 5-11.

\*The lower limit upon rise time is approximately equal to the transit time of a carrier through the base.

Using the derived expressions an equivalent expression for  $Q_v$  may be written as

$$\mathbf{Q}_{\mathbf{v}} \equiv (\mathbf{K}_{\mathbf{Q}} \mathbf{C}_{\mathrm{Te}} + \mathbf{C}_{\mathrm{sc}}) \bigtriangleup \mathbf{V}_{\mathrm{CB}}.$$
 (5-12)

Most authors have neglected the stray capacitance term, ( $C_{sc}$ ). The bracketed term can be defined as an average collector-base feedback capacitance ( $C_{t}$ ).

Since the rise time is usually expressed at the 90% point, by assuming  $\triangle V_{CB} \approx \triangle V_{CE}, \triangle V_{CB}$  can be written as 0.9  $I_C R'_C$  where  $I_C$  is the final value of current which flows and  $R'_C$  is the Thevenin equivalent load resistance. The  $Q_I$  term should also use 0.9  $I_C$ . Making these substitutions and also using equations 5-9 and 5-12 with equation 5-8 the rise time is expressed as:

$$t_{\rm r} = \frac{0.9 \ I_{\rm C} (1/\omega_{\tau} + C_{\rm f} {\rm R}'_{\rm C})}{I_{\rm B1} - I_{\rm C}/2\beta_{\rm o}}.$$
 (5-13)

JUNCTION TYPE	$\begin{array}{c} \text{STEP} \\ (n \equiv \frac{1}{2}) \end{array}$	$\begin{array}{c} \text{GRADED} \\ (n \equiv 1/3) \end{array}$	EPITAXIAL (n = 1/10)
$K_{Q1} \begin{pmatrix} 0 - 90\% \\ V_{F} = 0.1 V_{I} \end{pmatrix}$	1.52	1.31	1.08
$K_{Q2} \begin{pmatrix} 0 - 100\% \\ V_F = 0 \end{pmatrix}$	2.0	1.50	1.11

### TABLE 5-2 — VALUES OF $K_{0}$

Note that if  $I_{\rm B1}$  is large compared to the recombination term the expression becomes:

$$\mathbf{t}_{\mathrm{r}} = 0.9 \; \frac{\mathbf{I}_{\mathrm{C}}}{\mathbf{I}_{\mathrm{B1}}} \Big( \frac{1}{\omega_{\tau}} + \; \mathbf{C}_{\mathrm{f}} \, \mathbf{R'_{\mathrm{C}}} \Big).$$

It is convenient to regard  $0.9\left(\frac{1}{\omega_{\tau}} + C_{f} R'_{c}\right)$  as an active region time con-

stant  $\tau_A$  describing the time response to the 90% point.  $\tau_A$  should not be confused with the active region *lifetime*  $\tau_a$ . Divide both sides of the fraction in equation 5-13 by I<sub>B1</sub>, substitute  $\beta_F$  for I<sub>C</sub>/I<sub>B1</sub>, and substitute  $\tau_A$  for its equivalent expression to obtain a simple equation for rise time.

$$\mathbf{t}_{\mathbf{r}} = \frac{\beta_{\mathbf{F}} \, \tau_{\mathbf{A}}}{1 - \beta_{\mathbf{F}} / 2\beta_{\mathbf{o}}}.$$
(5-14)

The  $\tau_{\rm A}$  term is a fundamental transistor property while the term  $\frac{1}{1 - \beta_{\rm F}/2\beta_{\rm o}}$  is a current drive term or a universal rise time factor.

This expression assumes that  $\beta_0 = \beta$  and is constant over the load line traversed, and also that emitter efficiency is close to unity. These assumptions seldom cause significant error in practice.

It is interesting to compare these results to those obtained by various authors in the field using a formal method. The approach just outlined is essentially that used by Hwang, Cleverly, and Monsour.<sup>6</sup>

In the first and still the classic paper in the field, John Moll<sup>7</sup> described the transient behavior of junction transistors for the special case where a transistor is assumed to be linear, the effect of collector capacitance,  $C_{\rm ob}$ , is negligible and a step of base current is applied to the input. Using his results but a different notation:

$$t_r = \frac{1}{(1 - \alpha_N) \omega_{\alpha}} \ln \frac{I_{B1}}{I_{B1} - 0.9 I_C \left(\frac{1 - \alpha_N}{\alpha_N}\right)}.$$
 (5-15)

where

 $t_r =$ the rise time (0 to 90%)

 $\alpha_{\rm N} \equiv {\rm common \ base \ forward \ current \ gain}$ 

- $I_{B1} \equiv$  steady state base on current (magnitude of input current step)
- $I_{\rm C} \equiv$  steady state collector on current
- $\omega \alpha \equiv$  alpha cutoff frequency (rad/sec).

Easley<sup>8</sup> showed that the effect of  $C_{\rm Tc}$  and the load resistor,  $R_{\rm L}$ , could be included in most cases by the addition of a simple correction factor. Thus, he developed:

$$\mathbf{t}_{\mathrm{r}} = \frac{1 + \omega_{\alpha} \mathbf{R}_{\mathrm{L}} \mathbf{C}_{\mathrm{Tc}}}{(1 - \alpha_{\mathrm{N}}) \, \omega_{\alpha}} \ln \frac{\mathbf{I}_{\mathrm{B1}}}{\mathbf{I}_{\mathrm{B1}} - 0.9 \, \mathbf{I}_{\mathrm{C}} \left(\frac{1 - \alpha_{\mathrm{N}}}{\alpha_{\mathrm{N}}}\right)}.$$
 (5-16)

When the  $R_{L} C_{Tc}$  product is small compared to  $\frac{1}{\omega_{\alpha}}$  equation 5-16 degenerates to equation 5-15.

In equation 5-16,  $C_{Tc}$  must be assigned the effective or average value C since it is a function of voltage as Bashkow<sup>9</sup> has pointed out. Narud<sup>5</sup> has generalized Bashkow's results as was indicated earlier.

Other authors have shown that  $\omega_{\alpha}$  should be modified by the factor 1.22. Using the charge control approach developed by Beaufoy and Sparks<sup>1</sup>, Phillips<sup>4</sup> has illustrated that  $\omega_{\tau}$  the gain-bandwidth product is a more accurate term to use than  $\omega_{\alpha}$ .

After reviewing the various literature, it has been concluded that the best expression for rise time is:

$$\mathbf{t}_{\mathrm{r}} = (\beta_{\mathrm{o}} + 1) \left( \frac{1}{\omega_{\tau}} + \mathbf{R}_{\mathrm{L}} \mathbf{C}_{\mathrm{f}} \right) \ln \frac{\mathbf{I}_{\mathrm{B1}}}{\mathbf{I}_{\mathrm{B1}} - 0.9 \, \mathbf{I}_{\mathrm{C}} / \beta_{\mathrm{o}}} \qquad (5-17a)$$
$$\beta_{\mathrm{o}} = \frac{\alpha_{\mathrm{N}}}{1 - \alpha_{\mathrm{N}}}.$$

where:

\*Unity emitter efficiency means that injection from the base into the emitter is zero.

Since  $\beta_{\rm F} = I_{\rm C}/I_{\rm B1}$ , and normally it can be assumed that  $\beta_{\rm o} \gg 1$ , then equation 5-17a may be written as:

$$t_{\rm r} = \beta_{\rm o} \left( \frac{1}{\omega_{\tau}} + R_{\rm L} C_{\rm f} \right) \ln \frac{1}{1 - 0.9 \,\beta_{\rm F} / \beta_{\rm o}}$$

By making the substitution for  $au_{
m A}$  and manipulating terms:

$$\mathbf{t}_{\mathbf{r}} = (\mathcal{T}_{\mathbf{A}}\beta_{\mathbf{F}}) \frac{\beta_{\mathbf{o}}}{0.9 \ \beta_{\mathbf{F}}} \ln\left(\frac{1}{1 - 0.9 \ \beta_{\mathbf{F}}/\beta_{\mathbf{o}}}\right). \tag{5-17b}$$

This equation is of the same general form as equation 5-14 except that the drive term or rise time factor is more complicated. That is, both equations can be written:

$$\mathbf{t}_{\mathbf{r}} \equiv (\tau_{\mathbf{A}} \beta_{\mathbf{F}}) \, \mathbf{R} \tag{5-18}$$

where  $\mathbf{R} = \frac{1}{1 - \beta_{\mathrm{F}}/2\beta_{\mathrm{o}}}$  (assuming a linear rise time)

or  $\mathbf{R} = \frac{\beta_o}{0.9 \beta_F} \ln \left( \frac{1}{1 - 0.9 \beta_F / \beta_o} \right)$  (assuming an exponential rise time which is clipped).

Since the R term contains only the ratio of forced gain  $\beta_{\rm F}$  to current gain  $\beta_o$ , it can be plotted as a function of this ratio as shown in Figure 5-8. Notice that the two curves are nearly identical until  $\beta_o/\beta_{\rm F}$  is less than 1.5. This amount of overdrive is almost always used, in which case the simple approximation is accurate enough for engineering calculations. Both R factors contain the assumption that  $\beta$  is constant over the load line. This is, of course, not true but the error introduced by a varying  $\beta$  is normally not significant.



Figure 5-8 — Comparison of the Two Rise Time Factors

Equation 5-14, is readily solved for the value of  $\beta_{\rm F}$  required to obtain a desired rise time, by simply manipulating terms.

$$\beta_{\rm F} = \frac{{\rm t}_{\rm r}}{\tau_{\Lambda} + {\rm t}_{\rm r}/2\beta_{\rm o}}.$$
(5-19)

**SUMMARY OF RISE TIME CHARACTERISTICS:** It has been shown that fundamentally the input circuit must deliver enough charge to:

- 1. Cause collector current to assume a new value.
- 2. Change the collector voltage.
- 3. Allow for recombination.

The charges involved in each of these functions were called  $Q_I$ ,  $Q_V$  and  $Q_R$  respectively. Expressions were developed relating  $Q_I$  to  $\omega_\tau$  (the gain-bandwidth product), and  $Q_V$  to  $C_{ob}$  (the collector output capacitance). The values of these charges depend upon the operating points traversed during the rise time interval (the load line). The time involved does not influence their value. However  $Q_R$  is time dependent and also very dependent upon the value of  $\beta$  which is influenced by the load line.

These charges were then related to a fundamental time constant  $\tau_A$  and the effect of recombination ( $\beta$ ) was incorporated in a drive factor R. By comparing the R factor derived rigorously, to that obtained from an intuitive approach which assumed that  $I_C$  was a linearly increasing function of time, it was shown that all approaches in the literature are essentially the same.

At this point, it might be well to question the usefulness of the R factors, as they were developed assuming that the input signal was a step of constant current which is never met in practice. However, if the amplitude of the input has reached its final value during the turn-on delay interval, then, during rise time, the transistor does see a constant level which is as though a voltage step were initially applied. The input current can be considered constant as long as  $V_{BE} - V_{TF}$  is 1/10 or less of the applied signal and the impedance in the base is constant. In practice, this means that the input signal must be greater than 3 volts and the circuits must be resistance coupled, unless the coupling capacitor is so large that it can be considered a short-circuit during the turn-on period. Fortunately, a number of circuits do fulfill these requirements.

USE OF THE CHARGE AND TIME CONSTANT CHARACTERISTICS: In order to compute rise time,  $\tau_A$  and  $\beta$  as a function of voltage and current must be known. If  $\omega_{\tau}$  and  $C_{Tc}$  or  $C_{ob}$  information is given, or the rise time in a test circuit specified, then these data may be used to find  $\tau_A$ . From the previously developed equations, it should be clear that the following highly usable relationship holds.

$$Q_{A} = \tau_{A} I_{C} = Q_{I} + Q_{V} = \frac{0.9 I_{C}}{\omega_{\tau}} + \triangle V_{CB} C_{f}$$
 (5-20a)

 $Q_{\rm A}$  is the total active charge required by the transistor for  $I_{\rm C}$  to reach 90% of its final value.

 $\omega_{\tau}$  and  $C_{f}$  must be average or effective values over the load line. The following examples illustrate how rise time is determined using these principles.

**EXAMPLE 1:** Determine the rise time of a 2N964A transistor at an on collector current of 20 mA and an off collector voltage of 10 volts, when a step function of input current of 1.0 mA is applied. The junction temperature is  $0^{\circ}$ C. Solution:

From the curve of  $\tau_{\Lambda}$  vs. I<sub>c</sub> (Figure 5-9), at 20 mA,  $\tilde{\tau}_{\Lambda} = 0.5$  nS and  $\tilde{\tau}_{\Lambda} = 1.2$  nS. However, this is given at a collector off level (V<sub>1</sub>) of 5.5 V.

For this device,  $\omega_{\tau}$  is relatively independent of  $V_{CB}$  but  $\tau_A$ , as given by the curve, must be corrected for the extra charge due to the increase of  $\triangle V_{CB}$ . A graph of  $C_{ob}$  vs.  $V_{CB}$  is shown in Figure 5-10 which is taken directly from the data



Figure 5-10 — Junction Capacitance Variations

sheet. From this graph, the amount of  $Q_v$  (shaded area) to be added is

$$\Delta \overline{\mathbf{Q}}_{v} = (4.1) (4.5) = 18.4 \text{ pC}$$
  
 $\Delta \widetilde{\mathbf{Q}}_{v} = (2.3) (4.5) = 10.4 \text{ pC}.$ 

At 5.5 volts and 20 mA

$$\overline{\mathbf{Q}}_{\mathrm{A}} \equiv \overline{\boldsymbol{\tau}}_{\mathrm{A}} \mathbf{I}_{\mathrm{C}} \equiv (1.2) (20) \equiv 24 \, \mathrm{pC}$$
$$\overline{\mathbf{Q}}_{\mathrm{A}} = \boldsymbol{\tau}_{\mathrm{A}} \mathbf{I}_{\mathrm{C}} \equiv (0.5) (20) \equiv 10 \, \mathrm{pC}.$$

At 10 volts and 20 mA

$$\overline{Q}_{A} = 18.4 + 24 = 42.4 \text{ pC}$$
  
 $\widetilde{Q}_{A} = 10.4 + 10 = 20.4 \text{ pC}.$ 

 $au_{
m A}$  at 10 volts and 20 mA is

$$ar{ au}_{A} = ar{Q}_{A}/I_{C} = rac{42.4}{20} = 2.12 \text{ nS}$$
  
 $ar{ au}_{A} = ar{Q}_{A}/I_{C} = rac{20.4}{20} = 1.02 \text{ nS}.$ 

The rise times are easily estimated by finding  $\underline{\beta}_0$  and  $\overline{\beta}_0$  at 0°C. From the current gain curve, for this transistor, shown in Figure 5-11,  $\underline{\beta}_0 = 32$  at 20 mA and 0°C and the typical value is twice the minimum value as indicated in the tabular data at the rear of this handbook. The equation developed for rise time is

$$t_r = \tau_A \beta_F R.$$
  
From Figure 5-8,  $\overline{R} = 1.5$  corresponding to a  $\frac{\beta_o}{\beta_F} = \frac{32}{20} = 1.6$   
and  $\widetilde{R} = 1.19$  corresponding to a  $\frac{\widetilde{\beta}_o}{\beta_F} = \frac{64}{20} = 3.2.$ 

Therefore:

$$\overline{\mathbf{t}}_{\mathrm{r}} = \overline{\boldsymbol{\tau}}_{\mathrm{A}} \beta_{\mathrm{F}} \,\overline{\mathbf{R}} = (2.12) \,(10) \,(1.6) = 34 \text{ nS}$$
$$\overline{\mathbf{t}}_{\mathrm{r}} = \overline{\boldsymbol{\tau}}_{\mathrm{A}} \beta_{\mathrm{F}} \,\overline{\mathbf{R}} = (1.02) \,(10) \,(1.19) = 12.1 \text{ nS}.$$

**CALCULATING**  $\tau_A$  **FROM CONVENTIONAL DATA**: If the active region time constant  $\tau_A$  is not specified, a value for  $\tau_A$  can be approximated by using

$$\tau_{\rm A} = \frac{.9 \, {\rm I}_{\rm C}/\omega_{\tau} + \bigtriangleup \, {\rm V}_{\rm CB} ({\rm K}_{\rm Q} {\rm C}_{\rm Te} + {\rm C}_{\rm sc})}{{\rm I}_{\rm C}}$$
(5-20b)

The gain-bandwidth product  $(\omega_{\tau} = 2\pi f_{\tau})$  may be obtained from curves similar to the ones shown in Figure 5-12.



Figure 5-11 — Current Gain Characteristics



Figure 5-12 — Typical  $f_{\tau}$  Characteristics

The specified  $f_{\tau}$  curves on data sheets are usually typical curves and therefore, the value obtained must be normalized to obtain a minimum. Since behavior of  $\omega_{\tau}$  with operating bias is not dependent upon its absolute value, a simple ratio can be used. Calculate  $\omega_{\tau}$  from

$$\underline{\omega}_{\tau}$$
 (ave)  $\equiv [2\pi f_{\tau} \text{ (ave. from curves)}] \left[ \frac{\underline{f}_{\tau}}{\widetilde{f}_{\tau}} \text{ (at point where } f_{\tau} \text{ is specified)} \right]$ 

The collector capacitance can be obtained from data sheet charts similar to the one shown in Figure 5-13. Since these are usually typical curves, the data must be normalized to obtain a worst-case value of  $C_{\rm Te}$ . Since the variation of  $C_{\rm Te}$  with voltage is not dependent upon its absolute value, the worst case value can be calculated from

$$\overline{C}_{Tc} = [\widetilde{C}_{Tc} \text{ (at desired condition)}] \left[ \frac{\overline{C}_{Tc}}{\widetilde{C}_{Tc}} \text{ (at specific test condition)} \right]$$

The voltage  $\triangle V_{CB}$  which represents the collector-base voltage at the 90% point of  $I_C$  requires some discussion. Figure 5-14 illustrates the voltages on the transistor at the beginning and end of the rise time interval. From the figure, it can be determined that

$$\Delta V_{CB} = V_{CB1} - V_{CB2} = V_1 - V_{TF} - SV_{CE} + V_{BE}.$$
 (5-21a)

The voltage  $V_{TF}$  is normally only 1 or 2 tenths of a volt less than  $V_{BE}$ , and  $SV_{CE}$  normally is in the range of 1 or 2 tenths of a volt;  $\therefore V_{BE} \approx V_{TF} + SV_{CE}$ . Thus, all of the terms cancel except  $V_1$ . Therefore,  $\triangle V_{CB} \approx V_1$  for the full swing of  $I_C$ . At the 90% point used in computing rise time

$$\triangle V_{CB} \approx 0.9 V_1 \tag{5-21b}$$

with the high voltage point at  $V_1 - V_{TF}$ .

**EXAMPLE 2:** Determine  $\tau_A$  for a 2N834 with a load line of  $V_1 = 20$  volts and  $I_C = 25$  mA using Figures 5-12 and 5-13.

#### SOLUTION:

- 1. Calculate  $Q_I$  to the 90% point.
  - a) Determine the ratio  $f_{\tau}/\tilde{f}_{\tau}$ .

From the electrical characteristics chart, of the 2N834 @ 20 V & 10 mA,  $\underline{f}_{\tau} = 350$  mcs,  $\tilde{f}_{\tau} = 500$  mcs.

$$\therefore \ \frac{\underline{f}_{\tau}}{\overline{f}_{\tau}} = \frac{350}{500} = .7.$$

b) Estimate an average  $\tilde{f}_{\tau}$  over the load line from Figure 5-12. A reasonable estimate is  $\tilde{f}_{\tau} = 420$  mcs.

Then:

$$\underline{\omega}_{\tau} \equiv 2\pi \ (420) \ (0.7) \equiv 1840 \ \mathrm{mcs}$$

and  $\overline{Q}_{I} \equiv 0.9 \ I_{C}/\underline{\omega}_{\tau} \equiv 0.9 \ (25)/1840 \equiv 12.2 \ pC.$ 

2. Calculate  $Q_v$ .

From the electrical characteristics chart

 $\overline{C}_{ob} \equiv 4 \text{ pF}$  at 10V

 $\mathbf{\widetilde{C}}_{ob} \equiv 2.4 \text{ pF}$  at 10V.

Subtracting the stray capacitance of 0.7 pF (See Table 5-1)

Construct a typical  $C_{Te}$  curve by subtracting the stray capacitance of 0.7pF. Multiply points on this curve by 1.94 to get a curve of  $C_{Te}$ . Then add-in



Figure 5-13 — Typical and Constructed Maximum Capacitance Variations



(a) CONDITIONS AT BEGINNING OF RISE TIME INTERVAL

 $v_{CB1} = v_1 - v_{TF}$ 

V<sub>BE</sub>

(b) CONDITIONS AT END OF RISE TIME INTERVAL

 $v_{\rm CB2} = s v_{\rm CE} - v_{\rm BE}$ 



the stray capacitance to obtain a curve of  $\overline{C}_{ob}$ . These are shown as broken line curves on Figure 5-13.

Since  $V_1 = 20$  V,  $\triangle V_{CB} = .9$   $V_1 = 18$  V. Take  $V_{TF} = 0.5$  V and find the area under the  $C_{ob}$  curve from 19.5 to 1.5 volts. From the constructed curve,  $\overline{Q}_V = (4.6) (18) = 82.8$  pC.

3. Calculate  $\overline{\tau}_{A}$ .

$$\overline{\tau}_{A} = \frac{\overline{Q}_{I} + \overline{Q}_{V}}{I_{C}} = \frac{12.2 + 82.8}{25} = 3.8 \text{ nS}.$$

It should be evident that  $\tau_A$  will vary somewhat with the load line. Figures 5-15a through 5-15d illustrate measured  $\tau_A$  behavior for a number of transistor types. Notice that the two curves of  $\tau_A$  vs.  $I_C$ , with different voltage, cross. Several effects are responsible for this behavior. As current is raised  $f_{\tau}$  decreases and becomes more affected by the collector voltage. This effect is shown on Figure 5-16, which indicates small signal  $f_{\tau}$  behavior. Since the average  $f_{\tau}$  over the load line is important in switching applications, the increase in  $\tau_A$  due to a drop in  $f_{\tau}$  becomes apparent at currents much larger than the peak of small signal  $f_{\tau}$  shown in Figure 5-16. At high currents  $Q_I$  is much larger than  $Q_V$ , hence increases in  $V_I$  manifest themselves in reducing  $Q_I$  while the increase in  $Q_V$  is negligible by comparison. At low currents the primary factor is  $C_{ob}$ ; as shown in the previous example, the effect of  $\omega_{\tau}$  is small. Thus  $\tau_A$  becomes proportional to voltage.



Figure 5-15a — Active Region Time Constant Characteristics for a 2N964 Transistor



IC, COLLECTOR CURRENT (mA)

Figure 5-15b --- Active Region Time Constant Characteristics for a 2N705 Transistor



Figure 5-15c — Active Region Time Constant Characteristics for a 2N2218 Transistor



Figure 5-15d — Active Region Time Constant Characteristics for a 2N2538 Transistor



Figure 5-16 — Typical  $f_{\tau}$  Characteristics

# 5-5 — Storage Time

Storage time results from a transistor being driven into saturation by a turn on signal greater than that required to produce the collector current limited by  $\frac{V_{CC}}{R_C}$ . That is,  $I_{B1} > I_C/\beta_o$ . If the transistor is driven into saturation, the collectorbase junction becomes forward biased and the collector begins to act like an emitter and injects carriers into the base. As a result of both junctions being forward biased, excess carriers, which form a charge, accumulate in the base, and also in the collector if its resistivity is appreciable. This excess charge must be removed for the transistor to turn off.

An expression for storage time can be obtained from the basic charge continuity equation. Since the voltages across the transistor junctions are constant during the storage time interval, the effects of  $C_{Te}$  and  $C_{Te}$  need not be considered. The collector current does not change so charge associated with it does not affect storage time. The continuity equation during storage time becomes

$$\int_{0}^{t_{s}} i_{B}dt = \int_{Q_{x}}^{0} dq_{x} + \int_{0}^{t_{s}} \frac{q_{x}dt}{\tau_{x}} + \int_{0}^{t_{s}} \frac{q_{a}dt}{\tau_{a}}.$$
 (5-22)

Equation 5-22 states that the input charge must equal the internal charges which are the following:

- 1. The excess charge caused by the presence of minority carriers in the base region. The amount of this charge, when on, will be called  $Q_x$  and is proportional to the excess base current  $I_{Bx}$  by the constant of proportionality,  $\tau_x$ .
- 2. The recombination charge which is in two parts. The first,  $Q_{Rx}$ , is caused by recombination of the excess carriers having a time constant or lifetime  $\tau_x$ . The second part is caused by recombination of the "active" carriers; that is, the carriers needed to maintain the collector current. This charge will be called  $Q_{Ra}$  and its lifetime  $\tau_a$ .

For a step of reverse base current  $I_{B2}$ 

$$-I_{B2} t_s = -Q_x + Q_{Rx} + Q_{Ra}.$$
(5-23)

Let us now attempt to grasp an intuitive picture of what happens when a transistor is in saturation, and its behavior during the storage time interval. Consider the PNP transistor and its charge diagram shown in Figure 5-17b. When in saturation, an electron current  $(I_C/\beta_0)$  is drawn into the base as a result of recombination of the active charge  $(Q_a)$  having a lifetime  $(\tau_a)$ . Another electron current  $(I_{Bx})$  is required to supply recombination of the excess charge  $(Q_x)$  having a lifetime  $(\tau_x)$ . The net emitter and collector currents are hole currents; if the direction of the hole current is taken as a reference (from + to -) then a current of  $I_{Bx} + I_C/\beta_0 = I_{B1}$  would flow out of the base terminal. However, it is important to remember that in reality, these are electron currents flowing into the base as shown in Figure 5-17a.



Figure 5-17a — Current Flow When a Transistor is in Saturation



Figure 5-17b — Charge Distribution when a Transistor is in Saturation

If the base lead is opened, no base current can flow which means that turn-off is accomplished by internal recombination. In order to maintain  $I_c$ , a constant recombination current of  $I_c/\beta_o = \frac{Q_a}{\tau_a}$  must flow. It flows internally by recombining with the excess carriers represented by  $Q_x$ . Since  $I_c/\beta_o$  is constant, during storage time

$$Q_{Ra} = \frac{t_s I_C}{\beta_o}.$$
 (5-24a)

Furthermore, recombination within  $Q_x$  occurs causing an internal current to

flow which is proportional to the amount of charge remaining, that is,  $i_{Bx} = \frac{q_x}{\tau_x}$ .

In the absence of any other currents to decrease  $q_x$  (ie.,  $I_C / \beta_0 \approx 0$ ), the current  $i_{Bx}$  would be expected to decrease exponentially with time as shown in Figure 5-18. At t = 0,  $i_{Bx} = I_{Bx}$  and decreases with a time constant of  $\tau_x$ .

However, the presence of  $I_C/\beta_o$  hastens the recombination process and not only considerably shortens storage time, but makes the decrease of  $i_{Bx}$  with time become more linear.



Figure 5-18 — Behavior of isx with Time

Now suppose that instead of opening the base at time t = 0, the input voltage is changed instantaneously to a reverse potential. This potential would be positive for the PNP transistor shown in Figure 5-17a and cannot supply the electron currents required by recombination, instead it offers a field which repels the excess holes from the base to the emitter causing a current  $I_{B2}$  to flow. This causes  $q_x$  to decrease even faster with time than if the base were open-circuited, with a corresponding decrease in storage time. It also causes  $q_x$  to decrease more nearly linearly with time.

Assume that conditions are such that the decrease of  $q_x$  and  $i_{Bx}$  with time is linear. Referring to the charge diagram of Figure 5-19, it is seen that the excess recombination charge is

$$Q_{Rx} = \frac{I_{Bx} t_s}{2}.$$
 (5-24b)

It was previously shown that  $Q_{Ra} \equiv t_s I_C / \beta_0$ . Therefore, these relationships can be substituted into equation 5-23, and

$$-I_{B2}t_{s} = -Q_{x} + \frac{I_{Bx}t_{s}}{2} + \frac{I_{C}t_{s}}{\beta_{o}}.$$
 (5-25)

Substituting  $I_{Bx} \tau_x$  for  $Q_x$  and  $I_{B1} - I_C / \beta_o$  for  $I_{Bx}$  and solving for storage time

$$\mathbf{t}_{s} = \boldsymbol{\tau}_{x} \frac{(\mathbf{I}_{B1} - \mathbf{I}_{C}/\beta_{o})}{\mathbf{I}_{B2} + \frac{\mathbf{I}_{B1} + \mathbf{I}_{C}/\beta_{o}}{2}}.$$
 (5-26)

An interesting case occurs when  $I_C/\beta_o \ll I_{B1}$ , a worst-case condition in switching circuits. It is

$$t_{s} = \tau_{x} \frac{1}{\frac{I_{B2}}{I_{B1}} + \frac{1}{2}}.$$
 (5-27)



Figure 5-19 — Graphical Method of Determining Q when I<sub>BX</sub> Decreases Linearly With Time

Storage time can be obtained in the general case by simply integrating the continuity equation. This leads to the expression often given in the literature 1, 4, 6, 7, 10

$$t_{s} = \tau_{x} \ln \frac{I_{B1} + I_{B2}}{I_{C}/\beta_{0} + I_{B2}}.$$
 (5-28)

Equations 5-26 and 5-28 give approximately the same result. This is shown by the various curves given in Figure 5-20. Note that agreement is very good when  $I_{B1}/I_{B2} < 4$ .

The object of deriving equation 5-26 was to show that by grasping an insight into the physical process, it is not too difficult to write equations which are fairly accurate when the charge control approach is used. When slide rules or tables are not handy, equation 5-26 can be used to determine a reasonably accurate storage time.

Considerable attention has been given to theory, in order to relate  $\tau_x$  to device physics, and to measurement methods of obtaining  $\tau_x$ .

In Moll's<sup>7</sup> analysis, a model of the transistor as two diodes back-to-back was used and it was found

$$\boldsymbol{\tau}_{BS} = \boldsymbol{\tau}_{X} = \frac{\omega_{I} + \omega_{\alpha}}{\omega_{I} \, \omega_{\alpha} (1 - \alpha_{I} \alpha_{N})}. \tag{5-29}$$

Beaufoy and Sparkes<sup>1</sup> using a slightly different approach find

$$\boldsymbol{\tau}_{BS} = \boldsymbol{\tau}_{x} = \frac{1.22 \left(\omega_{I} + \alpha_{N} \omega_{\alpha}\right)}{\omega_{\alpha} \omega_{I} \left(1 - \alpha_{I} \alpha_{N}\right)}$$
(5-30)

where  $\tau_{\rm BS} =$  Effective lifetime of excess carriers recombining in the base.

- $\omega_1 =$  inverse alpha cutoff frequency (transistor operated in inverted connection)
- $\omega_{\alpha} =$  forward alpha cutoff frequency
- $\alpha_{\rm N} \equiv$  forward current gain
- $\alpha_{I} \equiv$  inverse current gain.



Figure 5-20 --- Comparison of Storage Time Equations (Base Storage)

Equations 5-29 and 5-30 are not particularly helpful to the circuit designer as they involve measurement of four quantities. It is obviously more logical to make a direct measurement of storage time and calculate  $\tau_x$  or use some techniques for measuring  $Q_x$  directly. Several approaches have been tried; these are summarized very well by Nanavati<sup>10</sup> whose conclusions seem supported by other workers in the field. In general storage time cannot be predicted very accurately at conditions far removed from a measurement point because of several effects which must be ignored in order to obtain a tractable solution for  $\tau_x$ .

Some of these effects will briefly be considered.



Figure 5-21 — Regions in an Alloy Transistor Base Which Serve as a Place for Stored Charge

If a device were perfectly symmetrical, then  $\omega_I = \omega_{\alpha}$  and  $\alpha_I = \alpha_N$ . If  $\alpha_N$  is close to unity, then Moll's equation yields  $\tau_x = \beta/\omega_{\alpha}$  which is the active region lifetime  $\tau_a$ . However, when fitting measured values to equation 5-28, it is found that  $\tau_x \ll \tau_a$ . Figure 5-21 shows a cross section of a typical alloy transistor. Notice that a large fraction of the charge injected from the collector could be stored in regions of the base distant from the emitter where surface lifetime could have an appreciable effect. The amount of charge in the area influenced by the surface would be dependent upon the bias conditions. The effect of the surface lifetime would affect the parameters of the Moll equation, but the method of measuring these to get a true value for  $\tau_x$  is uncertain.

In mesa type\* transistors, storage of charge in the collector can considerably modify these results. Phillips<sup>4</sup> has shown that the amount of collector charge can be lumped into that stored in the base. This approach essentially assumes that the carriers stored in the collector move back into the base before recombining. The additional charge modifies the value used for  $\tau_x$ . Although this approach works well if the amount stored in the collector is small, in general other effects considerably complicate the picture.





Figure 5-23 — Equivalent Circuit

of a Mesa Type Transistor

Figure 5-22 — Model of a Mesa Type Transistor

Consider the model shown in Figure 5-22. For this discussion assume that  $I_{B1}$  is fixed. If  $I_C$  is low, the voltage drop across the collector series resistance  $r_C$  is negligible. The drop across  $r'_B$  causes the base terminal to be more negative than the area of the base under the emitter. Thus, as the transistor is driven into saturation and the collector becomes forward biased, the injected holes are attracted to the more negative region around the base terminal. The active base region, under the emitter, does not serve as a place for stored carriers. They are stored in the collector than in the base because it is made of higher resistivity material than the base, and its volume is many times larger. This same situation could also exist in an alloy transistor if  $r'_B$  is high as is normal in very high speed devices, but in this case storage would be confined to the high resistivity base region.

<sup>\*</sup>The term "mesa types" is used to designate all transistors made with mesa, planar, and annular processes.

The equivalent circuit of Figure 5-23 describes this situation. It is similar to the Baker clamp circuit discussed in Chapter 2. As the magnitude of the voltage at the collector attempts to drop below the magnitude of the input voltage, the "diode" starts conducting and holds the "transistor" out of saturation. Storage time is now the time for the stored charge to exit from the "diode."

The behavior of the stored charge during the recovery or storage time of diodes is exceedingly complex. Lax and Neustadter<sup>12</sup> analyzed a particular class of diodes under conditions where a step of reverse current is applied and found

$$\operatorname{erf}^* \sqrt{\mathfrak{t}_{\mathrm{s}}/\tau_{\mathrm{x}}} = \frac{\mathrm{I}_{\mathrm{F}}}{\mathrm{I}_{\mathrm{F}} + \mathrm{I}_{\mathrm{R}}}.$$
 (5-31)

Using the equivalent circuit of Figure 5-23,  $I_F$  and  $I_R$  can be put in terms of  $I_{B1}$ ,  $I_{B2}$  and  $I_C/\beta_o$  an idea first published by Grinich and Noyce<sup>13</sup>. Thus, in the transistor, storage time is given as

erf 
$$\sqrt{t_{s}/\tau_{x}} = \frac{I_{B1} - I_{C}/\beta_{o}}{I_{B1} + I_{B2}}$$
. (5-32)

Experimentally it has been found that some transistors, under certain bias conditions, closely follow the relation of equation 5-32. However, as current is increased many mesa types begin to exhibit quite different behavior.

Referring to Figure 5-22, as collector current is increased, the drop across  $r_c$  increases altering the internal biasing to cause more of the collector injection to occur in the region directly under the emitter. More of the active part of the transistor is now in saturation causing storage time to be partly determined by the rate of diffusion of carriers, stored in the collector, back into the base. Some carriers would also be stored in the base, and recombination there would influence storage time. It should be clear that  $\tau_x$  is not a constant and really is composed of the lifetime of various regions in a transistor. For simplicity the following definitions will be used:

- $\tau_{\rm x} = \tau_{\rm BS}$ , if measured transistor behavior can be fitted to equation 5-28 which assumes that all storage occurs in the base region between the emitter and collector.
- $\tau_x = \tau_{CR}$ , if measured transistor behavior can be fitted to equation 5-32 which assumes that all storage occurs in the collector or base region distant from the emitter, such that the equivalent circuit of Figure 5-23 applies.

Figure 5-24 shows data measured for a variety of transistors. This data is not intended to be representative of the given type but rather to show how an individual transistor behaves as current is varied. In each case, a value of  $\tau_{\rm BS}$  and  $\tau_{\rm CR}$  was computed at one measured point and the appropriate relationship plotted. Note that  $\tau_{\rm CR}$  is a larger number than  $\tau_{\rm BS}$  and that both of these "constants" vary significantly with bias. Neither relationship describes storage time behavior exactly.

\*erf indicates the error function or probability integral. It is defined as: Erf (t) =  $\frac{2}{\sqrt{\pi}} \int_{0}^{t} e^{-x^2} dt$ Tables are available for numerical values of this function.



Figure 5-24a — 2N404 Storage Time Characteristics (Collector Current Constant)



Figure 5-24b — 2N404 Storage Time Characteristics (Collector Current Constant)



Figure 5-24c — 2N 501 Storage Time Characteristics (Collector Current Constant)



Figure 5-24d — 2N 501 Storage Time Characteristics (Collector Current Constant)



Figure 5-24e — 2N2381 Storage Time Characteristics (Collector Current Constant)



Figure 5-24f — 2N2538 Storage Time Characteristics (Collector Current Constant)



Figure 5-24g — 2N2538 Storage Time Characteristics (Collector Current Constant)



Figure 5-24h — 2N2538 Storage Time Characteristics (Base Current Constant)



Figure 5-24i — 2N2501 Storage Time Characteristics (Base Current Constant)

TABLE 5-3 - I DENTIFICATION (	OF TRANSISTOR TYPES
-------------------------------	---------------------

Type Number	Relative Emitter Area	Material	Basic Process
2N404	large	germanium	alloy, uniform base
2N501	small	germanium	micro alloy, graded base
2N705	small	germanium	standard mesa type
2N706	small	silicon	standard mesa type
2N834	small	silicon	epitaxial mesa type
2N914	small	silicon	epitaxial mesa type
2N964	small	germanium	epitaxial mesa type
2N968	small	germanium	standard mesa type
2N2218	large	silicon	epitaxial mesa type
2N2381	large	germanium	standard mesa type
2N2538	large	silicon	epitaxial mesa type
2N2501	small	silicon	epitaxial mesa type

Note: "Mesa type" refers to transistors made by the mesa, planar or annular processes. All mesa type transistors have a graded base.

#### Transient Characteristics of Transistors



Figure 5-25 - Normalized Base Storage Time vs. Circuit Drive Ratio



Figure 5-26 - Normalized Collector Storage Time vs. Circuit Drive Ratio

For transistor characterization purposes it is normally desirable to select  $I_C$ so that  $I_C/\beta_0$  is small compared to either  $I_{B1}$  or  $I_{B2}$ , whichever is appropriate, in order to minimize the effect of  $\beta_0$  on  $t_s$ . Then the measured  $t_s$  will bear a truer relationship to  $\tau_x$  and for a given circuit drive ratio,  $I_{B1}/I_{B2}$ , a constant proportionality will exist between  $\tau_x$  and  $t_s$ . Figure 5-25 illustrates this for the case of base stored charge while Figure 5-26 shows collector stored charge. These curves will be useful to predict storage time as  $I_{B2}$  is varied from the value where storage time is measured. As  $I_{B2}$  is reduced from the test value, the curve will yield a pessimistic value for  $t_s$  because  $I_C/\beta_0$  is neglected. For the same reason as  $I_{B2}$  is increased the predicted value will be optimistic.

The time constants  $\tau_{CR}$  and  $\tau_{BS}$  are quite different for identical storage times. That is, for a particular ratio of  $I_{B1}/I_{B2}$ ,  $\tau_{CR} > \tau_{BS}$  by an amount dependent upon the  $I_{B1}/I_{B2}$  ratio. This is shown in Figure 5-27 which shows the ratio of  $\tau_{CR}/\tau_{BS}$  as a function of  $I_{B1}/I_{B2}$  and is obtained by dividing ordinates from Figure 5-25 by ordinates from Figure 5-26 for a given  $I_{B1}/I_{B2}$ . Note that  $\tau_{CR} > 1.5 \tau_{BS}$  for all drive ratios.

For simplicity, it will often be convenient to assume that storage time behavior is described adequately by the ln relationship and regard  $\tau_{\rm BS}$  as fairly constant. Even though errors will be inevitable, several important concepts can still be developed.

As with delay and rise time, the various storage time equations derived were based upon the assumption that the input signal was a step function of current which remains constant during the storage time interval. In practice this means that the rise time of the input pulse must be short compared to the storage time interval. Since  $v_{BE}$  is virtually constant during storage time, any resistance driven circuit normally fulfills the constant current assumption. Analysis reveals that the worst effect of a finite transition time,  $t_1$ , between  $I_{B1}$  and  $I_{B2}$  is to lengthen the storage time by  $t_1$  but in most cases, the increase in  $t_s$  is much smaller than  $t_1$ .



Figure 5-27 — Ratio of Collector Recovery Time Constant to Base Storage Time Constant

### 5-6 — Fall Time

Since the fall time occurs in the active region,  $\tau_A$ ,  $Q_I$ , and  $Q_V$  apply. However, recombination aids turn-off. In the same manner as the rise time expression, (equation 5-13), was developed, it is found that

$$t_{f} = \frac{0.9 I_{C} \left( \frac{1}{\omega_{\tau}} + R'_{C} C_{f} \right)}{I_{B2} + I_{C}/2\beta_{o}}.$$
 (5-33)

By defining and substituting a cut-off gain  $\beta_C \equiv I_C/I_{B2}$  and also substituting  $\tau_A$  for its equivalent quantity

$$\mathbf{t}_{\mathrm{f}} = \frac{\boldsymbol{\tau}_{\mathrm{A}} \, \beta_{\mathrm{C}}}{1 + \beta_{\mathrm{C}}/2\beta_{\mathrm{o}}}.\tag{5-34}$$

In a manner analogous to the rise time factor, the denominator may be regarded as a fall time factor, F.

After reviewing the literature\* it was concluded that the best expression for fall time is

$$\mathbf{t}_{\mathrm{f}} = \left(\frac{1}{\omega_{\tau}} + \mathbf{R}_{\mathrm{C}}^{\prime} \mathbf{C}_{\mathrm{f}}\right) (\beta_{\mathrm{o}} + 1) \ln \left(\frac{\beta \mathbf{I}_{\mathrm{B2}} + \mathbf{I}_{\mathrm{C}}}{\beta \mathbf{I}_{\mathrm{B2}} + 0.1 \, \mathbf{I}_{\mathrm{C}}}\right). \tag{5-35}$$

By substituting  $\beta_C$  and  $\tau_A$  for their equivalent quantities this equation may be written (if  $\beta_o \gg 1$ ) as

$$\mathbf{t}_{\mathrm{f}} = \boldsymbol{\tau}_{\mathrm{A}} \,\beta_{\mathrm{C}} \left[ \frac{\beta_{\mathrm{o}}}{0.9 \,\beta_{\mathrm{C}}} \,\ln\left(\frac{1+\beta_{\mathrm{o}}/\beta_{\mathrm{C}}}{0.1+\beta_{\mathrm{o}}/\beta_{\mathrm{C}}}\right) \right] \tag{5-36}$$

where the bracketed term is the F factor.

Both of these factors are plotted in Figures 5-28a and b (a and b differ only in the scale used for the ordinate) where it is seen that the two factors do not differ substantially whenever  $\beta_0/\beta_C > 0.1$ . The worst case occurs when  $\beta_0 \gg \beta_C$  making  $F \approx 1$ .

Whenever  $Q_x$  is all stored such that it can exit during storage time these fall time expressions hold. However, storage in regions removed from the emitter considerably changes turn-off behavior because not all the excess charge leaves during storage time. The decay of the remaining charge would be determined by the lifetime of the minority carriers in the region, yielding behavior similar to that of a diode. The mathematics describing the turn-off of a diode are involved; the situation becomes exceedingly cumbersome when the fall time of the transistor is also occurring at the same time. No formulas have been developed which may be used to predict fall time in mesa transistors in situations where the charge stored in the collector is a considerable fraction of the active charge  $\tau_A I_C$ . Thus, fall times for mesa transistors may contain a few surprises for designers accustomed to working with standard alloy types. Some data and explanations for the measured behavior will be given in the next section when total control charge is discussed.

The fall time expressions derived assumed that  $I_{\rm B2}$  was in the form of a constant current step. This situation is normally found in the case of resistance driven circuits because the change from  $I_{\rm B1}$  to  $I_{\rm B2}$  occurred during the storage time; thus, the input voltage is constant during the fall time. As long as  $V_{\rm in}$  » ( $V_{\rm BE} - V_{\rm TF}$ ) then  $I_{\rm B2}$  will be essentially constant during the fall time interval. \*See rise time references



Figure 5-28a —Fall Time Factor vs. Overdrive Factor



Figure 5-28b -Fall Time Factor vs. Overdrive Factor
### 5-7 — Total Control Charge (Q<sub>1</sub>)

Previously, it was shown that to turn on a transistor from the threshold of conduction to 90% of the final value of collector current involved movement of a charge  $\tau_{\rm A}I_{\rm C}$ . This same amount of charge is also involved during the fall time. When driven into saturation, excess charge  $Q_{\rm x}$  results. Thus, to turn off the transistor the total stored charge  $Q_{\rm s}$  must be removed, which is given as

$$\mathbf{Q}_{\mathrm{s}} = \mathbf{Q}_{\mathrm{x}} + \boldsymbol{\tau}_{\mathrm{A}} \mathbf{I}_{\mathrm{C}}.$$
 (5-37)

A popular method of measuring  $Q_s$  is shown in Figure 5-29. The capacitor (C) is adjusted to the minimum value which will produce a turn off waveform similar to the one shown in Figure 5-30 where  $C = C_{opt}$ . The optimum capacitance is obtained when the "bumps" just disappear. The charge on the capacitor which will be called  $Q_T$  is simply

$$Q_{\rm T} \equiv C_{\rm opt} \bigtriangleup V_{\rm in}. \tag{5-38}$$

It is necessary to determine if  $Q_T$  actually represents the total stored charge  $Q_s$  of the transistor.



Figure 5-29 - QT Test Circuit



Figure 5-30 — Turn-Off Waveform (PNP Transistor)

ALLOY TRANSISTOR BEHAVIOR: In the alloy transistor it was shown that, during storage time,  $Q_x$  is reduced due to recombination of excess carriers with a lifetime  $\tau_x$ , recombination of excess carriers with a lifetime  $\tau_a$  and movement of charge due to the reverse current in the base-emitter junction. Following depletion of the excess charge, the active charge  $\tau_A I_C$  is reduced by recombination of the active carriers and movement of charge due to  $I_{B2}$ . Thus, to measure the stored charge, conditions must be such that the loss of charge due to recombination is negligible. This means that turn-off must be very rapid which is synonymous with making  $I_{B2}$  very high.

The test circuit can fulfill this requirement if the charge  $(Q_T)$  stored on C is larger than  $Q_s$  and the resistance of the source  $(R_s)$  is low. The base current is given by

$$i_{B2} = \frac{v_{C} - V_{BE}}{R_{S} + r'_{B}}.$$
 (5-39)

The voltage  $(v_C)$  on the capacitor will decrease exponentially with time as  $Q_x$  is reduced. There must be sufficient voltage across the capacitor to insure a high  $i_{B2}$  during fall time. If not, recombination will be the chief mechanism determining turn-off and it will be slow.

Suppose that the voltage on C fell to zero at some point during the fall time. Then,  $i_{B2}$  would be small and the fall time would exhibit a long "tail". In most cases, however, this condition also results in the bumps as shown on Figure 5-30. This is undoubtedly caused by excess carriers stored in places remote from the active base-emitter region, which are removed at a slower rate than the normal excess carriers. Since turn-off of collector current has already commenced, these carriers constitute an active charge when they enter the active base-emitter region and result in an increase of collector current.

It is easy to see that  $Q_T$  can provide a good measure of  $Q_s$  in alloy devices. However, this does not necessarily apply to mesa type devices. In order to understand turn-off of mesa type devices, the turn-off mechanism in diodes must be studied in detail.

**DIODE BEHAVIOR:** When driven from a current source the turn-off transient response of a diode may be divided into two phases, the constant current phase and the recovery phase. Immediately following reversal of the input signal, the diode continues to exhibit a low impedance, approximately equal to that which it had in the forward direction. During this period the current is determined by the external circuit. This period may be so short in some diodes that it is not measurable. To fulfill the constant current requirement the source voltage need only exceed a few volts and the source resistance need only exceed a few tens of ohms.

The constant current phase continues until all the excess carriers are removed from the region immediately adjacent to the junction, at which time the impedance of the junction starts to rise rapidly to a very high value, and the recovery phase begins. During the recovery phase, the impedance of the diode is so high that in a practical case, the current cannot be controlled by the external circuit; that is, the diode current is essentially independent of diode voltage. The voltage across the diode is determined entirely by the voltage drop across the source impedance, and approaches the source supply as the current decreases. The waveforms depicting diode turn-off behavior are shown in Figure 5-31.



Figure 5-31 - Diode Turnoff Wave Forms

A qualitative picture of the turn-off process may be gained by examining the sketches of charge distribution shown in Figure 5-32. Figure 5-32 shows charge distribution, i.e., number of stored carriers as a function of the distance from the junction. The stored charge is virtually all confined to the high resistivity side of the junction.

The ordinate P indicates the number of carriers and the abscissa is distance x normalized to the diffusion length L. Diffusion length is the average distance a carrier can travel before recombining. The curve  $t/\tau = 0$ , shows the charge distribution in a PN junction which has been conducting a forward current  $(I_F)$  for a time which is much longer than the lifetime  $(\tau)$  so that a state of charge equilibrium is attained. Since conduction is by diffusion, charges move from regions of high charge density to those of lower density. Current is in the direction of, and is proportional to, the gradient of the charge density. Therefore, at the junction, the slopes of the lines are proportional to the diode current.

In Figure 5-32a, the diode is open-circuited at  $t \equiv 0$ , therefore the charge gradient at the junction  $(x/L \equiv 0)$  drops immediately to zero and the charge decays solely by internal recombination as  $e^{t/\tau}$ . In Figure 5-32b the initial forward biased conditions are the same as in Figure 5-32a but the diode is switched such that  $I_R \equiv I_F$ . Charge distributions during the constant current phase are shown as solid lines, those during the recovery phase as dotted lines. Upon reversal of input voltage polarity in Figure 5-32b, the slope at the junction  $(x/L \equiv 0)$  during the constant current phase is the negative of the slope of the line at  $t \equiv 0$ .



Figure 5-32 a,b,c — Charge Distribution in a Diode d,e — Charge Removed During Constant Current Phase

The slope, and therefore  $I_R$ , remains constant until the charge concentration is zero at the junction. Then the slope decreases during the recovery phase as the diode current reduces to zero. In Figure 5-32c the diode is switched such that  $I_R = I_F/5$ . Note that the slope at the junction is less than that shown in Figure 5-32b.

Figures 5-32d and 5-32e compare the charge distributions at the end of the constant current phase — which represents storage time — for a given current ratio with what the distribution would have been had charge been lost by recombination alone. The difference between the areas of these two distributions must be proportional to the charge  $I_R t_s$  which was removed due to external current flow. For example, from Figure 5-32b, it is seen that  $t/\tau = 0.3$  at the end of the

constant current phase. The boundary between areas 2 and 3 of Figure 5-32d is the charge distribution line at  $t/\tau = 0.3$  taken from Figure 5-32b. The boundary between areas 1 and 2 is the charge distribution line at  $t/\tau = 0.3$  as indicated on Figure 5-32a. Area 1 therefore, represents the charge lost by recombination, area 2 the charge which appeared in the external circuit, and area 3 the charge left in the diode, at the end of the constant current phase under conditions of  $I_R = I_F$ . In a similar manner, Figure 5-32e was constructed.

In Figure 5-32d, since  $t_s$  is less, much less recombination has taken place than in Figure 5-32e. Similarly, less time is available for charge to diffuse toward the junction so that  $I_R$  consists mainly of the removal of charge which was relatively close to the junction at t = 0. As reverse current is increased further,  $t_s$  becomes smaller, the slope of the line where P = 0 becomes steeper and rises higher. As  $I_R \rightarrow \infty$ ,  $t_s \rightarrow 0$  and the charge available for conduction reduces to a vanishingly thin layer next to the junction. Thus, the charge removed  $(t_s I_R)$  approaches zero.

The total charge in the diode is given by the area under the t = 0 curve. This curve represents the carrier concentration P and is given by

$$\mathbf{P} = \mathbf{P}_0 \mathbf{e}^{-\mathbf{x}/2}$$

where

 $\mathbf{P}_{o}$  is the concentration at the junction under forward bias conditions

x is the distance in the junction

L is the diffusion length for carriers, which is the average

distance a carrier will travel before recombining.

Integrating this curve from zero to infinity and combining the result with other properties of the junction, it is found that

$$Q \equiv \tau I_{\rm F}.$$
 (5-40)

As illustrated, during storage time this charge never appears completely in the external circuit and external circuit charge approaches zero as  $I_R$  approaches infinity. Therefore during a  $Q_T$  measurement, all of the charge that appears in the external circuit must exit during the *recovery phase* of the diode.

This amount of charge can be calculated and is found to be

$$Q_{\infty} \equiv K_{\rm D} \tau I_{\rm F} \tag{5-41}$$

where

 $Q_{\infty}$  signifies the charge which appears in the external circuit as  $I_R \rightarrow \infty$  and is the maximum charge which can ever appear in the external circuit.  $K_D$  is always equal to or less than 0.5.

The value of  $K_D$  depends upon the ratio W/L where W is the physical width of the junction. The charge which does not appear in the external circuit is lost by internal recombination. The total charge given by equation 5-40, never, under any circumstances, appears in the external circuit.

**MESA TRANSISTOR BEHAVIOR:** When the results of the discussion on diodes are extended to the mesa transistor during the  $Q_T$  test, the following facts become apparent.

(1) The charge which exits during the storage time interval, consists of excess carriers from the base. Storage time is very short since the charge stored in the base is very small and  $I_{B2}$  is high.

(2) During the fall time, which represents the recovery phase of the "diode", the diode stored charge exits. This charge is always less than the total charge stored in the diode. Also,  $\tau_A I_C$  exits during fall time.

(3) The  $Q_T$  measurement, though it does not yield a value equal to the total stored charge  $Q_s$ , does give a value of charge which is the maximum that can ever occur in the external circuit. As such, it is a valuable piece of design information.

In circuits that are resistance driven, the fall time of mesa transistors will increase over that predicted by the classic fall time formulas as the turn-off drive is increased, because more of the stored charge in the diode must exit during the recovery phase. Increasing the turn-on drive will also increase the fall time because this increases the diode stored charge Q.

The theoretical fall time behavior can be written from equation 5-33 as

$$\mathbf{t}_{\mathrm{f}} = \frac{\boldsymbol{\tau}_{\mathrm{A}}}{\mathbf{I}_{\mathrm{B2}} + \mathbf{I}_{\mathrm{C}}/2\beta_{\mathrm{o}}}.$$
 (5-42)

If  $t_f$  is plotted vs.  $1/(I_{B2}+I_C/2\beta_0)$  a straight line results. Therefore, if measured data is plotted in this manner, any deviations between classical theory and the actual case become obvious. The data in Figure 5-33 shows that equation 5-42 is an approximation to the true behavior, and the expected deviations are evident.

At the present time, it is not possible to accurately predict the turn-off behavior of mesa type transistors. However, considerable information can be gained from the  $Q_T$  specification.



Figure 5-33a - 2N404 Fall Time Characteristics







Figure 5-33c - 2N2218 Fall Time Characteristics





Figure 5-34 shows  $Q_T$  data for several representative transistors where  $\beta_F$  is a constant. This data can be used to find  $Q_T$  at other values of  $\beta_F$ . Rewriting equation 5-37 and substituting  $K_T(I_{B1} - I_C/\beta_0)\tau_x$  for  $Q_x$  (where  $K_T$  indicates the fraction of  $Q_x$  which appears in the base circuit) then

$$\mathbf{Q}_{\mathrm{T}} \equiv \mathbf{K}_{\mathrm{T}} \mathbf{I}_{\mathrm{B1}} \boldsymbol{\tau}_{\mathrm{x}} + \mathbf{I}_{\mathrm{C}} (\boldsymbol{\tau}_{\mathrm{A}} - \mathbf{K}_{\mathrm{T}} \boldsymbol{\tau}_{\mathrm{x}} / \boldsymbol{\beta}_{\mathrm{o}}). \tag{5-43}$$



Figure 5-34a — Total Control Charge Data





The time constant  $(\tau_x)$  varies with  $I_{Bx}$  and  $\tau_A$  varies with  $I_C$  and  $V_{CC}$ . Therefore, if  $Q_T$  is to be known exactly at other operating points, all variations of these characteristics must be known because  $Q_T$  could increase or decrease as  $I_C$  is increased, depending upon the relative values of  $K_T$ ,  $\tau_x$ ,  $\tau_A$  and  $\beta_o$ , as the curves of Figure 5-35 illustrate.

To find a worst-case possibility, assume  $K_T \tau_x / \beta_0 \ll \tau_A$ . Let the data from the  $Q_T$  curve be denoted by a subscript 1 and data at some new collector current by a subscript 2. Then

$$Q_{T2} = Q_{T1} + \tau_{A2} I_{C2} - \tau_{A1} I_{C1}.$$
 (5-44)

Thus  $\tau_A$  and  $Q_T$  curves can be used to obtain  $Q_T$  at any condition, which is very useful information for the design of RCTL circuits. Use of equation 5-44 with  $Q_T$  and  $\tau_A$  data is shown in detail in the RCTL example inverter of Chapter 7.







Figure 5-35b — Typical Q<sub>T</sub> vs I<sub>C</sub> Data



Figure 5-35c — Typical Q<sub>T</sub> vs l<sub>c</sub> Data

### **REFERENCES:**

- 1. Beaufoy, R. and J. J. Sparkes: The Junction Transistor as a Charge Controlled Device, ATE Journal, Vol. B, pp 310-327, October, 1957.
- Baker, A. N.: Charge Analysis of Transistor Operation, Proc. IRE, Vol. 49, pp 636-637, March, 1961.
- Wilfinger, R. J.: Predicting Transistor Turnon Delay Time in the Common Emitter Configuration, pp 34-41, Solid State Design, April, 1962.
- Phillips, A. B.: Transistor Engineering, pp 337-340, McGraw-Hill Book Co., Inc., New York, N.Y., 1962.
- Narud, J. A. and M. R. Aaron, "Analysis and Design of a Transistor Blocking Oscillator Including Inherent Non-linearities." BSTJ, Vol. 38, No. 3, May, 1959, pp 785-852 (p. 792).
- Hwang, Y. C., D. S. Cleverly and D. J. Monsour: Transistor Switching Speed from Base Storage Charges and Their Lifetimes, Electronic Design, Part I, pp 52-55, March 1961, Part II, pp 50-53, April, 1963.
- Moll, J. L., Large Signal Transient Response of Junction Transistors, Proc. IRE, Vol. 42, pp 1773-1784, December, 1954.

- Easley, J. W.: The Effect of Collector Capacity on the Transient Response of Junction Transistors, IRE Transactions on Electron Devices, Vol. ED-4, pp 6-14, January, 1957.
- Bashkow, T. R., "Effect of Nonlinear Collector Capacitance on Collector Current Rise Time." IRE Transactions on Electron Devices, Vol. ED-3, October, 1956, p. 167.
- Nanavati, R. P.: Prediction of Storage Time in Junction Transistors, IRE Transactions on Electron Devices, Vol. ED- pp 9-15, January, 1960.
- Stewart, J. M.: Charge Control Method Analysis Switching Times of Junction Transistors. Canadian Electronics Engineering, pp 45-50. February, 1962.
- Lax, B. and S. F. Neustadter, "Transient Response of a p-n Junction," Journal of Applied Physics, Vol. 25, No. 9, September, 1954, pp 1148-1154.
- Grinich & Noyce, "Switching Time Calculations for Diffused Base Transistors," IRE Wescon Convention Record, Part 3, Electron Devices, pp 141-147, August, 1958.



AUTOMATED TESTER

### CHAPTER 6

# Reliability Considerations for the Circuit Designer

The ultimate goal of a circuit designer is to produce circuits, which, when assembled into a system, will enable the equipment to perform its intended function with less than a defined percentage of "down time" due to equipment malfunction. To do this, the designer must have a knowledge of all the facets of reliability which contribute to system reliability, some of which are:

- 1) The relationship of transistor and component reliability to system reliability.
- 2) The causes of component failure.
- 3) How reliability is measured.
- 4) The various methods of specifying reliability assurance.
- 5) The factors involved in selecting components.
- 6) The effect of circuit design upon overall system reliability.

These facets of reliability, as pertaining to the transistor, will be discussed in this chapter. In a general way, much of the discussion can be applied to other components as well.

### 6-1 — Reliability of Transistorized Equipment

The ultimate measure of reliability is the degree to which an equipment performs the function for which it was designed.

A general method of expressing equipment reliability is Mean Time Between Failures (MTBF) which is equal to operating time divided by the number of failures. A number of other measures of equipment reliability are used, but MTBF is probably the most commonly accepted and can be related to the others mathematically. The reciprocal of MTBF is the failure rate. The MTBF of an equipment is, of course, dependent upon the number of components used in the equipment as well as the reliability of the individual components under the stresses encountered. In comparing reliability of different equipments, a useful method of normalizing is to consider failures per component hour. This is the number of failures divided by the product of the number of components and the hours of equipment operation.

The MTBF for an equipment is not a constant over its entire life. The MTBF will probably be relatively short during the "debugging" phase early in an equipment's life, until the early life failures due to both component manufacturing and equipment assembly faults are eliminated, and late in life when the failure rate increases due to component wear out failures. During the midportion of life, when the failures are random in nature, MTBF should be a maximum.



Figure 6-1. Failure Rate of Transistors in Digital and Analog Computer Application

Transistorized computers have a good reliability history.<sup>1</sup> Figure 6-1 shows reported field failure rates of transistors by class and circuit mode of operation. The median failure rate per transistor in digital applications is of the order of  $0.03 \times 10^{-5}$  failures per transistor hour for the eighteen systems reported, while the failure rate in analog applications in the nine systems reported was approximately twenty times greater.

This compilation for equipment reliability was made in 1961 and represented experience with equipments in service before that time. There is reason to believe that the reliability factor is much greater for today's digital equipment which use transistors with higher reliability than those available several years ago.

The reliability goal for the Airborne Computer of the Minuteman missile system is  $7.76 \times 10^{-5}$  failures per system hour for a computer with approximately 20,000 components.<sup>2</sup> Such high equipment reliability is possible only with proper circuit design and extremely reliable components.

Transistor reliability is usually expressed as failure rate in percent per 1000 hours. Since failure rate is the reciprocal of MTBF it is also possible to express transistor failure rates in terms of MTBF, but such an expression can be extremely misleading. For example, standard transistors with failure rates on the order of 1.0% to 0.1% for 1000 hours of life testing at maximum rated conditions are available from the semiconductor industry today. A failure rate of 0.1%/1000 hours is equivalent to an MTBF of 1,000,000 hours or over 114 years.

This is a rather meaningless figure for a number of reasons, some of which will be discussed in the following sections. All transistor reliability will, therefore, be expressed in terms of failure rate throughout this chapter.

Although the transistor's potential high reliability has been recognized since its invention, it has only been during the last few years that its actual reliability capabilities have been demonstrated. Probably the most comprehensive program to procure highly reliable transistors has been in conjunction with the guidance and control system for the Minuteman missile. As an example of the reliability required for Minuteman, the goal for germanium diffused base switching transistors was a maximum failure rate of .0007%/1000 hours with a confidence level of 60%. Motorola germanium mesa transistors have met and exceeded this goal.

# 6-2 — Achieving Transistor Reliability

Three major factors contribute to transistor reliability. There are:

- 1. Good basic device design.
- 2. Good manufacturing processes.
- 3. Quality and Reliability Control.

Only when all three factors are optimized will transistor reliability be at maximum.

A transistor can be no more reliable than the basic reliability of its design. Therefore, the design must be capable of withstanding all the stresses which will be encountered in use. A number of transistor design features are important to reliability. Among the more important of these are surface stability, mechanical strength, and uniformly low thermal resistances from junction to environment. In addition, a transistor design which requires a critical manufacturing process is not a reliable design and must be avoided. Presuming that critical steps in a manufacturing process have been minimized, some of the attributes for the manufacture of highly reliable transistors are:

- 1) An effective system of vendor parts approval and incoming material control.
- 2) Thorough and complete training of manufacturing operators with maximum emphasis on quality of workmanship rather than speed of assembly.
- 3) A written process description which is adequate, exact, and up to date.
- 4) Adequate control of manufacturing environment.
- 5) Minimization of assembly steps.
- 6) A conscientious program of preventive machine and tool maintenance.
- 7) Management emphasis upon the importance of reliability in every transistor manufacturing operation.

Reliability emphasis during every phase of the manufacturing operation is the key which assures that every device will approach the reliability level inherent in the basic transistor design.

The final element essential to the fabrication of reliable transistors is a program of Quality and Reliability Control. Although the measurement of the quality of finished transistors is a vital element in assuring transistor reliability, it is only one segment of an effective quality control program.

The evaluation of reliability must accompany each step of the transistor design cycle, if the design is to be optimized for reliability. A number of evaluation techniques, some of which will be discussed in this chapter, have been developed to evaluate transistor reliability under various accelerated stress conditions. The application of these tests during the transistor development cycle results in data which can be factored into the device design to optimize reliability.

Quality Control must have a role in every step of the transistor manufacturing cycle if maximum reliability is to be realized. Constant verification of quality at each step in transistor manufacture from inspection of parts and subassemblies through device assembly will assure good process optimization and control. Good in-process quality control is essential to improve yield which will generally result in high transistor reliability, because the same production uniformity which gives high yields can also minimize deviations from the reliability inherent in the basic design.

# 6-3 — Causes of Failure

A knowledge of the causes of semiconductor device failure is essential to an understanding of transistor reliability. Since a complete analysis of semiconductor device failure mechanisms is beyond the scope of this chapter, only the most general aspects of those failure mechanisms which are pertinent to switching transistors of the diffused base mesa types will be considered.

Transistor failure mechanisms can be broadly classified as follows:

- 1) Surface Defects
- 2) Mechanical Defects
- 3) Bulk Defects

**SURFACE DEFECTS:** The most prevalent cause of poor transistor reliability is failure due to the condition of the semiconductor surface. A surface condition leading to poor reliability may be caused either directly by imperfections within the encapsulated transistor itself, or by failure of the transistor housing which causes the semiconductor surface to be subject to the external environment, or a combination of both these factors. During transistor fabrication every precaution is taken to assure stability of semiconductor surfaces. This is particularly true for the fabrication steps just prior to encapsulation.

Such techniques as 1) the encapsulation of the transistors in an inert atmosphere (such as nitrogen) to reduce possibility of chemical reaction with the semiconductor surface, 2) the use of getters which absorb moisture (such as molecular sieve) to maintain low partial vapor pressure within the transistor housing, 3) the use of silicone varnish to seal the semiconductor surface from environment, and 4, the use of surface passivation for silicon devices to form a chemically bonded film tor surface from the surrounding environment. The recent use of the Annular\* Process to prevent "channeling" also limits surface as well as bulk changes.

Stresses, which cause a change in the state of the semiconductor surface during transistor life, are a potential source of poor transistor reliability. Among the factors which can introduce mechanisms to change the state of the transistor surface are:

- 1) Entrapment of moisture or other contaminants within the transistor during encapsulation.
- 2) Escape of gases from the can or internal parts of the transistor during transistor life.
- 3) Loss of the hermetic seal due to encapsulation or glass seal leaks which were present at the time the transistor was manufactured or which occurred during subsequent transistor life.

\*Patents Pending

Among the mechanisms of failure are the creation of conductive shunt paths or high series resistance paths. These can be above or below the oxide surface of passivated silicon transistors.

The surface passivation of silicon transistors by the growth of silicon dioxide films, which are chemically bonded to the surface, affords a greater degree of surface protection than has previously been available. However, unless properly designed and manufactured, even this class of transistors may have surface instability problems. Among the causes of these problems are contaminants sealed beneath the passivated surface, pin holes in the passivated film, and ionized conductive paths on the surface of the passivated film. As a result, hermetic encapsulation is still necessary, even for passivated transistors, when maximum reliability is desired.

Collector base reverse current  $(I_{CBO})$  is the most sensitive measure of transistor surface defects. Measurement of low level current gain  $(h_{FE} \text{ or } h_{fe})$  also often reveals useful information about the surface.

**MECHANICAL DEFECTS:** The mechanical defects which can occur in diffused base switching transistors are relatively straightforward to analyze. Among these are:

- 1) Poor bonding of die to header.
- 2) Poor electrode contact.
- 3) Defects associated with the fine wire which connects the header post and the electrode contact.
- 4) Lack of hermetic seal.

Those failure. mechanisms associated with thermal compression bonding have received considerable attention with the advent of silicon diffused base mesa, planar, and annular transistors with 300°C storage temperature ratings. Thermal compression bonding is the technique by which a fine wire — about 0.001 inch in diameter, usually of aluminum or gold, is attached to the evaporated metal emitter and base contacts by pressure at a temperature below the melting point of the metals. Since this is a critical fabrication process, reliable thermal compression bonds require intensive process control, visual inspection, and testing of bond strength, to eliminate potentially unreliable transistors.

A problem can occur when gold is used for the fine electrode wire in silicon transistors. Embrittlement of the gold wire occurs at the point of attachment to the aluminum contact, because of formation of a gold-aluminum compound. This failure mechanism is stressed particularly at temperatures of 300°C and above. The wire embrittlement occurs at a very much slower rate under normal operating temperatures. This cause of poor reliability is eliminated by the use of the same material for both the contacts and the electrode wires.

Another potential source of poor reliability associated with this fine wire is its inability to carry high currents. Care must be taken to limit current, in this class of transistor, to levels which can be reliably conducted by the fine electrode wire. For example, for the 1.0 mil wires commonly used, exceeding 800 mA dc will often cause failure.

Poor contact of the die to the header may increase the thermal resistance of the transistor resulting in high junction temperatures during high power operation. Poor electrode contacts may cause hot spots but this is of secondary importance for relatively low level switching applications.

The effects of poor package sealing on surface stability have been reviewed in the previous section. **BULK DEFECTS:** Bulk defects in switching transistors are generally a less frequent cause of poor reliability than surface or mechanical defects. Bulk defects are often difficult to detect by in-process controls during the transistor fabrication process, although they are usually detected at the final electrical test.

Included in this classification of defects are crystal imperfections which can cause non-uniform diffusion, resulting in high current concentrations and hot spots, and undesired impurities which can result in uneven voltage gradients. A second class of bulk defects results from diffusion of impurities and metal contacts into the bulk material at normal operating temperatures. This problem is generally minimized in the well designed and fabricated transistor, but could be a contributing cause to transistor "wear-out."

**FAILURE ANALYSIS:** Complete transistor failure analysis is quite complex and requires extensive facilities and a thorough knowledge of semiconductor theory and transistor fabrication methods. However, preliminary analysis at the equipment manufacturer's plant can prove very helpful in improving the reliability of transistorized equipment.

When a transistor failure is detected at any stage of equipment manufacture, from incoming parts inspection to final equipment test, a complete record should be compiled describing the indication of failure, the stage of manufacture at which the failure occurred, the circuit in which the transistor failed, the stress applied and any other information which will help complete the history of the failure. When the transistor is returned to the analysis laboratory, it should be visually examined for any possible indication of mishandling. Then it should be measured for electrical characteristics to determine if it truly is a failure.

If electrical test indicates the transistor is inoperative, the failure is probably mechanical in nature and the device should be X-rayed in an attempt to see the cause before the transistor is cut open. Opening a transistor case should be the last operation in failure analysis because no matter how much care is exercised, additional damage may be done which may mask the original cause of failure. Once the transistor is opened, the cause of mechanical failure will usually become apparent under microscopic examination.

If upon test the transistor shows little or no deviation from specification, it is well to observe its characteristics on a curve tracer where any irregularity in characteristic curves will be apparent. The transistor should be tapped while its characteristics are being observed, to detect any intermittent condition.

If the transistor shows excessive leakage, the case should be thoroughly washed to remove any low resistance path that may have formed externally.

The investigation may be carried further by increasing and decreasing the transistor temperature to the limits of the transistor rating, while observing the device characteristics on a curve tracer for irregularities.

With the possible addition of a leak detection test, this is probably as far as failure analysis can be practically carried, outside of a semiconductor laboratory.

### 6-4 — Failure Rate as a Function of Time

The idealized curve of component failure rate versus time is shown in Figure 6-2. Several features of this familiar "bathtub" curve are important in any consideration of transistor reliability. The first portion of this curve indi-



Figure 6-2 Failure Rate as a Function of Time

cates a sharply increasing and then a steadily decreasing failure rate during the "burn-in portion" of transistor life. The increasing failure rate for the very early life portion of Figure 6-2 may not always be seen. The portion of this curve which shows a decreasing failure rate for transistors has been repeatedly demonstrated.<sup>3,4,5</sup> These early life failures are generally classified as a result of poor workmanship.

The failure rate during the very early life depends upon a number of factors. Among these are the actual zero time in the life of the transistor, the definition of failure and, of course, the inherent reliability of the transistor. Actually, the life of a transistor begins when the encapsulating process is completed. Subsequent to encapsulation, a period of stressing, usually at elevated temperature, is required to stabilize the transistor's characteristics. The time and the stress applied during this stabilization process will affect the early life failure rate, and thus will significantly affect the shape of the very early portion of the failure rate versus life curve.

In any discussion of failure rate, the criteria used to define a failure will affect the failure rate for any given period of time. For example, a transistor type which has a certain amount of instability of characteristics early in life can exhibit different failure rates depending upon the relationship of initial limits and limits after a specified period of time. When tested to a life test specification, which defines a failure as a device exceeding the initial electrical parameter limits, these transistors will have a higher early life failure rate than they would have if tested to a specification with life test limits relaxed from initial limits. If the transistor parameters continue to drift with time, even the more relaxed life test limits will be exceeded and the total number of failures will be the same, regardless of the specified limits. However, if the transistors stabilize after a short period, as is often the case, then the total number of failures will often be less to the relaxed life test points than to the tighter limits. The idealized failure rate versus time curve shows that after the initial high and decreasing failure rate period, which can be attributed to workmanship faults not detected during the manufacturing process, a period of relatively constant failure rate at a low level commences. This is the period of random failures.

The final portion of Figure 6-2 shows an increasing failure rate indicated as "wear-out". This portion of the failure rate versus time curve is extremely difficult to define and will vary widely depending on transistor method of fabrication and stress applied. This increasing failure rate can be introduced by such mechanisms as thermal fatigue of the solders between the silicon or germanium die and the case header due to repeated cycling of junction temperature while the transistor case is at more or less a fixed temperature, or by glass hermetic seal failures due to environmental cycling, or by fatigue of the fine electrode wires due to mechanical stress, or by bulk defects. Little data is available from either transistor life tests or equipment field tests to permit an accurate picture of this portion of the failure rate versus time curve. Contrary to the early life failures which may be characterized as workmanship faults, the failures which occur in the wear-out period are a result of the basic design limitations of a transistor.

The fact that failure rate is not constant with time throughout transistor life, dictates that any statement of failure rate must refer to the time period considered. In this chapter all failure rates are based upon the first 1000 hours of transistor life test unless otherwise stated. This changing failure rate during the transistor life is a reason for not using MTBF as measure of reliability on an individual transistor basis.

The Minuteman transistor specifications have a requirement that samples must periodically be put on a three year operating life test under equipment use conditions. It is of interest to note that by the end of 1962 Motorola germanium mesa transistors subjected to these tests logged over 9.43 million operating hours with the early samples having over 23,000 operating hours with no indication of an increasing failure rate due to wear-out. In fact, only a total of four failures occurred and all of these were relatively early in life.

Since many early life transistor failures are the result of manufacturing flaws, it is quite possible to develop screening procedures to improve transistor reliability. Actually most reputable transistor manufacturers employ screening procedures as a regular part of the transistor fabrication process. The effectiveness of any screening procedure must be carefully verified for the particular transistor type under consideration.

All transistors receive a stress to stabilize characteristics. The stress applied should be one that has proven effective for the particular transistor type being manufactured. In many cases, high temperature storage for a period of time has been determined to be adequate. For other transistor types, operation with power applied, or high temperature storage with voltage applied has been demonstrated to be most effective.

The use of 100% leak detection is quite universal in the transistor industry. Subjecting all silicon transistors, using thermal compression bonds, to a centrifuge test has become standard with many manufacturers.

All transistors are measured for significant electrical characteristics to detect devices with abnormalities which may cause poor reliability. Most bulk and surface defects are detected at electrical characteristics screening.

Additional screening processes may be used to improve reliability, but unless properly selected, they may have the opposite effect of actually reducing transistor life. For example, extreme mechanical stresses may not only destroy weak units, but may weaken good units.

Two conclusions, basic to transistor reliability, may be drawn from the curve of failure rate versus time. These are,

- 1. Relatively short term life tests, (e.g. 1000 hours) are sufficient to assure transistor reliability for long time use.
- 2. Transistor quality can be enhanced by the use of screening procedures to eliminate workmanship failures.

### 6-5 — Measurement of Transistor Reliability

The ultimate measure of transistor reliability is performance in intended applications. However, since long term tests at use conditions are not feasible from either time or cost considerations, more practical test procedures have been developed to assure transistor reliability.

The intent of these tests is to compress time so that a measure of a transistor's long term reliability may be obtained in a relatively short time, (e.g. 1000 hours) and to accelerate stresses so that a relatively small number of transistors may be tested at high stress levels to assure very low failure rates under normal use conditions. A test procedure used to develop the acceleration factors between high stress tests and stresses encountered under use conditions is known as matrix testing.

**MATRIX TESTING**: Matrix testing was used to establish acceleration factors for the MINUTEMAN Reliability Improvement Program. A matrix program includes the testing of a number of devices under a range of test conditions designed to stress the potential device failure mechanisms. Aside from mechanical and environmental stresses, the conditions a semiconductor device will encounter during use which could cause failure are voltage, current, ambient temperature, and junction temperature. These conditions are not independent. In fact, they are closely inter-related.

To determine the extent of the effect of these stresses on semiconductor device reliability, an experiment is designed to test devices under various combinations of these stresses. Statistical analysis of these test results at specific stress points permits the prediction of failure rates at other stress conditions, and provides a relative measure of the effects of various stress conditions, i.e. develops acceleration factors.

A matrix test which was developed by Motorola as a part of its MINUTE-MAN Transistor Reliability Improvement Program is shown in Figure 6-3. A total of 9675 devices were tested in this Matrix. Five power levels from 0 to 133% of rated dissipation were tested under 8 ambient temperature conditions. Two voltage levels were used at each dissipation level. It should be noted that test conditions below, at, and above device ratings are included. The tests were conducted for 4000 hours.

Percent	of rated	25°C Po	wer Diss	ipation	and Tes	t Condi	tions		
	0%	3	3%	66	5%	10	0%	13	33%
AMBIENT TEMPERATURE °C	0 Volts	5Vdc 10mAdc	15Vdc 3.3mAdc	5Vdc 20mAdc	15Vdc 6.7mAdc	5Vdc 30mAdc	15Vdc 10mAdc	5Vdc 40mAdc	15Vdc 13.3mAd
25		1500	1500	500	500	200	200	100	100
50	1500	500	500	200	200	100	100	75	75
75	500	200	200	100	100	75	75	50	50
100	200								
125	100			Fig	ures in	chart	are		
150	75				mber o				
175	50				s teste		ach		
200	50	1		SUL	ess leve	ei.			

Figure 6-3 Minuteman Matrix Test



Figure 6-4 Minuteman Matrix II Acceleration Factor Referenced to 50°C, and 10 Volt Nominal

From the relationship of failure rate vs. temperature obtained from the matrix test, acceleration factors versus junction temperature as shown in Figure 6-4 were determined. It will be noted that these plots are straight lines. These acceleration factors were referenced to a junction temperature of 50°C and  $V_{CB} = 10V$ , specified MINUTEMAN usage conditions. From these curves it is possible to determine an acceleration factor of a wide range of test conditions. A junction temperature of 100°C is used for the acceptance tests and the failure rate verification tests under the MINUTEMAN program. The acceleration factor between 100°C and 50°C, at 10 volts, is 28. By utilizing this acceleration factor, a failure rate of 0.0007%/1000 hours at 50°C usage condition can be verified by demonstrating a failure rate of 28 x 0.0007%/1000 hours or 0.0196%/1000 hours at 100°C.

Such extensive matrix testing programs as were conducted for Minuteman cannot often be economically justified. However, even in a much simpler form such approaches can give significant results in determining a relationship between failure rates under high stress conditions and those at use conditions.

A vital precaution which must be observed in matrix testing or any other accelerated test plan is to assure that no new failure mechanisms are introduced by the accelerated stress which will not be encountered in normal transistor circuit use. If the high stress tests introduce new failure mechanisms, then they lose validity in predicting long term life.

**STEP-STRESS TESTING:** The step-stress test method, pioneered by Bell Telephone Laboratories, has the advantage over matrix testing in that it is a relatively short time test.

Step-stress testing consists of subjecting the devices being evaluated to successively increasing levels of stress until a majority of the devices have failed. Step-stressing can be done for mechanical stresses such as constant acceleration, electrical stresses such as surge current or power dissipation, and ambient stress such as temperature.

Figure 6-5 illustrates the results of step-stress analysis performed on a Motorola developmental germanium epitaxial switch transistor. The power was increased in 50 milliwatt increments and applied for 5 hours at each step. The failures at each step were noted. The power was converted to junction temperature based upon the rated thermal resistance of  $0.5^{\circ}$ C/mW and plotted with the stress temperature in basic units, e.g. reciprocal of absolute temperature as the ordinate and a Gaussian probability failure scale as the abscissa.

The linear relationship will be noted when the points are joined. The fact that this plot is a straight line indicates that only one failure mechanism is actuated by



Figure 6-5 Power Step-Stress Test for Developmental Germanium Switching Transistor

the stress applied. If a second failure mechanism was introduced at the higher stresses the slope of the line would be discontinuous.

A number of other applications have been proposed for step-stress analysis<sup>6</sup>, however, its application for relatively fast comparative analysis is most useful. Step-stress analysis can be used to determine,

- 1. The comparative effect of transistor manufacturing process changes on reliability.
- 2. The variation in reliability of transistor lots manufactured at different times.
- 3. Comparative analysis of similar transistor types supplied by different manufacturers.

**ACCEPTANCE TESTING**: To assure the reliability of transistors, an acceptance test program is necessary. Although the inherent reliability of a transistor type may have been demonstrated, it is necessary to regularly test devices to assure a uniformly high quality product being produced. A more or less standard array of acceptance tests have been adopted in the military specifications for transistors. Usually each lot of transistors for delivery against military specifications is sampled to assure compliance with specified electrical characteristics and capability to withstand environmental, mechanical, and life test stresses. These tests are adequately described in MIL-S-19500, the general military specification for semiconductor devices, and MIL-STD-750 which specifies test methods for semiconductor devices.

These tests are generally conducted at the maximum transistor ratings. If reliable equipment performance is to be assured, the stresses which the transistor encounters during life will be less than the maximum ratings. Thus, normal acceptance tests are accelerated.

It has been proposed<sup>6</sup> that transistor maximum ratings and acceptance tests be based upon stresses which produce a failure rate of 1 per cent. This is probably a realistic figure for the maximum reliability which can be economically assured by acceptance testing on a regular basis.

The adequacy of accelerated acceptance testing in assuring highly reliable performance for transistorized equipment has been shown by low equipment failure rates which have been experienced. A specific example of the adequacy of accelerated testing may be found in Motorola's program of supplying germanium mesa transistors for Minuteman. A basic quality assurance test to verify the quality of transistors delivered for Minuteman is the Degradation B life test which must be regularly performed on samples randomly selected from each day's production. For the germanium mesa transistor, this accelerated test consists of a 100°C non-operating life test for 1000 hours. Figure 6-6 and Table 6-1 illustrate the performance of samples from Lot 21 which was manufactured during the summer of 1961. Fifty samples were randomly selected from each day's production to make up a sample of 250 transistors for the 1000 hour 100°C life test. In addition to this accelerated life test, four samples per day were selected from Lot 21 to make up a weekly sample of 20 for the three year life test under typical use conditions of 50 milliwatts (junction temperature of 50°C) at  $V_{CB}=10$  Vdc. This life test will be continued for 36 months.

Figure 6-6 shows the results of the  $I_{CBO}$  and  $h_{FE}$  measurements made during the 1000 hour life test at 100°C and the same parameters for the 50 milliwatt life test for the 12,240 hours completed by the end of 1962. The results of measure-

ments for the other parameters are shown in Table 6-1. Initial and 1000 hour measurements are listed for the 100°C non-operating life test and initial and 12,240 hour measurements for the three year operating life test. No failures occurred in either life test.

No significant differences in the results of the two life tests are apparent. It must be borne in mind that for an accelerated test to be significant, the stress applied must be of the same type but greater in magnitude than those which will be encountered during life.

Data for other Motorola products is shown in Tables 6-2 and 6-3. The excellent stability of the measured characteristics shows that little degradation occurs with time. Therefore, it would be unwise to apply a safety factor to these characteristics if the safety factor results in an increased number of components in the system.



Figure 6-6a and b Results of  $I_{\mbox{\tiny CBO}}$  and  $h_{\mbox{\tiny FE}}$  Measurements During a 12,240 Hour Life Test

				High	empera	iture N	High Temperature Non-Operating Life	rating l	ife						Ope	rating	Operating Life Test	t I				
Para- meter	Conditions		TA:	$T_A = 100^\circ C$	0°C	Saı	Sample Size == 250	Size =	= 25(	0			-	$Pc = 50mWdc$ $V_{cn} = 10Vdc$ Sample Size = 20	50mW Samj	'dc ole Si	$\begin{array}{l} 0mWdc  V_{CB} = \\ Sample Size = 20 \end{array}$	= 10 20	Vdc			Units
			-	Initial		<b> </b>		10	1000 Hours	s				Initial				12,2	12,240 Hours	S		
		Min 5%	6 50%		95%	Max	Min 5 <sup>.</sup>	5% 5(	20%	95%	Max	Min	2%	50%	95%	Max	Min	5%	50%	95%	Мах	
Icboi	$V_{CB} = 15Vdc$ $I_{E} = 0$	.38 .41		.52	76	1.7	.76 1.7 34 .37		.48	89.	1.5	.35 .39	39	.49	88.	1.5	1.5 .45 .45		.60 1.3	1.3	2.1	μAdc
I <sub>CB02</sub>	$V_{CB} = 1 V dc$ $I_E = 0$	.13 .14	4.18		22	26 .	.22 .26 .11 .12		.15 .19		.24 .12 .12 .17	.12	12	.17	.22	.24	.24 .14 .14		.20 .26 .27	.26	.27	μAdc
Івво	$V_{EB} = 5Vdc$ $I_E = 0$	3 8	8 2	29 5	58	83	3	6	32	62	86	10	11	28	65	73	e	ę	6	50	60	μAdc
$h_{\rm FE}$	$V_{CE} = 3Vdc$ $I_{C} = 50mAdc$	63 70	) 11	111 160 166	50 1	66	63 71	1 1	114 161	61	166	71	74	74 132 161 166 83	161	166		89 1	119 161	161	166	
SV <sub>CE</sub>	$I_c = 50$ mAdc $I_B = 1.5$ mAdc	.41 .44 .49 .58 .71 .41 .43 .48 .57 .71	4	6	58 .	71	41 .4	ن. ۲.	18	57		43	43	.43 .43 .46 .52	.52	.53	.53 .43 .43		.46 .52	.52	.53	Vdc
$V_{BE1}$	$I_c = 50mAdc$ $I_B = 4mAdc$	.51 .53	3 .57		. 65	71 .	.71 .53 .53		.58 .	.65	67.	.53 .53	53	.56	.68	.71	.71 .55 .55		.58	.68	.73	Vdc
$\mathrm{V_{BE2}}$	$I_c = 5mAdc$ $I_B = 1.5mAdc$	.35 .35	5 .37		.38 .	40	.40 .35 .36		.37 .	.39	.41	.35 .35	35	.36	.38	.38	.38 .36 .36		.37	.39	.39	Vdc

# TABLE 6-1 – PARAMETER DISTRIBUTIONS DURING LIFE TEST OF MOTOROLA GERMANIUM MESA TRANSISTORS

TYPE 101M (Lot 21)

# Reliability Considerations for the Circuit Designer

Para-			, Hig ≣i	High Temperature Non-Operating Life ${ m T_A}=100^{\circ}{ m C}$ Sample Size $=$	S rature S	Non-O	peratin <sub>i</sub> e Size	ire Non-Operating Life Sample Size = 40				L d	c = 1	50m	erating Vdc	$\begin{array}{l} \textbf{Dperating Life Test}\\ Pc=150mWdc  V_{cB}=10Vdc\\ \hline \end{array}$	10	Vdc			
meter	Conditions					1								Sam	ple SI	sample size $= 100$	3				Units
			Initial	_			-	1000 Hours	urs				Initial				100(	1000 Hours			
		Min 5%	50%	<b>9</b> 2%	Max	Min	2%	50%	95%	Max	Щ.	5%	50%	95%	Max	Min 5	5% 51	50% 9	95%	Max	
BV <sub>CB0</sub>	$I_{c} = 100 \mu Adc$	14 16	26	36	43	14	16	26	36	43	16	17	25	34	43	16 1	17 2	25	33	43	Vdc
Ісво	$V_{cB} = 6Vdc$ $I_{E} = 0$	80. 80.	.13	98	2.7	.06 .06		.08	1.6 3.0	3.0	.08 .08		.12	6.	.90 2.9	.08 .08		.12	.98 1.60	.60	μAdc
$BV_{EB0}$	$I_{\rm E}=100\mu{ m Adc}$	2.3 2.5	4.7	6.1	6.5	6.5 2.2 2.5		4.9	6.4	6.6	2.5	4.0	5.0	6.1	6.5 2.8	2.8 4.4		5.3 6	6.3	7.0	Vdc
hre	$V_{CE} = .3 Vdc$ $I_c = 10 mAdc$	25 28	58	83	83	25	27	67	83	83	27	28	53	83	83	363	38 7	74	83	83	1
SV <sub>CE1</sub>	$I_c = 10mAdc$ $I_B = 1mAdc$	80. 80.	60.	.13	.14 .08 .08	.08	1	.10	.13	.14	.07 .08	80.	.10	.13	.14	.14 .07 .08		.10	.13	.14	Vdc
SV <sub>CE2</sub>	$I_c = 50$ mAdc $I_B = 5$ mAdc	.11 .12	.16	.25	.31	.31 .11 .12		.17	.25	.32	.11 .12	.12	.15	.25	.36	.36 .11 .12		.15	.24	.36	Vdc
V <sub>BE1</sub>	$I_c = 10mAdc$ $I_B = 1mAdc$	.36 .36	.38	.41	.42	.42 .36 .37		.38	.41	.43	.35 .36	.36	.38	.41	.42	.42 .36 .37		.38	.40	.42	Vdc
$V_{BE2}$	$I_{c1} = 50mAdc$ $I_{B} = 5mAdc$	46.46	.49	.59	.65	.65 .45 .46		.49	.59	.65	.44 .46		.48	.58	.64	.64 .44 .46		.48	.58	.64	Vdc

### Reliability Considerations for the Circuit Designer

TABLE 6-3 – PARAMETER DISTRIBUTIONS DURING LIFE TEST OF MOTOROLA SILICON EPITAXIAL TRANSISTORS

SL-1 Line, Source for Types 2N834, 2N835, 2N2501,

(Lots 214, 215, 216)

Parameter	Conditions				Pc = 3t	$\begin{array}{l} \textbf{Operating Life Test}\\ Pc=300mW  V_{cB}=15Vdc\\ Sample Size=298 \end{array}$	B Life Te $V_{ m CB}$ : $V_{ m CB}$ : ize $=2$	est == 15V 98	dc			Units
				Initial					1000 Hours	ours		
		Min	5%	50%	65%	Max	Min	5%	50%	95%	Max	
Icbo	$V_{\rm CB} = 15 \text{Vdc}$ $I_{\rm F} = 0$	2.6	3.2	5.0	17	71	3.1	3.7	5.5	14	94	nAdc
$BV_{CBO}$	$BV_{CBO}$ $I_{c} = 10 \mu Adc$	40	48	72	98	142	41	49	74	100	142	Vdc
$BV_{EB0}$	$I_{\rm E} = 10 \mu { m Adc}$	6.6	7.1 7.6	7.6	8.1	8.7	6.7	7.1	7.8	8.2	8.6	Vdc
$h_{\rm FE}$	$V_{ m cE} = 1  m V dc$ $I_{ m c} = 10  m m A dc$	51	61	95	143	192	38	60	06	133	167	1
SV <sub>CE1</sub>	$I_c = 10 m A dc$ $I_B = 1 m A dc$	.12	.13	.15	.18	.20	.13	.13	.15	.18	.21	Vdc
SV <sub>CE2</sub>	$I_{ m c}=50{ m mAdc}$ $I_{ m b}=5{ m mAdc}$	.15	.16	.20	.26	.30	.16	.16	.20	.27	.33	Vdc
SV <sub>BE</sub>	$I_c = 10 mAdc$ $I_B = 1 mAdc$	.72	.72 .74	.74	.77	.83	.71	.72	.74	.78	.83	Vdc

# 6-6 — Specifying Reliability Assurance

An understanding of the techniques used to specify reliability assurance is essential. The factors which influence the degree of reliability assurance obtained by testing a sample of transistors are:

- 1) The stress applied.
- 2) The sample plan used.
- 3) The criteria of failure.
- 4) The number of failures permitted.

All of these factors must be specified if adequate reliability verification is to be assured.

**STRESS:** The stresses applied should be chosen to accelerate the transistor failure mechanisms which can cause failures during equipment life. Acceptance testing is almost universally conducted under maximum rated conditions. Since the stresses the transistor encounters during life in well designed equipment are less than the maximum rated, the acceptance life test is an accelerated test.

**SAMPLE PLAN:** In any plan by which the quality of a large population of devices is assured by testing a sample of that population, there is an element of risk that the measured quality of the sample will not give an accurate picture of the quality of the total population. The smaller the absolute size of the sample, and the smaller the sample is in relation to the total population, the greater the risk that the measured quality of the sample is not the true quality of the total population. The sample test results may give an accurate, a pessimistic, or optimistic picture of the true quality of the total population. The sample plan must be selected to give as accurate a picture of the total population as cost and time limitations permit.

The accuracy with which the sample test results measure the quality of the total population is known as the confidence level.

If it is desired to use the results of a sample test to state a reliability level for an entire lot, then the maximum failure rate assured becomes lower, as the confidence level with which it is assured becomes higher. Thus, any statement of failure rate must include information as to whether it is a measured failure rate or whether it is a maximum failure rate. If it is a maximum failure rate, then the associated confidence level must also be stated.

Two basic methods of sampling quality assurance are in use in the transistor industry today. These are the AQL and the LTPD plans.

The AQL (Acceptable Quality Level) procedure has been in use for a number of years. Under it, an inspection level and an AQL are specified. For each lot size the inspection level specified determines the number of samples required. The number of samples to be tested increases as the lot size increases but the ratio of sample size to lot size decreases for larger lots. MIL-STD-105 "Sampling Procedures and Tables for Inspection by Attributes" specifies the sample size for any inspection level and lot size and stipulates the number of failures permitted for any AQL. The AQL value is roughly the maximum average per cent defective permitted if 19 out of 20 lot submissions are to be accepted.

The AQL system is known as a "producers risk" plan because the producers risk is specified while the risk the consumer is taking is not specified. The manufacturer has an approximately 5% chance of having a lot rejected if the percent of defective devices is less than the specified AQL. The lots accepted, however, could have a considerably higher per cent defectives than the AQL indicates. This method of quality assurance is especially unsatisfactory if the sample size is small.

The LTPD (Lot Tolerance Per Cent Defective) method of quality assurance has gained increased acceptance in recent years. Under this procedure, assurance is given that only infrequently, (generally 10% of the time) lots with a poorer quality than that specified will be passed. Since under this plan, the consumer is protected against receiving poor quality 90% of the time in comparison to the AQL system which protects the manufacturer from rejecting good quality product 95% of the time, the LTPD system is a "consumer risk" plan because the risk of the consumer is specified.

The relationship between AQL and LTPD is illustrated by Figure 6-7. This curve is the operating characteristic for an AQL of 4.0% at sample sizes 15 and 150. An operating characteristic may be said to be a measure of ability of an acceptance plan to distinguish between acceptable and reject lots. The ideal operating characteristic is a vertical line intersecting the abscissa at the desired quality level. This ideal operating characteristic can only be achieved by 100 percent inspection. At less than 100% inspection, the operating characteristic is a measure of the degree with which the results of the sample test assure the quality of the total lot. For smaller sample sizes, the effectiveness of the AQL procedure in assuring quality becomes quite poor. In Figure 6-7 for a 4.0% AQL, a sample size of 150 will permit 1 lot out of 10 with an 11 percent defective to pass, while a sample size of 15 will permit a lot with 25% defectives to pass 10% of the time.

Under the LTPD procedure, the sampling plan is such that the lower end of the operating characteristic is controlled so that no more than 1 in 10 lots can pass if the specified LTPD is exceeded.



Figure 6-7 Operating Characteristics for a 4% AQL

Under the LTPD plan, sample size is independent of lot size. MIL-S-19500 lists sample sizes and number of rejects permitted for various LTPD's. The percent defective, permitted in a sample size required to assure a specified LTPD, increases as the sample size increases. Under a pure LTPD plan, the per cent defective permitted in the sample approaches the actual specified LTPD as the sample size approaches 100% inspection.

The LTPD's included in typical military specifications are generally larger than the AQL's formerly specified. Thus, for large sample sizes greater quality assurance protection might be obtained from a typical AQL military specification than from an LTPD specification. Since the purpose of the military specification groups in adopting the LTPD system was not to reduce the known quality of transistors accepted, but to reduce the risk of material of poor quality being unknowingly passed due to sampling risk, a modified LTPD plan is in general use today. Under this modified LTPD plan a maximum acceptance number or minimum rejection number is specified. (Minimum rejection number equals maximum acceptance number plus one.) Under this procedure the quality may be verified by selecting a sample not larger than a specified size. The lot may be accepted by testing smaller sample sizes, but the permitted per cent defective of the sample is less.

This modified LTPD plan gives added consumer protection against the possibility of receiving poor quality because of the risks involved with small lot and small sample sizes which might occur under the AQL system. Yet this plan limits the minimum quality which can be shipped to that which would be assured by an equivalent AQL for large lot sizes.

The LTPD levels which are typical for current military specifications are an LTPD of 5 with a minimum rejection number of 5 for major electrical characteristics, an LTPD of 10, minimum rejection number of 5 for mechanical and environmental tests, and an LTPD per 1000 hours\* of 5 or 10 for life test. No minimum rejection number is usually given for life test because test cost will limit the size of the samples which can be life tested for 1000 hours. The cost of testing is a definite limitation upon the level of reliability assurance which may be verified by acceptance testing. This is especially true when acceptance tests are performed by sampling lots of transistors which have been accumulated in response to specific customer orders. The degree of reliability assurance which can be economically provided for specific orders by this method is probably limited to an LTPD of 10%.

At Motorola, the concept of reliability assurance is carried one step further by the "Line Acceptance Program". Under this procedure transistor reliability is assured by regularly sampling production lines at final electrical test, and subjecting the samples to the full military accelerated test sequence. This program not only assures the quality of transistors shipped, but it provides immediate feedback to the production lines of any change in transistor quality so that remedial action can be taken immediately.

Even under the "Line Acceptance" program, it becomes impractical to assure the operating life reliability of a given lot of transistors much below the  $\lambda = 5$  level. For example, to demonstrate a  $\lambda$  of 1 (with 90% confidence that the lots will have no worse a failure rate than 1% per 1000 hours) a sample

<sup>\*</sup>LTPD per thousand hours is designated  $\lambda$ .

size of 231 may be tested with no rejects permitted, or 1 reject would be allowed in a sample size of 390. The sample size would have to be 1,421 transistors if 10 rejects were to be permitted. To demonstrate very low failure rates for lot acceptance, testing costs necessitate the use of sequential test procedures in which the sample test results of a given lot are combined with test results of preceding lots to determine the actual reliability level.

It must be remembered that these acceptance tests are accelerated tests. The failure rates which are assured by these tests are higher than those which will be experienced in equipment life. Acceleration factors may be used to relate the acceptance test failure rate to expected failure rate in equipment.

**END POINTS:** The criteria of failure (end points) is the third factor in specifying reliability assurance. Three methods of specifying failure are in common usage today. These are:

1) The end point limits are the same as the initial electrical limits, e.g.  $h_{FE} = 20 \text{ min.}, 40 \text{ max.}$ , initial and end of life.

2) The end point limits are relaxed from the initial limits, e.g.  $h_{FE} = 20$  min., 40 max., initial and  $h_{FE} = 15$  min., 50 max., end of life.

3) The maximum shift of parameter characteristics are specified on an individual basis, e.g. the change of  $h_{\rm FE}$  for any transistor must be less than  $\pm 20\%$  during the life test.

The second method has been the most widely used. The first method is often used for "high reliability" specifications, but its value is somewhat questionable. This method of specifying end of life limits does not take into account any possible inaccuracy in repeating parameter measurements during a several week life test. If minor shifts in transistor characteristics are causing problems in meeting the end point limits, the manufacturer can institute a parameter screen to select transistors to tighter than the specified initial limits. Thus, in effect, no greater parameter stability than given by method 2 is assured. Specifications which have identical initial and end of life limits may dictate that the quality assurance provisions, (i.e. AQL or LTPD), be quite loose in order to avoid lot rejection due to relatively minor parameter shifts or inability to precisely repeat measurements.

The third method, which is to specify permitted parameter shift on an individual transistor basis, has considerable merit for assuring the delivery of stable transistors. This method is the most expensive of the three to implement, because it requires that data on each characteristic be recorded and that calculations be performed on the shift of each characteristic for each transistor to determine if the lot meets the specified quality assurance provisions. A precaution which must be observed when this method is used, is to be sure that measurement accuracy is much greater than the parameter shift permitted. For example, many silicon passivated transistors have a maximum I<sub>CBO</sub> limit of 10 nanoamps (10 x 10.9 Amperes) with median of the distribution being a fraction of a nanoamp. The measurement of even a 50% change in reverse current, which was a fraction of a nanoamp initially, after 1000 hours of life is most impractical. A specification using parameter shift as a criteria should specify a per cent shift or an absolute value, whichever is greater. For example, for a silicon annular transistor with an initial limit for  $I_{CBO}$  of 10 nanoamps, the end of life limit in relation to the initial values could be specified as +50% or +2 nanoamps, whichever is greater.

In the specification of end points, a careful compromise must be reached between making the end points tight enough so that poor reliability will be detected and yet not so tight that any minor shift in characteristics will reject the lot. Probably the best compromise is the use of double end points. This would consist of a relatively tight limit, perhaps a maximum shift of parameters, to a relatively loose LTPD, and looser limits to a tighter LTPD. For lot acceptance both criteria must be met. It should be borne in mind that with this method the sample size which must be tested is dependent upon the tighter LTPD(or AQL) so this will govern the test cost.

In addition to the elements of stress applied, sampling used, and criteria of failure; the number of rejects permitted remains to be considered in order to adequately specify acceptance procedures for reliable transistors. The number of rejects permitted, of course, depends upon the quality assurance required. The use of a reliability assurance plan which permits no rejects should be avoided because the possibility of a random failure exists even in the most reliable product and the most carefully conducted tests.

### 6-7 — Achieving Reliable Switching System Performance

**SELECTING TRANSISTORS:** The foundation upon which any reliable equipment design must be based is reliable components. Without reliable components even the most careful design cannot result in maximum equipment reliability. Of course, the prime consideration in the choice of a transistor type is its capability to perform the electronic function required. Generally, at the circuit design stage, any one of a number of transistor types could be selected to give satisfactory performance. However, the reliability of these transistor types may not be equal. A number of factors must be considered in the choice of a transistor type when reliability is of prime importance. These are:

- 1) Has the reliability of the device under consideration been proven? New transistor types with better electrical characteristics are constantly being announced. There is too often a tendency on the part of circuit designers to select these devices because of their high performance capabilities. It must be borne in mind that it takes time to adequately prove a transistor's reliability and that generally the reliability of newer transistor types has not been verified to the extent of older types.
- 2) Has the transistor been in production long enough for any problems which may adversely affect reliability to have been eliminated? Early in the production phase of a transistor type, major emphasis is often given to process improvement to optimize electrical characteristics. As the production process settles down and yields improve, reliability will generally also improve.
- 3) Is the transistor type under consideration a major portion of the manufacturers yield? A characteristic of the semiconductor industry has been that a number of transistor types of varying electrical characteristics are simultaneously produced on the same line. As manufacturing experience is gained, the process can be adjusted to optimize production of the most desired types. However, it is often true that a transistor type which represents a small percentage of the yield of a production line may have some abnormality which will make its reliability different from the majority of the line output.

4) Is the transistor type one which will receive wide usage? Unless a transistor will have high volume application, it may not be in continuous production or its production rate may remain low. Under the circumstances of intermittent production or low production rates, it is extremely difficult to optimize the manufacturing process for reliability.

5) Does the transistor manufacturer have a good reliability image? The semiconductor technology is not a simple one. Unless a manufacturer has a broad background of semiconductor technology and experience, and a history of reliable products, the resources necessary to optimize transistor reliability may not be available. A manufacturer possessing these resources has the facility to accurately measure reliability and the skills to take the corrective action necessary to eliminate the factors causing poor reliability. A history of products with good reliability is the best assurance of the reliability of new products.

**CIRCUIT DESIGN CONSIDERATIONS:** The selection of the most reliable transistor to perform the required function is basic, but is only the first step in assuring the reliable operation of digital circuitry. Several circuit design considerations to assure reliable transistor performance follow:

- 1. When possible, circuit performance should be based upon the most stable transistor parameters. This is much more feasible in digital than in analog circuitry, and is probably the major contributing factor to the higher reliability of digital equipment.
- 2. Realistic limits for component variations due to tolerance, temperature, and time should be used. Wider limits must be allowed for characteristics which are less stable than those which show good stability with life.
- 3. Circuit design which is dependent upon transistor characteristics that are uncontrolled can lead to poor reliability and should be avoided. If circuit performance is dependent upon transistor characteristics which are not specified, and thus not controlled, there is no assurance that subsequent production will have the same characteristics.
- 4. The use of derated operating conditions can be a factor to secure reliable circuit performance. The conditions to be derated and the amount of derating must be carefully determined to optimize reliability.
- 5. The environment which the transistor, circuit and equipment encounters during assembly, testing, and use, must be controlled to assure maximum reliability.

Each of these considerations for reliability will be considered in detail.

**TRANSISTOR STABILITY:** The basic properties of a transistor used in switching applications are its high impedance in the off state and its amplifying characteristics in the on state. The two characteristics which are usually measured to verify transistor quality are reverse current (usually  $I_{\rm CBO}$ ) and current gain ( $h_{\rm FE}$ ). Measurement of these characteristics verify the off and on reliability of the transistor.

These parameters, particularly reverse current, are largely dependent upon the condition of the semiconductor surface. Thus  $I_{CBO}$  and  $h_{FE}$  are also the most sensitive parameters for detecting poor transistor reliability and the most important parameters for digital circuit performance.

Figure 6-6 and Table 6-1 showed the excellent stability of the important characteristics for digital applications of Motorola germanium mesa transistors. Tables 6-2 and 6-3 give similar data for Motorola germanium epitaxial and silicon passivated switching transistors, for 1000 hours of operating life at maximum ratings. It will be noted that all the characteristics show excellent stability, but that the breakdown voltage, emitter-base and collector-emitter saturation voltages, which are primarily dependent upon bulk characteristics, show practically no change during life. Experience has demonstrated that the switching speed will show practically no change during life in a well designed and fabricated transistor, except for that caused by current gain instability, which would be detected by the  $h_{\rm FE}$  measurement.

USING PROPER DESIGN LIMITS: The preceding section on parameter stability indicates that gain and reverse current are characteristics which are least stable. The other characteristics, which are determined by bulk properties, are quite stable with life but do vary with temperature. Fortunately, the variations of these bulk sensitive parameters with temperature are quite predictable so that given limit data, safety margins are not required.

Current gain and reverse current are also temperature sensitive, although the degree of their changes with temperature are generally more controlled by the bulk characteristics of the transistor than the surface characteristics and hence are predictable to a fair degree. Lacking adequate life test data, it is common practice to design digital circuitry to perform if the current gain decreases to 50% of its minimum specified value and reverse current increases to 5 times its maximum specified value.

Effort should be made to secure aging information from component manufacturers. Use of narrow limits can lead to a high probability of individual circuit failure, while use of wide limits will usually result in a greater number of components to perform a given electronic function which increases the probability of random failures. Either extreme can cause poor system reliability. For example, if it is known that  $h_{FE}$  decreases with operating time, an insufficient derating of  $h_{FE}$  will result in poor reliability. However, if  $h_{FE}$  is known to be stable or to increase with life, as often happens, derating  $h_{FE}$  will result in a greater number of reliability.

**UNCONTROLLED CHARACTERISTICS:** A major source of poor reliability in transistorized digital circuitry has been the use of uncontrolled or unspecified transistor characteristics. In some cases, this resulted from inadequate specification on the part of the transistor manufacturer. Todays transistor specifications are much more complete in providing controls on the parameters necessary for digital switching applications. On occasion, circuits have been designed with transistor types which were never intended for the mode of operation used. Examples of this are the use of standard switching transistors in avalanche mode circuits or in chopper circuits. The fact that a given sample of transistors happen to work in such circuits is no assurance that their operation will be reliable, or that the next shipment will give satisfactory performance.

The use of transistors in modes of operation and at operating points significantly different from those at which parameters are specified, and therefore controlled, must be avoided if maximum reliability is desired. **DERATING:** The relationship of derating and reliability has been introduced in previous sections. The transistor manufacturer must conduct his reliability tests under accelerated conditions at or above maximum device ratings because of time and cost limitations. Furthermore it is necessary to obtain data quickly which can be fed-back into the manufacturing line to enable corrective action to be taken if necessary.

The amount of transistor derating which should be employed for any digital application depends upon a number of factors:

- 1) The system reliability requirements.
- 2) System design constraints such as size, weight, power supply capacity, etc.
- 3) The crossover point between the transistor reliability gained by derating, and the loss of reliability by added circuit complexity.
- 4) The point of diminishing returns where added derating will not increase transistor reliability.
- 5) The cost of components having specifications better than that dictated solely by electrical requirements.

Of course these questions can only be answered for a particular equipment design and for a particular transistor type. However, some general rules can be stated as guides.

- Junction temperature is probably the most significant factor affecting transistor reliability. Limiting the maximum junction temperature rise to approximately 50% of maximum ratings is probably the most effective method of improving reliability. A fact which must be remembered in any consideration of temperature derating is the method of verifying transistor dissipation ratings. Most transistors are life-tested under rated dissipation at room temperature, and by non-operating life test at or above rated junction temperature. This method of life testing is valid to guarantee the derating curve only if the room temperature operating test brings the junction to maximum operating temperature. If rated junction temperature is not reached during the operating life test, a higher failure rate may be encountered than anticipated if the transistor is operated at an ambient temperature higher than 25°C.
- 2) Most transistor surface defects are to some extent voltage sensitive. The amount of voltage derating necessary for maximum reliability depends upon the transistor type being considered, because some are more voltage sensitive than others. For maximum reliability it is a good rule to derate collector-base voltage so the transistor is never subjected to any voltage in excess of its collector-emitter voltage rating. The amount of voltage derating used depends to a large extent upon the surge voltage conditions which may be encountered in the application, and the amount of current limiting included in the circuit.
- 3) For general digital applications, current derating is not a major reliability consideration. However, surge current limitation is very important for modern switching transistors with their relatively small diameter connecting wires.
- 4) The maximum feasible derating of mechanical stresses is desirable for maximum transistor reliability.
# 6-8 — Precautions for the Equipment Manufacturer

To insure maximum transistor reliability from incoming inspection through outgoing equipment final test, a number of precautions should be observed. Among these are:

### HANDLING PRECAUTIONS:

- 1. Transistors should be handled in a manner which avoids the possibility of sudden shocks being applied, such as those encountered in dropping from a work bench to a hard floor. Damage done to the transistor by such shocks may not be detected by subsequent testing, yet may cause poor equipment reliability.
- 2. Any lead trimming or other handling operations such as the attachment of plastic lead spacers should be done with care to avoid damaging the leads or the glass header seals. Hand trimming of leads with pliers should be avoided unless care is taken to avoid pulling the leads.
- 3. Care must be taken during all soldering operations. Hand soldering should be avoided if possible. If hand soldering is done, a heat sink such as a pair of pliers should be clamped on the lead between the point of application of the soldering iron or gun, and the transistor. Dip soldering should be limited to the minimum time and temperature required to make reliable connections. It is unsafe to exceed the general specifi-

cation to which transistors are tested for solderability. This is 10 + 2 - 0 seconds at a temperature of  $230^\circ \pm 5^\circ$ C at a point  $1/16 \pm 1/32$  inch from the transistor body.

Precautions should be taken to prevent solder or flux bridging and causing a conductive path across the bottom of the transistor header.

- 4. Ultra-sonic cleaning of printed circuit boards should be carefully controlled. The energy level used should be the minimum possible. The presence of standing waves in the bath should be avoided, perhaps by the use of a source with slightly varying frequency. The board should be held as firmly as possible to minimize ultrasonic vibration. The particular method of ultra-sonic cleaning to be used should be thoroughly evaluated to assure that it does not damage transistors.
- 5. The discharge of static electrical charge through a transistor should be avoided. The charge accumulated by an assembler walking across a floor or even turning on a chair can be sufficient to cause failure if discharged through a transistor.

### **TESTING PRECAUTIONS:**

- 1) Voltage and current surges must be avoided at any equipment test station. All the transistor leads should be grounded directly at the socket during any test equipment switching or card punching operation. The transmission of surge voltages through common power lines to test equipment has caused transistor failures.
- 2) The high gain-bandwidth product of presently available switching transistors has led to transistor testing problems as oscillations can occur in test circuits. For example, if a transistor is connected for oper-

ation in the active region using long lead lengths there is a strong possibility of oscillation at some frequency near the self-resonant frequency of the circuit. The emitter and collector wires cause capacity coupling between the emitter and collector, producing positive feedback which may be enough to cause oscillation. This problem arises when measuring the temperature variation of transistor parameters, where the test equipment is placed outside of the test chamber and long leads are run to the transistor. It is also encountered in life test facilities where many transistors are operated using common collector, emitter, or base lead wires.

Any oscillation causes erroneous measurements and may cause transistor burnout. The usual procedure to prevent oscillations is to place isolation resistors in the emitter and collector leads and have the base connected to ground. These isolation resistors should be placed immediately at the transistor socket. The resistors should be noninductive; carbon or deposited film resistors are preferable. The test voltages across the transistor should be read by means of additional isolation resistors connected between the transistor terminals and the voltmeter. To avoid measurement error high impedance measuring equipment must be used.

- 3) Because of the sensitivity of current gain and saturation voltages to junction temperature, accurate measurements can only be made by short duration pulses that cause no appreciable heating. Pulse duration must be much less than the thermal time constant of the transistor (about 10 milliseconds for low level mesa transistors). Tests done with dc equipment or with curve tracers, which normally sweep at a 60 cps rate, are not suitable for tests where accurate and reproducible measurements are required. For example, the initial and end of life measurements of current gain have to be accurate to within a few per cent to yield meaningful life test data.
- 4) Tests for  $I_{CBO}$ ,  $I_{EBO}$ ,  $I_{CEX}$  etc. should use leads which are carefully dressed and shielded so that there is no stray pick-up which could produce serious errors in readings. Electronic micro-microammeters, never dc meter movements, should be used, because the internal inductance of dc meters can generate voltage spikes which can damage the transistor junction.

For all leakage tests, a suitable resistor should be placed in series with the transistor under test and the supply to limit the current in case the transistor has high leakage or is shorted. If this is not done, complete destruction of the transistor could occur which will prevent further analysis of the failure.

5) When measuring the gain-bandwidth product  $f_{\tau}$ , the input current source should have an impedance that is high compared to the input impedance of the transistor, in order to approximate a constant current source. At low currents the transistor input impedance may be rather high, with the result that the source does not approximate a constant current source with conventional  $f_{\tau}$  test fixtures as shown in Figure 6-8. In this case, a tuned circuit should be used to obtain the high impedance



Figure 6-8 — Conventional f<sup>7</sup> Test Circuit



Figure 6-9 — Tuned Input f<sup>7</sup> Test Circuit

required for constant current drive to the base, as shown in Figure 6-9. The collector sampling resistor, in either case, should be adjusted so that it is non-reactive at the test frequency and should also be of such a low magnitude that its resistance times the  $C_{ob}$  of the transistor forms a time constant that is much less than  $1/\omega_{\tau}$ . Good engineering practice requires that the measurement frequency be in the region where the transistor's current gain is between 2 and 5.  $f_{\tau}$  is then the product of the measurement frequency and the measurement frequency for the measurement frequency for the measurement frequency for the measurement frequency and the measurement frequency for the measurement for the measurement frequency for the measurement for the measu

6) Because of the relatively high speeds of present day switching transistors, carefully constructed testing equipment is required to accurately measure the transient response. The generator driving the input must be terminated carefully to avoid overshoot or ringing on the input pulse.



Figure 6-10 Transient Response Test Circuit

In the test circuit, shown in Figure 6-10,  $R_B$  is inserted through a hole in a ground plane. This is to prevent the speed-up effect of the end-toend resistor capacity from causing erroneous readings.

The oscilloscope probe is not placed directly on the collector which would cause capacitance loading but is used in conjunction with a divider. The time constant the divider forms with the probe must be much less than any expected transient time of the transistor.

Precautions regarding the transient response and amplitude of the input pulse were described in Chapter 5.

#### REFERENCES

- 1) Von Alven, William H. Introduction Semiconductor Reliability Volume II. Engineering Publishers, Elizabeth, New Jersey.
- West, W. J. "Achievement of High Reliability Levels for Minutemen Solid-State Devices" Semiconductor Reliability Volume II. Engineering Publishers, Elizabeth, New Jersey.
- 3) Peck, D. S. "Uses of Semiconductor Life Distributions" Semiconductor Reliability Volume II. Engineering Publishers, Elizabeth, New Jersey.
- Procassini, A. A. and Romano, A. "Use of the Weibul Distribution Function in the Analysis of Multivariate Life Test Results" Motorola Inc. Semiconductor Products Division, Phoenix, Arizona.
- 5) Zierdt, C. H. Jr. "Comparison of Operating Life Tests and Storage Tests" Semiconductor Reliability Volume 1, Engineering Publishers, Elizabeth, New Jersey.
- 6) Embree, M. L. "Semiconductor Device Ratings — Their Determination and Use in Reliable System Design" Semiconductor Reliability Volume II. Engineering Publishers, Elizabeth, New Jersey.

## CHAPTER 7

# Saturated Mode Circuits

The advantage of saturated mode circuitry can be readily summarized as follows:

- 1) Low transistor power dissipation
- 2) Clamped output levels
- 3) dc conditions that are nearly independent of transistor characteristics

Its chief disadvantage is that saturation does result in storage time which places an upper limit upon switching speed.

This chapter consists essentially of design examples, applying the principles described in detail in Chapters 3, 4, 5, and 6 to worst-case saturated-mode circuit design. The examples are intended to illustrate design principles rather than standard practices. For this reason computer logic techniques<sup>1</sup> are not covered, on the assumption that the logic-circuit designer can reduce the input and output circuit configurations to their simplified equivalent circuits.

This chapter covers design procedures for:

- 1) Inverters
- 2) Flip-flops
- 3) Astable multivibrators
- 4) Monostable multivibrators

which can be considered the basic family of circuits for any switching system.

Worst case design procedures are used in each example. When all limits used are absolute worst case, an extremely conservative circuit design results which ordinarily increases the total number of parts and the power dissipation of the system. In large systems to achieve high reliability it may be necessary to modify the procedure in accordance to some statistical method, such as Taylor Worst Case<sup>2</sup> or Quantized Probability<sup>3</sup>. The design procedure in this chapter is not modified by this change in the limits. In the examples, it is assumed that worst-case transistor limits are available. These can be obtained directly from data sheets such as the one supplied for the 2N964A transistor, or they can be calculated from typical data sheet information in accordance with procedures described in Chapters 3, 4, and 5.\_\_

A bar over a term indicates a maximum value and a <u>bar</u> under a term indicates minimum. These usually are not absolute maximum or minimum limits but rather limits under a particular set of worst-case conditions.

### Section 7-1 — Inverter Design

The function of the inverter is to invert the polarity of an input signal producing an output within specified maximum and minimum voltage levels. It also provides gain. That is, the current which it can deliver to a load is A times the current required by its input. It can be designed to provide pulse restoration, or "squaring".

A basic saturated-mode inverter circuit is shown in Figure 7-1-1. When the input signal is at  $V_1$  (a negative voltage for the PNP transistor shown), sufficient current flows through  $R_K$  to overcome the current from the  $V_{BB} - R_B$ source and supply enough base current to drive the transistor into the saturation region. The output level is  $V_0 = SV_{CE}$  and maximum current is delivered to load #2. When the input voltage is at  $V_0$ , a level near ground, current from the  $V_{BB} - R_B$  source flows through  $R_K$  and causes a reverse bias to be developed at the base which cuts off the transistor. The current from the  $V_{CC} - R_C$  source now flows into the diode producing an output level  $V_1 = V_K + V_D$ , making current available to load #1. The input current may be many times less than that required by the loads so that the inverter provides current gain.

If the source impedance of the preceding stage is low, the speed-up capacitor  $C_K$ , may be very effective in reducing circuit response time.  $C_K$  can be chosen from  $Q_T$  data.

The analysis of the inverter is straightforward and only the results will be shown. The most difficult problem is to select variables which may appear to be an arbitrary choice. The design procedure will also be different depending upon the criterion which is used to produce an optimum design. The criterion depends upon which is most important; gain, switching speed, or power dissipation and whether the inverter must drive some defined load.



Figure 7-1-1 — Basic RCTL Inverter Circuit

The switching speed as well as the dc gain is almost always maximum if the transistor is operated at its point of maximum gain. The reasoning is quite simply stated:

Since very high gain — as well as minimum gain — transistors can be expected in a typical lot of transistors, the worst-case excess stored charge will be

 $Q_X \approx T_{BS}I_{B1}$  Where  $I_{B1}$  is the base on current as determined by the circuit and  $T_{BS}$  is the storage time constant of the transistor

This charge and therefore storage time will always reduce if the circuit can be altered to reduce  $I_{B1}$ : The minimum  $\underline{I}_{B1}$  is, of course, slightly in excess of  $\overline{I}_C / \underline{\beta}_0$  to insure saturation. However, if  $I_C$  is reduced in order to lower  $I_{B1}$ ,  $\tau_A$  — and therefore rise time — increases for a given circuit gain. Therefore high gain is important.

When starting a new design, a transistor should be picked which has a suitable transient response and high gain, and it should be operated near the peak of its  $\beta$  vs I<sub>E</sub> curve. Choosing I<sub>E</sub> largely fixes the amount of load current which can be developed. Often, though, the transistor must drive some load which has already been developed. In this case the collector current is determined by the load and a transistor is selected to have high gain at that current. In either case, an understanding of the output circuit is necessary.

### 7-1-1 — The Load Circuit

A general load circuit is shown in Figure 7-1-2; that is, any conceivable output circuit is of this form. For example,  $R_{L1}$  might represent a diode "and" gate load and  $R_{L2}$  a diode "or" gate load. In general, these loads would vary over a wide range depending upon the state of other circuits in the system. With variable loads, it is almost always necessary to employ clamps to hold the output levels within reasonable limits. The transistor, when on, clamps the "0" level, while the diode clamps the "1" level when the transistor is off. Under the special case of a nearly constant resistance load, such as occurs with RTL logic, the diode may be omitted.



Figure 7-1-2 — The General Load Circuit

**VOLTAGE LEVELS:** The first problem to be resolved is to choose the nominal levels and tolerance for the output levels,  $V_0$  and  $V_1$ . The charge moved when switching from  $V_0$  to  $V_1$  is  $\int i dt = C (V_1 - V_0)$ . If switching speed is to be increased, either the signal swing must be reduced or current levels increased to reduce the effect of capacitance. For the common values of 10 to 50 mA of collector current employed with transistors of the 50 to 200 mW class, signal swings of 3 to 12 volts have been used. It should be obvious that as the level is reduced the tolerance must be tightened to preserve a reasonable amplitude difference between  $\underline{V}_1$  and  $\overline{V}_0$ . This difference is a very significant figure; all stages must be designed to be in the proper state with either level applied, and must change state within a given amount of time, when the input changes from one level to the other.

Suitable system levels, for low level high speed transistors, which will be used in some of the design examples in this chapter are listed in Table 7-1-1.

U	seful Voltages for System Le	vels
	Min.	Max.
V <sub>0</sub>	0	1.0
V <sub>1</sub>	5	7.2

**TABLE 7-1-1** 

In this table,  $V_1$  has a larger tolerance than  $V_0$  since it is derived from the clamp diode and its power supply which will have much more variation due to temperature and loading conditions than  $V_0$  which is derived from a saturated transistor.

The next step in the design would be to establish limits to be used in the design of the input and output circuits of stages. Since the levels usually deteriorate in transmission through a system, the tolerance at the input could be expected to be greater than that at the output. The specifications for an inverter might look as shown in Table 7-1-2.

Avail	able Input	Levels	Required Out	put Levels
	Min.	Max.	Min.	Max.
$V_0$	0.0	1.0	0.0	0.5
V <sub>1</sub>	5.0	6.9	6.0	7.2

TABLE 7-1-2

The choice of levels must be made with reasonable power supply voltages and tolerances, the dc saturation and gain characteristics of a transistor having the desired transient response, and the forward drop and speed of a suitable diode in mind. The breakdown rating of each semiconductor element should also be considered. These characteristics are easily found having designer's data available as discussed previously in Chapters 3, 4 and 5.

**DETERMING**  $V_{cc}$  **AND**  $R_c$ : Once suitable levels and active devices have been selected, resistor  $R_c$  and the power supply voltage  $V_{CC}$  must be determined. This problem can be solved by analyzing the output circuit as shown in Figure 7-1-3. Here the loads have been replaced simply by the currents that they are required



Figure 7-1-3 — Equivalent Load Circuit During the Two States

to draw when either a "1" or "0" is present at the output. That is,  $I_{11}$  refers to the current drawn by load 1 when the output is at  $V_1$ , etc.

Consider the action of the circuit. When the transistor is off, (Figure 7-1-3a) the output is at  $V_1$ ; and the maximum current required by load 1 is being delivered. Some minimum current may be flowing from load 2 which will assist in supplying  $I_{11}$ ; the remainder of load current as well as a small amount to keep the diode in conduction and to compensate for  $I_{\rm CL}$  must be supplied by  $R_{\rm C}$  from  $V_{\rm CC}$ . Thus

$$\bar{R}_{c} = \frac{\underline{V}_{cc} - V'_{1}}{\underline{I}_{D} + \bar{I}_{11} - \underline{I}_{21} + \bar{I}_{cL}}$$
(7-1-1)

where the denominator is the minimum current ( $\underline{I}_{CC1}$ ) through  $R_C$  needed to supply the load when  $V_{CC}$  is minimum.  $\overline{I}_{11} - \underline{I}_{21}$  may be thought of as a net maximum load current  $\overline{I}_1$  delivered in the "1" state. The normal case here occurs when  $\overline{I}_{11} > \underline{I}_{21}$ . If this were not so, load 2 could supply all the current required by load 1 and  $R_C$  would be unnecessary, but this condition is not often encountered. The voltage  $V'_1$  is a particular value of  $V_1$ . The exact value of  $V'_1$  depends upon several factors which will be discussed shortly.

When the transistor is on, (Figure 7-1-3b) the output is  $V_0$ . In this case attention is focused upon supplying the maximum current required by load 2. Some minimum current will be flowing from load 1 to assist; the rest of the load current plus that demanded by  $R_C$  will have to be supplied by the transistor. In this case,  $\overline{I}_C$  is given by

$$\bar{\mathbf{I}}_{c} = \frac{\bar{\mathbf{V}}_{cc} - \bar{\mathbf{V}}_{0}}{\underline{\mathbf{R}}_{c}} + \bar{\mathbf{I}}_{20} - \underline{\mathbf{I}}_{10}.$$
 (7-1-2)

Here the difference between  $\overline{I}_{20}$  and  $\underline{I}_{10}$  may be thought of as a net maximum load current  $\overline{I}_0$  delivered in the "0" state.

**CLAMP DIODE:** The primary purpose of the clamp diode is to prevent  $\overline{V}_1$  from becoming very large when the load current is minimum. As the load current decreases, the drop across  $R_C$  also decreases and  $V_1$  increases unless the diode clamps. Use of the clamp diode also allows  $V_{CC}$  to be several times  $V_1$  which is desirable in order to have the collector current low for a given load current. The diode greatly minimizes trouble due to the excessive drive which would occur in other transistor stages being driven from the inverter output. The value to use for  $V'_1$  in equation 7-1-1 is  $\underline{V}_1$  if the diode is not used or if it is permissible to have the diode cut off when maximum load current is being delivered. However, a higher value for  $V'_1$  is required if the diode is to remain always in conduction even when the load current is maximum. This condition is desirable because it keeps the collector circuit impedance low (in the order of 26 ohms/mA of  $I_D$ ), thereby minimizing noise problems.

Imagine a theveninized equivalent of the general output configuration as seen by the diode. It will be simply an effective voltage  $V'_1$  in series with an effective resistance R'. If the diode is to conduct a given amount, it should be clear that the voltage  $V'_1$  must equal  $\overline{V}_D + \overline{V}_K$ . However,  $\underline{V}_1 = \underline{V}_K + \underline{V}_D$ . This means that the actual  $\underline{V}_1$  cannot be used in equation 7-1-1 to calculate  $R_C$  if it is desired to keep the diode always in conduction. Rather  $V'_1 = \overline{V}_K + \overline{V}_D$  must be used where  $\overline{V}_D$  is determined at minimum diode current which is selected to be several mA to keep the diode impedance low.

To select diodes and determine their stored charge, maximum diode current must be known. It flows when the load current is minimum and may be expressed as:

$$\bar{I}_{D} = \bar{I}_{21} - \underline{I}_{11} + \frac{\bar{V}_{CC} - \underline{V}_{K} - \underline{V}_{D}}{R_{C}}$$
 (7-1-3)

The last term in equation 7-1-3 is the current  $\overline{I}_{CC1}$  which flows when  $R_C$  is minimum and  $V_{CC}$  is maximum.

**RATIO OF COLLECTOR CURRENT TO LOAD CURRENT**: In the following discussion, it will be shown that it is preferable to have  $V_{CC}$  and  $R_C$  large from a circuit efficiency viewpoint.

In order to obtain a useful solution it is necessary to define:

$$\begin{array}{ll} \overline{R}_{C} = (1+n_{R}) R_{C}, & R_{C} = (1-n_{R}) R_{C} \\ \overline{V}_{CC} = (1+n_{P}) V_{CC}, & \overline{V}_{CC} = (1-n_{P}) V_{CC} \end{array}$$

Where  $n_{R}$  and  $n_{P}$  are the resistor and power supply tolerances respectively. Since the resistor tolerance appears in a number of equations, it is convenient to define a resistance tolerance modifier as:

$$\mathbf{N}_{\mathbf{R}} = \frac{\mathbf{1} + \mathbf{n}_{\mathbf{R}}}{\mathbf{1} - \mathbf{n}_{\mathbf{R}}} = \frac{\mathbf{\bar{R}}}{\mathbf{R}} \, .$$

In this expression  $n_R$  is expressed as a decimal. With  $n_R$  expressed as a percent,  $N_R$  is plotted in Figure 7-1-4. Since this ratio is encountered often, Figure 7-1-4 is a useful design tool.

Using the previous definitions for  $\overline{I}_0$  and  $\underline{I}_{CC1}$ , write equation 7-1-1 as

$$(1 + n_{\rm R}) R_{\rm C} = \frac{(1 - n_{\rm P}) V_{\rm CC} - V_1'}{\underline{I}_{\rm CC1}}$$



Figure 7-1-4 — Tolerance Multiplier

and write equation 7-1-2 as  $(V_0 = 0)$ 

$$\bar{\mathbf{I}}_{c} = \frac{(1 + n_{P}) \, \mathbf{V}_{CC}}{(1 - n_{R}) \, R_{C}} + \bar{\mathbf{I}}_{0}$$

Combining these equations to solve for a term  $\gamma$  which is defined as the ratio of the current through  $R_C$  for a "0" ( $\overline{I}_{CCO} = \overline{I}_C - \overline{I}_0$ ) to the current for a "1" ( $\underline{I}_{CC1}$ ) it is found that

$$\gamma = \frac{\bar{\mathbf{I}}_{\rm C} - \bar{\mathbf{I}}_{\rm 0}}{\bar{\mathbf{I}}_{\rm CC1}} = N_{\rm R} \frac{1 + n_{\rm P}}{1 - n_{\rm P} - V_1'/V_{\rm CC}}$$
(7-1-4)

Note that the resistor tolerance  $N_R$  appears as a constant multiplier of considerable importance. Equation 7-1-4 is plotted in Figure 7-1-5 with power supply tolerance as a parameter. In many circuits  $I_0$  is zero and  $I_{CC1}$  essentially equals  $I_1$  which means that  $\gamma$  is the ratio of collector current to load #1 current. This graph clearly shows the benefits of making  $V_{CC} - R_C$  approach a current source. Note the severely high ratio of current through  $R_C$  and the collector, to the current through the load, which results as  $V_{CC}$  approaches  $V_1$ .

**MINIMIZING POWER DISSIPATION:** The power dissipated in  $R_C$  imposes a practical upper limit upon  $V_{CC}$  and  $R_C$ . Notice from Figure 7-1-5 that as  $V'_1/V_{CC}$  becomes small,  $\gamma$  approaches unity. This indicates that the  $V_{CC}R_C$  source is approaching a current source because the current through  $R_C$  for a "0" output level approaches that for a "1" output level. The drop across  $R_C$ , therefore, approaches  $V_{CC}$  making the power dissipated in  $R_C$  proportional to  $V_{CC}$ . At the other limit, as  $V'_1 V_{CC}$  approaches unity,  $\gamma$  becomes very large, making the current through  $R_C$  become very large at the "0" output level. At this limit the

dissipation in  $R_C$  becomes proportional to  $\gamma$ . Somewhere between these extremes there is a point where the dissipation in  $R_C$  is minimum. In a given circuit, maximum dissipation occurs under conditions of "0" output and can be written with the aid of equation 7-1-4

$$\mathbf{P}_{\mathrm{D}} = \overline{\mathbf{I}}_{\mathrm{CC0}} \overline{\mathbf{V}}_{\mathrm{CC}} = \gamma \, \underline{\mathbf{I}}_{\mathrm{CC1}} \overline{\mathbf{V}}_{\mathrm{CC}} = \mathbf{N}_{\mathrm{R}} \, \frac{(1 + n_{\mathrm{P}}) \, \underline{\mathbf{I}}_{\mathrm{CC1}} \mathbf{V}_{\mathrm{CC}}}{1 - n_{\mathrm{P}} - \mathbf{V}_{1}' / \mathbf{V}_{\mathrm{CC}}}$$

This equation can be solved for the value of  $V_{\rm CC}/V'_1$ , which will minimize  $P_D$ , by taking the derivative, holding  $\underline{I}_{\rm CC1}$  constant, and setting the derivative equal to zero. This yields

$$\frac{V_{CC}}{V'_{1}} = \frac{2}{1 - n_{P}}$$
 (7-1-5)

This result simply says that for minimum dissipation in  $R_c$ , the minimum collector supply voltage should be twice the minimum output voltage. However, the current and accordingly the dissipation in the transistor approaches twice what it would be with  $V_{CC} >> 2V'_1$  as seen from Figure 7-1-5. Usually it is preferable to keep collector current as low as possible rather than to minimize circuit dissipation, which makes use of a  $V_{CC}$  from 3 to 6 times  $V'_1$  a good compromise. Figure 7-1-5 is valuable as an aid in the determination of suitable output networks.



Figure 7-1-5 — Ratio of Collector to Load Current vs. Ratio of Output to Supply Voltage

**EFFECT OF LOAD CAPACITANCE:** In many cases, the load circuit has a capacitor to ground. To improve switching speed the collector resistor can be chosen on the basis of transient response rather than dc conditions. The capacitance could be stray or line capacitance to ground, or a speed-up capacitor used in an inverter or flip-flop, or a timing capacitor used in a multivibrator. (Speed-up or timing



Figure 7-1-6 — Plot of Rise time Function

capacitors have one end connected to the base of a transistor which is a virtual ground when the transistor is on.)

When a transistor is being turned on, it can easily drive a capacitive load, since the capacitor appears to the input signal reduced in magnitude by the current gain of the device. However, when the transistor is being turned off, once its current drops to zero the transistor can no longer drive the load capacitor. The capacitor decay then is governed only by the R-C time constant of the load.

The general R-C circuit behavior is given by

$$v_{\rm C} \equiv V_{\rm F} (1 - e^{-t/{\rm RC}})$$
 (7-1-6a)

or

$$t = RC \ln \frac{V_F}{V_F - v_C}$$
(7-1-6b)

where  $v_c$  is the capacitor voltage as a function of time t  $V_F$  is the final voltage which the capacitor can achieve; i.e.: the voltage which it "sees".

These expressions assume that initially the capacitor voltage is zero.

Notice from Figure 7-1-6, which shows general R-C circuit behavior, that the time taken to reach 90% of the final voltage is 2.3 time constants. This time can be considerably shortened if a clipping circuit is used to remove the slowly changing portion of the exponential. The clamped output circuit can accomplish this clipping if  $R_c$  is chosen so that the level  $V_1$  would assume in the absence of the diode is greater than the actual  $V_1$  desired. The diode is often called a "catch" diode, when used in this manner.



Figure 7-1-7a — Circuit Used in Transient Analysis

The circuit of Figure 7-1-7a will be analyzed to obtain design guides in order to choose values for the components in the output network.

In the absence of the diode, the 90% rise time will be:

where:

$$\mathbf{R'_{C}} = \frac{\mathbf{R_{C}R_{L}}}{\mathbf{R_{C}} + \mathbf{R_{L}}}.$$

 $t_r = 2.3 R'_{C}C$ 

The output voltage  $V_1$  will equal the final voltage  $V_F$ .

$$\mathbf{V}_{\mathbf{F}} = \frac{\mathbf{R}_{\mathbf{L}} \, \mathbf{V}_{\mathrm{CC}}}{\mathbf{R}_{\mathbf{L}} + \mathbf{R}_{\mathrm{C}}} \tag{7-1-8}$$

(7 - 1 - 7)

A comparison between a clipped and an unclipped case is informative. If it is desired to keep  $V_1$  at the same point in each case,  $V_K$  must be chosen so that  $V_K = V_1 - V_D$ . Assume that  $V_K$  has been determined according to the previous criterion, then,  $V_{CC}$  is doubled, and all other values held fixed. In this case, the voltage which the capacitor is trying to charge toward would be  $2V_1$ . However, the diode "catches" the voltage at  $V_1$ . From Figure 7-1-6, observe that the time to bring  $v_C$  to .5  $V_F$  is .69 RC. The on current through the switch has doubled since  $V_{CC}$  has doubled. However, the rise time has decreased by a factor of 3.34, which represents a considerable improvement. Rise time could be further improved by increasing  $V_{CC}$  even more, but the improvement would be roughly proportional to the increase in current through the switch since the slope of the curve is becoming more nearly constant.

As intuitively expected from the exponential behavior, raising  $V_F$  a slight amount above  $V_1$  results in a considerable improvement in rise time. Further increases of  $V_F$  result in progressively smaller decreases in time on a percentage basis. Figure 7-1-7b shows the nature of the compromise where the amount of improvement in rise time (to the 90% point), due to clamping, divided by the increase of switch current, is plotted against the ratio of final voltage to clamp voltage. It is seen that there is little percentage increase in the clipping improvement factor ( $F_K$ ) for  $V_F/V_1 > 3$ .



Figure 7-1-7b — Improvement Factor Resulting from Clamping

Figure 7-1-7b was plotted by taking the ratio of rise time to the 90% point for the unclipped waveform ( $V_1 = 0.9 V_F$ ) to that obtained from the general equation under conditions of  $V_1/V_F$  variable and dividing that result by the increase in the on switch current which results. That is,

 $t_{r1} \equiv 2.3~R'_{\rm C}\,C\,$  when  $V_1 \equiv 0.9~V_{\rm F},$  the unclipped case.

$$t_{r2} = R'_C C \ln \frac{1}{1 - 0.9 V_1 / V_F}$$
, for variable  $V_1 / V_F$ . (7-1-9)

Under all conditions:

$$I_{\rm C} \equiv V_{\rm F}/R'_{\rm C} \equiv V_{\rm CC}/R_{\rm C} \tag{7-1-10}$$

When clipping is not employed,  $V_F \equiv V_1$ .

Therefore,  $I_{C1} = \frac{V_1}{R'_C}$  for the unclipped case and  $I_{C2} = \frac{V_F}{R'_C}$ , for variable  $V_1/V_F$ .

Combining these relations

$$F_{K} = \frac{t_{r1}/t_{r2}}{I_{C1}/I_{C2}} = \overline{R_{C}C \ln \left(\frac{1}{1 - 0.9V_{1}/V_{F}}\right)} \frac{\frac{2.3 R_{C}C}{1 - 0.9V_{1}/V_{F}}}{\frac{V_{1}}{R_{C}'} / \frac{V_{F}}{R_{C}'}}$$

which simplifies to:

$$F_{K} = \frac{2.3 \left(\frac{V_{F}}{V_{I}}\right)}{\ln\left(\frac{1}{1 - 0.9V_{I}/V_{F}}\right)}$$
(7-1-11)

These results can be extended into a useful design guide for cases when it is necessary to change the level on a capacitive load within a fixed time.

Substituting equation 7-1-8 into equation 7-1-9 and rearranging yields

$$t_{r2} = R'_{C}C \ln \frac{\frac{V_{CC}}{V_{1}}R_{L}}{R_{L}\left(\frac{V_{CC}}{V_{1}} - 0.9\right) - 0.9 R_{C}}$$
(7-1-12)

The load current is

$$\mathbf{I}_1 = \frac{\mathbf{V}_1}{\mathbf{R}_L}.$$

Combining this expression with equations 7-1-7 and 7-1-12, the result is

$$t_{r2} = \frac{V_{CC}}{V_1} \frac{R_L C}{(V_{CC}/V_1 + I_C/I_1)} \ln \frac{V_{CC}/V_1}{(V_{CC}/V_1 - 0.9) - 0.9 V_{CC}I_1}}{\frac{0.9 V_{CC}I_1}{V_1 I_C}}$$
(7-1-13)

It is convenient to define a load time constant  $\tau_{\rm L}$  as

 $\tau_{\rm L} \equiv R_{\rm L}C$ 

from which the ratio of  $t_r$  to  $T_L$  can be written

$$t_{r}/\tau_{L} = \frac{V_{CC}/V_{1}}{V_{CC}/V_{1} + I_{C}/I_{1}} \ln \frac{V_{CC}/V_{1}}{(V_{CC}/V_{1} - 0.9)} \frac{V_{CC}/V_{1}}{I_{C}/I_{1}}.$$
 (7-1-14)

This result is plotted as Figure 7-1-8. From this graph, the required collector current to charge the load capacitance in a given time can be easily found. The place where the curves end, as  $t_r/\tau_L$  increases, is the point where the clipping circuit has no effect, i.e.:  $V_1 = V_F$ . These curves also reflect the result of Figure 7-1-7b; less collector current is required to charge the capacitor in a given time interval as  $V_{CC}$  is allowed to become higher.

## 7-1-2 — Coupling for Maximum Transfer Efficiency

Cascaded inverters are required when it is necessary to obtain more gain than a single stage inverter can supply. Also, a second stage is often necessary to isolate a variable load from a multivibrator. In these situations, the interstage voltage  $(V_1)$  is not required to be at any particular level; therefore an opportunity is provided to minimize the collector current of the first stage by making  $R_c$  as



Figure 7-1-8 — Ratio of Collector Current to Load Current

large as possible. The only requirement is that conditions be such that sufficient base current in the on state, and off bias, in the off state, is applied to  $Q_2$  as shown in Figure 7-1-9.

The governing equations can easily be written from Figure 7-1-9

$$\frac{\underline{\mathbf{V}}_{CC} - \overline{\mathbf{V}}_{BE}}{\overline{\mathbf{R}}_{K} + \overline{\mathbf{R}}_{C}} - \frac{\overline{\mathbf{V}}_{BB} + \overline{\mathbf{V}}_{BE}}{\underline{\mathbf{R}}_{B}} = \underline{\mathbf{I}}_{B}$$
(7-1-15)

$$-\frac{\underline{\mathbf{V}}_{\mathrm{OB}} + \overline{\mathbf{S}} \mathbf{V}_{\mathrm{CE}}}{\underline{\mathbf{R}}_{\mathrm{K}}} + \frac{\underline{\mathbf{V}}_{\mathrm{BB}} - \underline{\mathbf{V}}_{\mathrm{OB}}}{\overline{\mathbf{R}}_{\mathrm{B}}} = \overline{\mathbf{I}}_{\mathrm{BL}}$$
(7-1-16)

Equations 7-1-15 and 7-1-16 need to be combined into a single equation so that a differentiation can be performed, the result set equal to zero, and optimum conditions found for  $R_B$ ,  $R_K$ , and  $R_C$ . Solving for  $R_B$  in equation 7-1-16, substituting it into equation 7-1-15, and rearranging, it is found:

$$\begin{split} \frac{1}{1+\overline{R}_{C}/\overline{R}_{K}} &= \frac{1}{(\underline{V}_{CC}-\overline{V}_{BE})} \left[ I_{B} + \overline{I}_{BL}(1+n_{B}) \left( \frac{\overline{V}_{BB}+\overline{V}_{BE}}{\underline{V}_{BB}-\underline{V}_{OB}} \right) \right] \overline{R}_{K} \\ &+ \frac{(\overline{V}_{BB}+\overline{V}_{BE}) \ (\underline{V}_{OB}+\overline{S}V_{CE})}{(\underline{V}_{BB}-\underline{V}_{OB}) \ (\underline{V}_{CC}-\overline{V}_{BE})} \ (1+n_{B}) N_{K} \, . \end{split}$$

which is of the form

$$\frac{1}{1+\overline{R}_{\rm C}/\overline{R}_{\rm K}}=A\,\overline{R}_{\rm K}+B.$$

where A is the coefficient of  $R_K$  and B is the constant. A and B contain only terms which are known. Solving for  $\overline{R}_C$ 



a) CONDITIONS WITH  $Q_1$  OFF and  $Q_2$  ON



b) CONDITIONS WITH  $Q_1$  ON and  $Q_2$  OFF

Figure 7-1-9 — Interstage Network

$$\overline{\mathbf{R}}_{\mathrm{C}} = \frac{\overline{\mathbf{R}}_{\mathrm{K}}^{2}(1+\mathrm{B}) - \mathrm{A}\,\overline{\mathbf{R}}_{\mathrm{K}}^{2}}{\mathrm{A}\,\overline{\mathbf{R}}_{\mathrm{K}} + \mathrm{B}}.$$
(7-1-17)

Taking the derivative yields

$$\frac{\mathrm{d}\overline{\mathrm{R}}_{\mathrm{C}}}{\mathrm{d}\overline{\mathrm{R}}_{\mathrm{K}}} = \frac{(\mathrm{A}\,\overline{\mathrm{R}}_{\mathrm{K}} + \mathrm{B})\,(1 + \mathrm{B} - 2\mathrm{A}\,\overline{\mathrm{R}}_{\mathrm{K}}) - \overline{\mathrm{R}}_{\mathrm{K}}\,(1 + \mathrm{B} - \mathrm{A}\,\overline{\mathrm{R}}_{\mathrm{K}}^{2})\,\mathrm{A}}{(\mathrm{A}\,\overline{\mathrm{R}}_{\mathrm{K}} + \mathrm{B})^{2}}\,.$$

Setting this expression equal to zero and solving

$$\overline{R}_{\kappa} = -B/A \pm \sqrt{\left(\frac{B}{A}\right)^2 + \frac{B}{A^2}(1+B)}$$

Since  $R_{\kappa}$  must be positive, only the positive radical is significant and upon simplification the result is

$$\overline{R}_{K} = \frac{B}{A} \left( \sqrt{2 + 1/B} - 1 \right).$$
 (7-1-18)

The value computed for  $R_K$  could be inserted in equations 7-1-15 and 7-1-16 and they could be solved simultaneously for  $R_C$  and  $R_B$ . Or since A and B must be computed in order to solve equation 7-1-17,  $R_C$  may be solved by putting the expression for  $\overline{R}_K$  into equation 7-1-17 which yields

$$\bar{\mathbf{R}}_{\rm C} = \frac{\frac{(1+B)}{A}(\sqrt{2+1/B}-1) - \frac{B}{A}(\sqrt{2+1/B}-1)^2}{\sqrt{2+1/B}} \qquad (7-1-19)$$

Further considerations involved in this coupling circuit apply as discussed in the following section on the input network.

## 7-1-3 — The Input Network

Design of the input network when  $V_1$  and  $V_0$  have discrete values allows less choice than the output network and is less complex. It can be designed solely on the basis of dc conditions, assuming that if necessary, a capacitor can be used to enhance speed. If resistance driving is employed, the input network can be designed on the basis of transient response which will be discussed later.

The input network can be found by solving the following simultaneous equations which are easily written from Figure 7-1-9.

$$\frac{\underline{V}_{OB} + V_{o}}{R_{K}(1-n)} - \frac{\underline{V}_{BB} - \underline{V}_{OB}}{R_{B}(1+n)} + \bar{I}_{BL} = 0$$
(7-1-20)

$$\frac{\underline{\mathbf{V}}_{1} - \overline{\mathbf{V}}_{BE}}{\mathbf{R}_{K}(1+n)} - \frac{\overline{\mathbf{V}}_{BB} + \overline{\mathbf{V}}_{BE}}{\mathbf{R}_{B}(1-n)} - \underline{\mathbf{I}}_{B} = 0$$
(7-1-21)

Depending upon the transistor characteristic, either the high or the low temperature extreme could be worst-case. The off bias voltage ( $V_{OB}$ ) must be greater than  $V_{TR}$ , which is defined as the reverse base-emitter voltage required to hold  $I_{CL}$  to a value near its minimum.  $\overline{V}_{TR}$  &  $\overline{I}_{BL}$  always occur at high temperature limit and must be determined from transistor data. When determining high temperature data only, the junction temperature to be used should include the increase over ambient caused by power dissipation in the on condition.  $\overline{V}_{BE}$  always occurs at the low temperature limit. However,  $\underline{I}_B$  and  $\overline{S}V_{CE}$  occur at high temperatures, then  $\overline{V}_{BE}$  used in the equation should also be a high temperature limit.

The bias source  $V_{BB}$  may be open to choice. Reasoning similar to that applied to the output network will show that  $V_{BB} - R_B$  should approach a current source; that is  $V_{BB}$  should be large compared to the voltage shift at the base.

Regardless of the values used for  $R_B$  and  $V_{BB}$  a specified current through  $R_B$  is required to establish  $V_{OB}$ . For an example, assume that  $V_{BB}$  is just a few times larger than  $V_{OB}$ . When the input level goes to  $V_1$ , the voltage at the base must reverse polarity and increase to  $V_{BE}$ . This voltage shift will increase the current through  $R_B$ , resulting in an unnecessary reduction in drive current as all the current through  $R_B$  must be overcome by the input current to provide base current. A useful "rule of thumb" is to make  $V_{BB}$  at least as large as  $V_1$ . Power dissipation in  $R_B$  is low and therefore is usually not a factor.

The coupling capacitor  $C_{\kappa}$  can be selected using  $Q_{T}$  data as outlined in Chapter 5.

The principles so far discussed are illustrated in the inverter design example. This example is done in detail to provide a guide for using the designer's data sheet to obtain worst-case values and also, to illustrate the principles of inverter design.

# 7-1-4 — Minimizing Switching Time of RTL Stages:

By using the relationships derived in Chapter 5, the proper relationship between  $I_{B1}$  and  $I_{B2}$  can be found to minimize the switching time for a given stage gain, A. In RTL circuits where speed is important, overdrive is heavy and recombination can be neglected. The appropriate relations to use are then:

$$\begin{aligned} t_{r} &= \pmb{\tau}_{A} I_{C} / I_{B1} & t_{s} &= \pmb{\tau}_{BS} \frac{I_{B1}}{I_{B2} + I_{B1} / 2} \\ t_{f} &= \pmb{\tau}_{A} I_{C} / I_{B2} & t_{d} &= Q_{OB} / I_{B1} \end{aligned}$$

As shown in Figure 7-1-10, in RTL circuits, the input current  $I_{\rm K}$  must overcome  $I_{\rm B2}$  from the bias source and provide  $I_{\rm B1}$  to the transistor. Defining the stage gain as

$$A = \frac{I_{\rm C}}{I_{\rm K}} = \frac{I_{\rm C}}{I_{\rm B1} + I_{\rm B2}}$$
(7-1-22)

 $I_C$  can be written as

 $I_{C} \equiv A I_{B1} + A I_{B2}.$ 

The off bias voltage is given approximately as  $I_{B2} R_{K}$ . Thus

$$\mathbf{Q}_{\mathbf{OB}} \equiv \mathbf{I}_{\mathbf{B2}} \mathbf{R}_{\mathbf{K}} \mathbf{C}_{\mathbf{in}}.$$

where  $C_{in}$  is the effective input capacitance due to  $C_{ib}$  and  $C_{ob}$ . The product  $C_{in} R_K$  can be regarded as an input time constant  $\tau_{in}$ .

Substituting these relationships in the RTL transient equations, the following equations result

$$t_{r} = \tau_{A} \frac{A I_{B1} + A I_{B2}}{I_{B1}} \qquad t_{s} = \tau_{BS} \frac{I_{B1}}{I_{B2} + I_{B1/2}}$$
$$t_{f} = \tau_{A} \frac{A I_{B1} + A I_{B2}}{I_{B2}} \qquad t_{d} = \frac{\tau_{in} I_{B2}}{I_{B1}}$$

In order to find the proper relationship between  $I_{\rm B1}$  and  $I_{\rm B2}$  define the drive ratio D as



#### Figure 7-1-10 — Conditions for an RTL Circuit

By using the drive ratio D and summing all the transistor times the total switching time  $(t_t)$  can be found.

$$t_{t} = t_{r} + t_{f} + t_{s} + t_{d}$$
  
=  $\tau_{A}(A + A/D + AD + A) + \tau_{BS} \frac{D}{1 + D/2} + \frac{\tau_{in}}{D}$ 

In order to get a tractable solution the D/2 term in the  $t_s$  expression is neglected. This over-emphasizes the importance of  $I_{B2}$  in minimizing storage time and leads to a result which yields  $I_{B2}$  higher than desirable. However, the solution is still useful as a "rule of thumb".

Taking the derivative yields

$$\frac{dt_{t}}{dD} = \tau_{A} \left(-\frac{A}{D^{2}} + A\right) + \tau_{BS} - \frac{\tau_{in}}{D^{2}}$$
Setting the derivative equal to zero and solving
$$D_{opt} = \sqrt{\frac{A \tau_{A} + \tau_{in}}{A \tau_{A} + \tau_{BS}}}$$
(7-1-24)

The result shows that when  $\tau_{\rm in} > \tau_{\rm BS}$ ,  $I_{\rm B1}$  should be larger than  $I_{\rm B2}$ ; for  $\tau_{\rm in} < \tau_{\rm BS}$   $I_{\rm B1}$  should be less than  $I_{\rm B2}$ . If  $\tau_{\rm in}$  and  $\tau_{\rm BS}$  are negligible  $I_{\rm B1} = I_{\rm B2}$ . In a general way, the equation is in conformity with what intuitive reasoning would conclude. However, the result should not be considered as an exact answer since the storage time equation was oversimplified and the effects of recombination neglected.

Once A is chosen and  $D_{opt}$  is determined, the switching times are determined for a given transistor type. The forced gain ( $\beta_F$ ) can be found by combining equations 7-1-22 and 7-1-23.

$$\beta_{\rm F} = \frac{I_{\rm C}}{I_{\rm B1}} = A \left(1 + 1/D\right)$$
 (7-1-25)

Using equations 7-1-23 and 7-1-25 to solve for  $I_{B1}$  and  $I_{B2}$ , the input network values can be determined from the loop equations which can be written from Figure 7-1-10.

$$I_{B2} = \frac{V_{BB} - V_{BE}}{R_{B}} + \frac{V_{BE} - V_{0}}{R_{K}}$$
(7-1-26)

$$I_{B1} = \frac{V_1 - V_{BE}}{R_K} - \frac{V_{BB} - V_{BE}}{R_B}$$
(7-1-27)

Once nominal values are found, worst case conditions can be calculated and maximum switching times computed.

## 7-1-5 — Tolerances of Passive Elements

In the design procedures to be given in this chapter, often two or three simultaneous equations must be solved. Rarely will the value obtained for a component fall very close to a standard value. It is important, therefore that the tolerances used in the equations not only include the effects of temperature, aging, and initial deviation from nominal, but also include a factor representing the worst deviation from a nominal standard part value that a component might calculate to be.

The standard values for high quality precision resistors are in approximately 1% increments. Thus the maximum error between a calculated value and a standard part would be  $\frac{1}{2}$ % which is normally of little concern. It is standard practice to allow worst case limits for these resistors to be  $\pm 5\%$  to account for this initial tolerance problem as well as for aging and variations due to temperature. By obtaining information for a specific type, this overall tolerance might be found to be considerably less.

For carbon resistors, the standard EIA values are in 10% increments. Thus, even if 5% tolerance resistors are used, a maximum difference of 5% could exist between a calculated value and a standard part value. These resistors are also less stable with temperature and age. To account for all these deviations it is standard practice to use a tolerance of  $\pm 20\%$  for 5% components. When using these resistors it is very important to obtain tolerance data as the use of wide tolerance resistors imposes a severe penalty upon circuit performance. This problem is illustrated by the example flip-flop design.

Capacitors cause less trouble because in circuits the tolerance does not multiply as resistor tolerance does. Normally only minimum values are required at some worst case temperature. Silver mica capacitors fill the needs of most trigger and coupling capacitors while inexpensive ceramic types serve adequately as bypass capacitors.

AVAIL	ABLE INPUT LEVE	LS (VOLT	S)	REC	QUIRED O	UTPUT LEVELS	(VOLTS)
	Min.	Max	ζ.		Min.	Ma	ax
$\mathbf{V}_{0}$	0		)		0.0	0	.5
$V_1$	5.0	6.9	•		-6.0	7	.2
	LO	AD CURR	ENT RE	QUIREA	AENTS (m.	A)	
				]	I <sub>1</sub>		$I_2$
			Mir	l.	Max.	Min.	Max.
At Outp	out Level V <sub>0</sub>		1		20	4	16
At Outp	out Level V <sub>1</sub>		2		30	2	8
					VOLTAGE	•	
Minimu	m —17.1 l —18	+1/.	1 -	-11.4	+11	.45.4	+5.4
Nomina	1 18	+18	-	-12	+12		+5.5
Maximu	ım —18.9	+18.	9 -	-12.6	+12	.6 — 5.6	+5.6
	AMBIENT T	EMPERAT	URE OF	INVER	TER ENVI	RONMENT	
			-55 to	+65°0	C		
	С	OMPON	ENT T	OLER	ANCES		
	Resi	stor tole	rances	$\pm 5\%$	end of lif	e	
	(:	$\pm 1\%$ in	itial) .	$N_{\rm R} \equiv$	1.105.	<u> </u>	

TABLE 7-1-3 INVERTER DESIGN DATA

e
d L
Xa
ш с
sig
De
럳
S S
1
φ
2.1

Procedure Step 1 List specifications.	Example 1. Specifications are shown in Table 7-1-3.
Step 2 Obtain a fairly accurate estimate of the maximum collector current.	2. $I_{cc1} = 30 - 2 + 2 = 30 \text{ mA}$ 2 mA was assumed for $I_D$ . The wide variations of $I_1$ and the tight tolerance of $V_1$ dictate the use of a diode. $\overline{I}_0 = 16 - 1 = 15 \text{ mA}.$
$\begin{array}{l} \text{Use } \underline{I}_{\rm CO1} = \overline{I}_{11} - \underline{I}_{21} + \underline{I}_{\rm D}  (\text{neglect } I_{\rm CI}) \\ I_0 = \overline{I}_{20} - \underline{I}_{10} \\ \text{Use Fig. 7-1-5 to choose } V_{\rm CC} - \text{Find } \gamma \\ \text{Then } \overline{I}_{\rm C} = (\gamma \underline{I}_{\rm CC1} N_{\rm R} + \overline{I}_{\rm O}). \end{array}$	Use the $-18$ V supply to keep $\overline{I}_c$ as low as possible. Calculate $\underline{V}_1/V_{cc} = 6/18 = .333$ and read $\gamma/N_R = 1.7$ for $n_t = .05$ . Then $\overline{I}_c = (1.7) (30) (1.1) + 15 = 71.1$ mA
Step 3 Obtain an estimate of the maximum diode current. $\bar{I}_D = \bar{I}_{21} - \underline{I}_{11} + N_{R}I_{CO1}$ .	3. $\bar{I}_D = 8 - 2 + (1.1) (30) = 39 \text{ mA.}$
Step 4 Select suitable semiconductors.	<ol> <li>Assuming this is a fairly high speed application, a 2N964A transistor and a 1N3605 diode are used. They can easily handle the currents required.</li> </ol>
Step 5 Step 5 Select a suitable minimum diode current and determine $\overline{V}_1$ . If the diode is to be kept in conduction at all times when the output is at the "1" level use $V'_1 = \overline{V}_D + \overline{V}_K$ If diode is allowed to cut off use $V'_1 = \underline{V}_1$	5. An I <sub>D</sub> of 2 mA will provide a low impedance and is a negligible value in comparison to the load currents. At 2 mA, $\overline{V}_D$ is 0.86 volt as read from Figure 7-1-11. $\mathbf{V}_1 = 0.86 + 5.6 = 6.46 \text{ V}$

Step 6 Calculate $\overline{R}_{\rm C}$ from equation 7-1-1. Find $R_{\rm C}$ and $\underline{R}_{\rm C}$ . $\overline{R}_{\rm C} = \frac{\underline{V}_{\rm CC} - V_{\rm 1}}{\underline{I}_{\rm CO1}}$ In cases where $I_{\rm CL}$ is not negligible it would have to be found at $\overline{T}_{\rm J}$ which in turn is found from $\overline{T}_{\rm J} = \overline{T}_{\rm A} + \frac{\theta_{\rm J}^* \overline{I}_{\rm C} \overline{V}_{\rm O}}{R_{\rm C} = \frac{\overline{R}_{\rm C}}{1 + n_{\rm R}}}$ $R_{\rm C} = \frac{\overline{R}_{\rm C}}{1 + n_{\rm R}}$ $R_{\rm C} = \frac{\overline{R}_{\rm C}}{N_{\rm R}}$	6. $\bar{\mathbf{R}}_{c} = \frac{17.1 - 6.46}{30} = 0.356 \mathrm{K\Omega}$ $\mathbf{R}_{c} = \frac{356}{1.05} = 339\Omega$ $\underline{\mathbf{R}}_{c} = \frac{356}{1.1} = 324\Omega$
Step 7 Find $\overline{I}_{C}$ . Figure 7-1-5 could be used, but as a check on previous calculations use equation 7-1-2 $\overline{I}_{C} = \frac{\overline{V}_{CC} - \underline{V}_{0}}{\underline{R}_{C}} + \overline{I}_{20} - \underline{I}_{10}$	7. $\bar{I}_{c} = \frac{18.9}{324} + 16 - 1 = 73.5 \text{ mA}$ This value is higher than the estimate because V <sub>1</sub> was raised in order to keep the diode in conduction at all times. This resulted in an additional 2.4 mA of I <sub>c</sub> or a 3% increase.
Step 8 Find $\overline{V}_1$ from, $\overline{V}_1 = \overline{V}_{\mathrm{K}} + \overline{V}_{\mathrm{D}}$ Where $\overline{V}_{\mathrm{D}}$ is determined by $\overline{I}_{\mathrm{D}}$ . $\overline{I}_{\mathrm{D}} = \overline{I}_{21} - \underline{I}_{11} + \frac{\overline{V}_{\mathrm{GC}} - \overline{V}_{\mathrm{K}} - \overline{V}_{\mathrm{D}}}{\underline{R}_{\mathrm{C}}}$ For this equation, $V_{\mathrm{D}}$ is found at the estimated current calculated in Step 3. Then, with a value for $\overline{I}_{\mathrm{D}}$ , an accu- rate value can be determined for $\overline{V}_{\mathrm{D}}$ which can be used to solve for $\overline{V}_{1}$ .	8. $\overline{V}_{\rm D}$ is 1.09 V at 39 mA as found from figure 7-1-11. $\overline{I}_{\rm D} = 8 - 2 + \frac{18.9 - 5.6 - 1.09}{0.324} = 44 \text{ mA}$ at 44 mA, $\overline{V}_{\rm D} = 1.10 \text{ V}$ $\overline{V}_{\rm 1} = 5.6 + 1.10 = 6.7 \text{ V}$
$^*\theta_{\rm J}$ —Thermal resistance.	



Figure 7-1-11 — Estimated Forward Conduction Characteristics for a 1N3605 Diode



Figure 7-1-12 — DC Output Characteristics Showing Construction for RCTL Inverter Example

Step 9 Determine the suitability of the previously calculated $R_{\rm C}$ and $V_{\rm 1}$ by plotting the load line of $R_{\rm C}$ on a chart of Area of Permissable Load Loci. The load line must remain within the "latch-free" operating area.	9. The load line resulting from the calculated output circuit is within the permissable operating area for the 2N964A.
Step 10 Determine the minimum value of base current $(\underline{I}_n)$ that will drive the transistor to the maximum allowable sat- uration voltage $(\mathbf{SV}_{CE})$ (system specification given as $\overline{V}_0$ under "worst-case" conditions from Table 7-1-3). This step involves manipulating the transistor data.	10. To illustrate the use of the designers data for the 2N964A transistor, the steps necessary to obtain $\underline{J}_B$ will be done in detail.
Worst case output characteristics showing the saturation and knee region must be available. The curves in the given data are used only for reference purposes. To ob- tain the required $I_{\rm B}$ , three additional curves (for 25°C, and the two specified temperature limits) must be con- structed for the correct value of $I_{\rm C}$ as follows:	The output characteristic for the 2N964A is reproduced as Figure 7-1-12. The three curves at 73.5 mA are constructed using the procedure to be described, $h_{\rm FE}(\beta)$ data is taken from Figure 4-3 and $\theta_{\rm VC}$ data is from Figure 4-4. For the 2N964A, these equations and the current for the example yields:
<i>Curve I</i> (for 25°C). Plot a point with the coordinates $V_{CE} = V_P + R_F I_C$ (volts) at $\beta_F = \beta_{FS}$ and	Curve I $V_{ m CE}=.15+2.2~(.0735)=.3312V~@~eta_{ m FS}=2.5$
$I_B = \frac{I_C}{\beta_{FS}}$ (mA). Plot a second point at	$I_{\rm B} = \frac{73.5}{2.5} = 29.4 \mathrm{mA}.$
$V_{CE} = V_{CE}$ specified for $h_{FE}$ and $I_B = \frac{I_C}{h_{FE}}$ Connect the two points using the contours of the given curves as a guide.	$V_{CE}$ at which h <sub>FE</sub> is specified is 1 volt h <sub>FE</sub> = 46 @ 73.5 mA and 25°C I <sub>B</sub> = $\frac{73.5}{46}$ = 1.6 mA.

<i>Curve 2</i> (for maximum junction temperature). Draw a curve at $\overline{T}_{J} = \overline{T}_{A} + \theta_{J} (\overline{I}_{O} \overline{S} V_{OE}).$ $\theta_{J}$ is the thermal resistance of the device as specified on	Curve 2 $\theta_{\rm T}$ is obtained from the data sheet as 0.5°C/mW. T <sub>J</sub> = 65° + .5 (73.5) (0.5) = 83.8°C (Use 85°C for simplicity)
the data sneet, and by CB, the maximum anowable satur- ation voltage, may be taken equal to the circuit output voltage V <sub>0</sub> originally specified.	$\theta_{\rm VC} = 0.85 \ { m mV}^\circ { m C}$ at 73.5 mA.
Plot point 1 using the coordinates $\overline{V}_{CE}(at \overline{T}_{J}) = \overline{V}_{CE}(at 25^{\circ}) + \theta_{VC} (\overline{T}_{J} - 25^{\circ}C)$	$\overline{\mathbf{V}}_{ ext{CE}} = 312 \pm 0.85(85-25) = 362   ext{mV}$
$I_B = \frac{I_C}{eta_{FS}}.$	$I_{B} = \frac{73.5}{2.5} = 29.4 \text{ mA}$
Plot point 2 using the coordinates $V_{\rm CE} = V_{\rm CE}$ at which $h_{\rm FE}$ is specified and	$V_{CE} = 1 \text{ Volt}$ $h_{FE} = 43 \text{ (@ 73.5 mA and 85°C)}$
$I_B = rac{I_G}{h_{FB} (at \overline{T}_J)}.$ Connect the two points as for Curve 1.	$I_B = \frac{73.5}{43} = 1.71 \text{ mA} @ T_J = 85^{\circ}C$
Curve 3 (for minimum junction temperature). Plot Point 1 using the coordinates $\overline{V}_{CE}$ (at $\underline{T}_{A}$ ) = $\overline{V}_{CE}$ (at 25°C) + $\theta_{VC}$ ( $\underline{T}_{A}$ – 25°C) and	<i>Curve 3</i> $\overline{V}_{\rm CE} = 312 + 0.27(-55-25) = 290  {\rm mV}$

$I_B = rac{I_G}{eta_{FS}}.$	$I_{\rm B} = \frac{73.5}{2.5} = 29.4 \mathrm{mA}$
Plot point 2 using the coordinates $V_{CE} = V_{CE}$ at which $h_{FE}$ is specified and $I_B = \frac{I_O}{h_{FE}} (at(T_A))$ . Connect the two points, as before.	$V_{CE} = 1$ volt $h_{FE} = 30 @ 73.5 \text{ mA and } -55^{\circ}\text{C.}$ $I_{B} = \frac{73.5}{30} = 2.45 \text{ mA } @ \overline{I}_{A} = -55^{\circ}\text{C.}$
To determine the "worst case" condition locate the constructed curve that requires the larger $I_B$ to maintain the desired SV <sub>CE</sub> . Read $I_B$ . This is the value of $I_B$ used for calculating $R_B$ and $R_K$ in step 12.	A minimum value of 3 mA for I <sub>B</sub> is required as seen on Figure 7-1-12.
Step 11 Determine the maximum base leakage current ( $\overline{I}_{BL}$ ) and the minimum base emitter reverse bias voltage ( $\underline{V}_{OB}$ ) from the intersection of the maximum junction tempera- ture curve and the threshold voltage ( $V_{TR}$ ) line.	11. From the transistor data (Figure 3-3) $\bar{I}_{BL} = 130 \ \mu A$ and $\underline{V}_{OB} = 0.2V$ .
Step 12 Calculate the maximum base-emitter voltage for the on condition at the minimum ambient temperature using: $\overline{\nabla}_{BE}(\operatorname{at} \underline{T}_A) = \overline{\nabla}_{BE}(\operatorname{at} 25^\circ \mathrm{C}) + \theta_{\mathrm{VB}} (\underline{T}_A - 25^\circ \mathrm{C})$ where $V_{\mathrm{BE}}$ (at 25°C) and $\theta_{\mathrm{VB}}$ are obtained from transis- tor data.	12. From Figure 4-5, $\overline{V}_{BE} = 0.62$ From Figure 4-4, $\theta_{VB} = -1.5 \text{ mV/}^{\circ}\text{C}$ $\overline{V}_{BE}$ (at $\underline{T}_{A}$ ) = 620 - 1.5 (-55 - 25) = 740 mV.

Step 13	13.
Using values determined in steps 9, 10, and 11 and originally specified system conditions, calculate resistor $R_B$ and $R_K$ by solving equations 7-1-20 and 7-1-21:	$\frac{(0.2 + 1.0)}{R_{\rm K}(0.95)} - \frac{(17.1 - 0.2)}{R_{\rm B}(1.05)} + 0.130 \text{ x } 10^{-3} = 0$ $18.9 + 0.74 \qquad (5 - 0.74)$
$\frac{(\underline{V}_{OB} + \overline{V}_{O(1n)})}{R_{R} (1-n)} - \frac{(\underline{V}_{BB} - \underline{V}_{OB})}{R_{B} (1+n)} + \overline{I}_{BL} = 0$	Í ,
$\frac{(\underline{V}_1 - \overline{V}_{BE})}{R_{K} (1 + n)} - \frac{(\overline{V}_{BB} + \overline{V}_{BE})}{R_{B} (1 - n)} - \underline{I}_B = 0.$	The nearest standard values available in 1% tolerance resistors are 9.09K0 and 768 ohms.
	For convenience in solving subsequent equations, limit values for $R_B$ and $R_K$ are determined below where end of life tolerances have been used.
	$\overline{\mathbf{R}}_{\mathrm{B}} = 9.09 (1.05) = 9.54 \mathrm{K}$ $\underline{\mathbf{R}}_{\mathrm{B}} = 9.09 (.95) = 8.64 \mathrm{K}$
	$\bar{\mathbf{R}}_{\mathbf{K}} = 768 (1.05) = 806 \Omega$ $\underline{\mathbf{R}}_{\mathbf{K}} = 768 (.95) = 730 \Omega$
Step 14 It is convenient to bave a checking equation to confirm	14.
the values obtained from $R_B$ and $R_K$ . From equation 7-1-20	$\underline{V}_{OB} = \frac{(17.1)(.730) - (1.0)(9.54) - (.13)(.73)(9.54)}{.73 + 9.54}$
$\underline{\underline{V}}_{\text{OB}} = \frac{\underline{\underline{V}}_{\text{BB}} \underline{\underline{R}}_{\text{K}} - \overline{\underline{V}}_{\text{O}} \overline{\overline{R}}_{\text{B}} - \overline{\overline{I}}_{\text{BL}} \underline{\underline{R}}_{\text{K}} \overline{\overline{R}}_{\text{B}}}{\overline{\overline{R}}_{\text{K}} + \underline{\underline{R}}_{\text{B}}}.$	$\underline{V}_{OB} = .196V$ $\underline{V}_{OB}$ was chosen to be 0.2V, therefore, solution checks.

Step 15	15.
Calculate $\overline{V}_{OB}$ to be sure it does not exceed the emitter- base breakdown rating, by using the above equation with the opposite worst case conditions imposed. (I <sub>BL</sub> can be assumed zero). $\overline{v}_{OB} = \overline{\overline{v}_{BB}} \frac{\overline{R}_{K} - \underline{V}_{O} \underline{R}_{B}}{\overline{R}_{K} + \underline{R}_{B}}$ .	$\overline{V}_{OB} = \frac{(18.9) (.806) - 0}{.806 + 8.64} = 1.61 \text{ V}$ This value is within the rating of the 2N964A.
If V <sub>OB</sub> exceeds the rating of the transistor, it will be necessary to tighten the tolerances of the system or to select a different transistor.	
Step 16	16.
At $\overline{T}_{J}$ , calculate $\underline{V}_{BE}$ , $\overline{I}_{B}$ , and then calculate $\overline{Q}_{T}$ . These are the worst case conditions needed to determine $C_{K}$ .	
(a) Calculate $\underline{\mathbf{V}}_{\mathrm{BE}}$ from equation 4-6	(a)
$\underline{V}_{BE}$ (at $\overline{T}_{J}$ ) = $\underline{V}_{BE}$ (at 25°C) + $\theta_{VB}$ ( $\overline{T}_{J}$ – 25°C)	$\underline{\mathbf{V}}_{\mathrm{BE}}(85^{\circ}\mathrm{C}) = 0.4 - (.0015)(85-25) = .31 \mathrm{V}$
where $\underline{V}_{BE}$ (at 25°C) is the minimum specified value obtained from the data sheet at $\overline{I}_{C}$ .	
(b) Calculate $\overline{I}_B$ by altering equation 7-1-21.	(þ)
$\tilde{I}_{B} = \frac{\underline{Y}_{1 \text{ (in)}} - \underline{Y}_{BE} (\text{at}  \overline{T}_{J})}{(1-n)  R_{K}} - \frac{\underline{Y}_{BB} + \underline{Y}_{RE} (\text{at}  \overline{T}_{J})}{(1+n)  R_{B}}$	$\overline{I}_{B} = \frac{531}{.730} - \frac{17.1 + .31}{9.54} = 4.6 \mathrm{mA}$
Worst case occurs at $\underline{V}_{1(1n)}$ because the charge stored on the capacitor decreases faster with a drop in $V_1$ than does the charge stored in the transistor.	



## SECTION 2 — FLIP-FLOP DESIGN

The basic flip-flop, or bistable multivibrator circuit is shown in Figure 7-2-1. It has two stables states —  $Q_1$  on and  $Q_2$  off, or  $Q_1$  off and  $Q_2$  on. Application of a trigger causes the flip-flop to change state. For every two triggers the flip-flop will be in the same state; thus it counts by two's and is often called a binary circuit.

The flip-flop is used in electronic counters as the basic counter unit and in timing circuits as a frequency divider. The widest usage is found in digital computers where it functions as a storage unit in performing logic. In this application a system of gates is used at the trigger so that the flip-flop changes state for only certain combinations of inputs. In computers, it is generally used with clamp diodes or output amplifiers, but the circuit of Figure 7-2-1 may be considered the heart of any flip-flop.

To produce a reliable and useful flip-flop, the circuit must fulfill the following conditions under some worst-case combination of component and power supply tolerances:

- 1. The flip-flop must remain in a stable state unless triggered. To insure this condition, the coupling resistor ( $R_K$ ) and the bias resistor ( $R_B$ ) must be so chosen that when one side is on (collector voltage at  $SV_{CE}$ ) the other side is biased off and simultaneously the output voltage at the off side allows sufficient base current to drive the on side into the saturation region.
- 2. The output voltage level must remain within fixed limits while allowing for a maximum load current to flow.
- 3. The flip-flop must change state within a prescribed time after application of a trigger pulse.



Figure 7-2-1 — Basic Flip-Flop Circuit

## 7-2-1 — Synthesis Equations

Since the flip-flop can be considered as two cross-coupled inverters, the resulting design equations are very similar. The chief difference is that the current through  $R_c$  when the output is at  $V_1$ , must not only supply the load current  $I_1$  but also the feedback current  $I_K$ , which holds the opposite side on.

For simplicity, let  $V_{BE} \equiv 0$ , since this is the worst case, and by inspection of Figure 7-2-2a write

$$\overline{\mathbf{I}}_{1} = \frac{\underline{\mathbf{V}}_{\mathrm{CC}} - \underline{\mathbf{V}}_{1}}{\overline{\mathbf{R}}_{\mathrm{C}}} - \overline{\mathbf{I}}_{\mathrm{CL}} - \frac{\underline{\mathbf{V}}_{1}}{\underline{\mathbf{R}}_{\mathrm{K}}}.$$
(7-2-1)

As with the inverter, the input network is described by the equations

$$\frac{\underline{\mathbf{V}}_{\mathrm{OB}} + \mathbf{S} \mathbf{V}_{\mathrm{CE}}}{\underline{\mathbf{R}}_{\mathrm{K}}} - \frac{\underline{\mathbf{V}}_{\mathrm{BB}} - \underline{\mathbf{V}}_{\mathrm{OB}}}{\overline{\mathbf{R}}_{\mathrm{B}}} + \overline{\mathbf{I}}_{\mathrm{BL}} = 0$$
(7-2-2)

and

$$\frac{\underline{\mathbf{V}}_{1} - \overline{\mathbf{V}}_{BE}}{\overline{\mathbf{R}}_{K}} - \frac{\overline{\mathbf{V}}_{BB} + \overline{\mathbf{V}}_{BE}}{\underline{\mathbf{R}}_{B}} - \underline{\mathbf{I}}_{B} = 0$$
(7-2-3)

which may be written by inspection of Figure 7-2-2 a & b. These three equations can be solved simultaneously by using matrix techniques for the unknown resistors. A problem arises because the collector current is unknown; and it determines  $I_B$  and, to a large extent, values for the other transistor characteristics in the equations. Therefore, a preliminary method of estimating  $I_C$  is necessary before a circuit can be designed.

Of course, the three equations could be solved by guessing values for the transistor characteristics. Then  $I_C$  could be solved for, which would permit accurate transistor values to be found. Then, using these transistor values the matrix could be resolved. This would work well since the saturation voltages normally do not affect circuit currents significantly. However, the currents in the equations, particularly  $I_B$ , normally have a large effect upon the required resistor values. This problem can be overcome by using the ratio of collector to base current ( $\beta_F$ ) in equation 7-2-3. That is

$$\underline{\mathbf{I}}_{\mathrm{B}} = \frac{\overline{\mathbf{I}}_{\mathrm{C}}}{\underline{\beta}_{\mathrm{F}}} = \frac{\overline{\mathbf{V}}_{\mathrm{CC}}}{\underline{\mathbf{R}}_{\mathrm{C}}\underline{\beta}_{\mathrm{F}}} + \frac{\overline{\mathbf{I}}_{\mathrm{o}}}{\underline{\beta}_{\mathrm{F}}} \text{ (neglecting SV}_{\mathrm{CE}}) \tag{7-2-4}$$



Figure 7-2-2a — Conditions with Q<sub>2</sub> Off



Figure 7-2-2b - Conditions with Q2 On

where  $I_0 \equiv$  maximum load current with the transistor on.

As long as  $\beta_F$  is held constant, errors in the estimated collector current will not significantly affect the values for SV<sub>CE</sub> and V<sub>BE</sub>.

The values of  $\overline{I}_{BL}$  and  $\underline{V}_{OB}$  used in equation 7-2-2 depend upon the junction temperature, which is affected by the power dissipation. Normally, in the saturated mode flip-flop, the dissipation is low and the junction temperature is only slightly above the ambient. Thus  $\overline{I}_{BL}$  and  $\underline{V}_{OB}$  also can be estimated even though  $T_J$  is not known exactly.

A simpler method of finding  $I_c$  consists of examining the output network and making an estimate of the coupling efficiency as follows.

For the inverter, the output circuit was analyzed and the following equation developed

$$\gamma = \frac{\overline{\mathbf{I}_{\mathrm{C}}} - \overline{\mathbf{I}_{\mathrm{O}}}}{\underline{\mathbf{I}_{\mathrm{CC1}}}} = \mathbf{N}_{\mathrm{RC}} \cdot \frac{1 + \mathbf{n}_{\mathrm{P}}}{1 - \mathbf{n}_{\mathrm{P}} - \mathbf{V}_{1}'/\mathbf{V}_{\mathrm{CC}}}$$
(7-2-5)

where

 $\underline{I}_{CC1}$  = the minimum current through the collector resistor

 $\overline{\mathbf{I}}_{\mathrm{C}} =$  the maximum collector current

 $\mathbf{I}_0 =$  the maximum load current with the transistor on

 $\overline{\mathbf{I}}_1 =$  the maximum load current with the transistor off

 $N_{RC} \equiv$  collector resistor max./min. ratio

 $n_{\rm P} \equiv$  power supply tolerance

 $V'_1 \equiv$  minimum output voltage

 $V_{CC} \equiv$  nominal collector supply voltage.

A graph of equation 7-2-5 is shown in Figure 7-1-5.

To start a design,  $I_c$  must be estimated.  $I_{CC1} \approx I_1 + I_K$  but  $I_K$  is unknown. An estimate for  $I_K$  can be found as follows: Experience indicates that  $I_s$  is almost always less than  $I_B$ ; being pessimistic assume they are equal. Thus,

$$\mathbf{\overline{I}}_{\mathrm{K1}} \equiv \mathbf{\overline{I}}_{\mathrm{B}} + \mathbf{\overline{I}}_{\mathrm{S}} \approx 2\mathbf{\overline{I}}_{\mathrm{B}} \equiv \frac{2\mathbf{I}_{\mathrm{C}}}{\overline{\beta}_{\mathrm{F}}}.$$

The current  $\overline{I}_{K1}$  effectively adds to  $\overline{I}_1$ . Substituting  $\underline{I}_{CC1} = \overline{I}_1 + \frac{2\overline{I}_C}{\overline{\beta}_F}$  into equation 7-2-5 find

$$\gamma = \frac{\overline{\mathbf{I}'_{\mathrm{C}}} + \overline{\mathbf{I}}_{\mathrm{o}}}{\overline{\mathbf{I}}_{\mathrm{1}} + \frac{2\overline{\mathbf{I}}_{\mathrm{C}}}{\overline{\beta}_{\mathrm{F}}}}$$

Where  $\overline{I'_{C}}$  indicates an estimated  $\overline{I_{C}}$  including the effect of  $\overline{I}_{K1}$ . Simplifying:

$$\overline{\mathbf{I}}_{\mathrm{C}}^{\prime} = \frac{\gamma \, \mathbf{I}_{1} + \overline{\mathbf{I}}_{o}}{1 - \frac{2 \, \gamma}{\overline{\beta}_{\mathrm{F}}}}.$$
(7-2-6)

This expression can be used with Figure 7-1-5 to estimate  $I_{\rm C}$  and thereby obtain transistor values for use in the matrix.

After the matrix has been solved, other worst-case limits must be found to complete the design.

To check for latch-up problems  $\overline{V}_1$  must be determined. The voltage  $(V_1)$  will be maximum when all currents are minimum and the supply voltage is maximum. ( $I_{CL} \approx 0$  at low temperatures). Rewriting equation 7-2-1

$$\overline{\mathbf{V}}_{1} = \frac{\overline{\mathbf{V}}_{CC} \,\overline{\mathbf{R}}_{K} + \overline{\mathbf{V}}_{BE} \,\overline{\mathbf{R}}_{L} - \underline{\mathbf{I}}_{1} \,\underline{\mathbf{R}}_{C} \,\overline{\mathbf{R}}_{K}}{\overline{\mathbf{R}}_{K} + \underline{\mathbf{R}}_{C}}.$$
(7-2-7)

In order to find maximum stored charge and storage time,  $\overline{I}_{B}$  must be determined. This can be done by rewriting equation 7-2-3

$$\overline{\mathbf{I}}_{\mathrm{B}} = \frac{\overline{\mathbf{V}}_{1} - \underline{\mathbf{V}}_{\mathrm{BE}}}{\underline{\mathbf{R}}_{\mathrm{K}}} - \frac{\underline{\mathbf{V}}_{\mathrm{BE}} - \underline{\mathbf{V}}_{\mathrm{BE}}}{\overline{\mathbf{R}}_{\mathrm{B}}}$$
(7-2-8)

To check for the maximum reverse bias on the emitter junction,  $V_{OB}$  must be found. Equation 7-2-2 can be rewritten for this purpose. In most cases  $I_{BL}$ and  $SV_{CE}$  are negligible and the expression reduces to

$$\overline{\mathbf{V}}_{\text{OB}} = \frac{\overline{\mathbf{V}}_{\text{BB}} \,\overline{\mathbf{R}}_{\text{K}}}{\overline{\overline{\mathbf{R}}_{\text{K}} + \underline{\mathbf{R}}_{\text{B}}}} \tag{7-2-9}$$

This completes the dc analysis and development of the necessary synthesis equations.

## 7-2-2 — Triggering

A good deal of the problems associated with flip-flop operation can be traced to difficulties with triggering. The trigger signal should inject just enough charge to change state of one of the transistors. Also, the trigger circuit should be self gated; that is, as the flip-flop changes state, it should remove the trigger signal so that there would be no tendency for the trigger to cause the flip-flop to revert to its original state.

One of the most satisfactory methods of triggering is shown in Figure 7-2-3. The circuit operates as follows: When the leading edge of the trigger pulse arrives, the diode  $D_c$  connected to the on side provides a low impedance path to charge  $C_T$  to the pulse amplitude, (-5V in this circuit) less the diode drop. When the trigger returns to ground, the anode of  $D_T$  is raised to + 5V; since its cathode is near ground potential it conducts heavily discharging  $C_T$ 



Figure 7-2-3 — Flip-Flop Showing Trigger Circuit

into the base of the on transistor. If the charge on  $C_T$  is greater than the total control charge  $Q_T$  of the transistor and  $R_s$  is small, then turn-off will be very rapid. Note that the flip-flop is actuated on the trailing edge of the input pulse.

There is a compromise involved in selecting the value of  $R_T$ . Notice that when a side is being turned off,  $R_T$  appears in series with  $D_T$  from base to collector causing an undesirable shunt. Thus, as the voltage on the collector starts to rise, a negative feedback current flows through  $R_T$  to the base and slows the fall time. This problem is alleviated if  $R_T$  is high.

Note, however, that  $D_T$  will continue to conduct until the voltage across it has reached zero. Recovery time problems arise because normally not all the charge on  $C_T$  is used in turning off the transistor. Suppose, for example, that 3 volts were left on  $C_T$ . The transistor is now cut off, so the circuit impedance is fairly high resulting in a long discharge time for  $C_T$ . However, by making  $R_T$ small, the remaining 3 volts of trigger charge can be completely removed and then  $C_T$  can be charged to the collector voltage,  $V_1$  at a faster rate. It is not necessary that the voltage at the junction of  $C_T$  and  $D_T$  be at  $V_1$  when the next trigger pulse appears, but it should be at a voltage which cuts off the diode  $D_T$ . When the leading edge of the trigger pulse arrives, it will bring this junction point voltage up to  $V_1$ , thereby back biasing  $D_T$ . If sufficient reverse bias is not present on  $D_T$  it will conduct on the trailing edge and inject a positive voltage into the off side which opposes the regenerative action. Therefore,  $R_T$  should be low to reduce this problem.

Usually, making  $R_T$  about 2 to 4 times the value of  $R_K$  is a suitable compromise, however, it is better to experimentally optimize its value.

Note that  $C_T$  must charge through the collector of an on transistor. The required current can be appreciable and may cause a transistor to come out of
saturation prior to the trailing edge of the trigger. Therefore, this current should be computed and added to the value of  $\overline{I}_{c}$  used in the design.

The value of the trigger capacitor can be found from the general equation:

$$\mathbf{C}_{\mathrm{T}} = \frac{\bar{\mathbf{Q}}_{\mathrm{T}}}{\bigtriangleup \mathbf{V}_{\mathrm{T}}}.$$
 (7-2-10)

 $\triangle \underline{\mathbf{V}}_{\mathbf{T}}$  is given by:

 $\triangle \underline{\mathbf{Y}}_{\mathrm{T}} = (\underline{\mathbf{Y}}_{\mathrm{T}} - \overline{\mathbf{S}}_{\mathrm{V}_{\mathrm{CE}}} - \overline{\mathbf{V}}_{\mathrm{DC}} - \overline{\mathbf{V}}_{\mathrm{DT}})$ 

where:

$$\label{eq:VT} \begin{split} V_{\rm T} & \text{is the trigger amplitude} \\ SV_{\rm CE} & \text{is collector saturation voltage} \\ V_{\rm DC} & \text{drop of diode } D_{\rm C} \\ V_{\rm DT} & \text{drop of diode } D_{\rm T}. \end{split}$$

Since  $Q_T$  and  $SV_{CE}$  increase with temperature and the diode drops decrease, values at minimum and maximum temperature must be found in order to determine which is the worst case value.

### 7-2-3 — Cross Coupling

Selecting the cross-coupling capacitor also involves a compromise. Since the turn-off of collector current is rapid due to the injection of  $Q_T$  from a low impedance source, the decay time of the collector voltage will be due to the time constant  $C_K$  forms with  $R_K$ ,  $R_C$ , and  $R_L$  in parallel, and could be long if  $C_K$  is large. However, the turn-on delay and rise time of the other side will be improved if  $C_K$  is large. Usually, a value of  $C_K$  selected so that its change in charge is about 2 to 5 times  $\tau_A I_C + Q_{OB}$  is a satisfactory estimate, and the circuit may be experimentally optimized.

Table 7-2-1 shows typical measured switching times, for the design example, without  $C_K$  and with  $C_K = 20 \text{ pF}$  (the optimum value). The table also illustrates the effect of making  $R_T$  too small.

		IADLE /-2-1			
		Flip Flop Per tolerance ci			
	t <sub>d</sub> (ns)	t <sub>r</sub> (ns)	t <sub>s</sub> (ns)	t <sub>f</sub> (n s)	t <sub>total</sub>
$C_{\mathbf{K}} \equiv 0$ $\mathbf{R}_{\mathbf{T}} \equiv 20\mathbf{K}$	49	36	6	33	124
$\begin{array}{l} C_{K} \equiv 20 \text{ pF} \\ R_{T} \equiv 20 \text{K} \end{array}$	14	15	6	62	97
$C_{K} \equiv 0$ $R_{T} \equiv 5K$	47	44	6	78	175
$C_{\rm K} \equiv 20 \text{ pF} \\ R_{\rm T} \equiv 5 \text{K}$	14	22	6	150	192

TABLE 7-2-1

## 7-2-4 — Design Variations

As Table 7-2-1 clearly shows, the longest switching interval is fall time if  $C_{\rm K}$  is used and delay and rise time if it is omitted. There are variations of the design procedure which can be used to shorten these times. However, they all come at the expense of more trigger energy. In digital computers this is not much of a problem since more clock power can usually be easily provided. In a counter system, however, this could mean employing trigger amplifiers.

Fall time can be improved by using clamp diodes, and selecting  $R_L$  and  $R_C$  so that the value, which  $V_1$  would assume in the absence of the diodes, is greater than 1.5 times the clamp level. The "catching" action of the clamps will linearize the fall time and clip off the slowly changing portion of the exponential. This procedure was fully discussed in the inverter section. The results of using diodes are shown in Table 7-2-2, where the clamp level was adjusted so that  $V_1 = 5V$ . As  $R_L$  is increased,  $V_1$  tries to find a higher level and the catching action of the diodes is improved. All other component values are unchanged.

Delay and rise time can also be improved by selecting  $\beta_{\rm F}$  to be much lower than that based upon the dc conditions, in which case the cross-coupling capacitors can be omitted. Delay time may be improved by using diodes from the bases to ground to prevent V<sub>OB</sub> from exceeding few tenths of a volt. Fast germanium diodes should be used for this application. The diodes also hasten recovery time since the impedance at the base is kept low at all times, thereby speeding recovery of C<sub>K</sub> and C<sub>T</sub>.

	Improvements Due	to Use of Cl	amp Diode	S	
R <sub>L</sub>	t <sub>d</sub> (ns)	t <sub>r</sub> (ns)	t <sub>s</sub> (ns)	t <sub>f</sub> (ns)	t <sub>total</sub>
1.68K *	14	15	6	62	97
5.0K	14	8	6	37	65
80	14	5	6	17	42

**TABLE 7-2-2** 

## 7-2-5 — Flip-Flop Synthesis Procedure

There are basically two different approaches to synthesize a flip-flop.

- 1. The flip-flop can be designed by simply using two inverters connected back-to-back. It is presumed that the inverter was designed and optimized according to some criteria; that is the transistor is operating near its maximum gain point or point of maximum speed, etc. Then, the flip-flop would also be of similar optimum design. This is often done in digital systems and the procedure used for inverter synthesis would be used.
- 2. The flip-flop may be required to drive a given dc load. Unless there is some restriction on output impedance, then the flip-flop can be designed solely on the basis of supplying a given load current at a given output voltage. Using this criteria,  $I_C$  may be kept to a minimum. Making  $I_C$  as low as possible will lower the required energy necessary to trigger the flip-flop. This is the design procedure used in the example.

As discussed with the inverter, in any dc system, it is necessary to establish limits for the two signal levels. The level near ground is called the zero ("0") level, designated  $V_0$ , and the high level is called the one ("1") level, designated  $V_1$ . The design procedure described insures that the flip-flop will deliver a given current to the load, while maintaining the "1" level above a required minimum, and that the "0" level will be below a specified maximum. The design is based upon just meeting these requirements under worst-case conditions, thereby avoiding the inefficiency, expense, and poor reliability of overdesign.

**PRELIMINARY DESIGN CONSIDERATIONS:** The output levels must be chosen with the transistors to be used in mind or vice versa. The transistor must be able to provide the saturation voltage,  $SV_{CE}$ , required for  $V_0$  with a reasonable gain and, of course, the breakdown voltage rating must exceed the maximum limit for  $V_1$ . In the discussion to follow, a bar over a term indicates a maximum and a bar under a term indicates a minimum condition. The symbol n is used to indicate tolerance, assumed  $\pm$  by the same amount.

The advantages of keeping the ratio of  $V'_1/V_{CC}$  low were discussed in the section on the inverter. However, in the flip-flop it should also be clear that the  $V'_1/V_{CC}$  ratio imposes a lower limit upon the transistor current gain. Consider a case where no dc load is present, i.e.,  $I_1 = I_K$ . Further assume that the efficiency of the  $R_B - R_K$  network is 50%, i.e., the current  $I_S$  resulting from establishing the off condition is equal to  $I_B$ , the on base current. Then the ratio of  $\frac{\overline{I_C}}{\overline{I_1}} = \frac{\beta}{2}$ .\*

Thus, by referring to Figure 7-1-5, it is seen that if the  $V'_1/V_{CC}$  ratio is near unity, very high gain transistors become necessary. In the usual case, where a dc load current I<sub>1</sub> is required in addition to the feedback current I<sub>K</sub>, the current gain requirement increases greatly in comparison to the simple case just discussed.

The advantages of a low  $V'_1/V_{CC}$  ratio are not without price because this makes the  $V_{CC} - R_C$  source approach a current source. Therefore, variations in the load  $R_L$  will result in changes in the output voltage. A high output voltage results in excessive overdrive into the on side of the flip-flop and any transistor stages driven from the output which causes longer storage time. However, the solution to this problem is not to make  $R_C$  low; it is much better to achieve output voltage stabilization by using clamp diodes at the output as shown in Figure 7-2-4 if the change in output voltage becomes troublesome. The design procedure with clamp diodes is essentially the same as without them, since the procedure is based upon providing a minimum I<sub>1</sub> to a load when V<sub>1</sub> is minimum. With clamp diodes, the current I<sub>1</sub> effectively must be increased by a small amount in order to have current available to keep the clamps always in conduction. Further considerations when using clamps were discussed with the inverter.

The clamp power supply voltage is determined by

$$V_{\rm K} = (V'_1 + \overline{V}_{\rm D}) / (1 - n_{\rm P})$$
 (7-2-11)

and the maximum output voltage is given by:

$$\overline{\mathbf{V}}_{1} \equiv (1 + n_{\mathrm{P}}) \, \mathbf{V}_{\mathrm{K}} - \underline{\mathbf{V}}_{\mathrm{D}} \tag{7-2-12}$$

\*  $I_1 \equiv I_K \equiv 2I_B \equiv \frac{2I_C}{\beta}$ 



Figure 7-2-4 — Basic Flip-Flop with Clamps

The diode voltage drops ( $\underline{V}_D$  and  $\overline{V}_D$ ) are obtained from the diode characteristic curves at conditions of  $\underline{I}_D$  at the high temperature limit, and  $\overline{I}_D$  at the low temperature limit respectively.

If clamps are not used, it is not possible to give an accurate value for  $\overline{V}_1$  for a variable load until the design is complete. If the minimum load current were zero,  $\overline{V}_1$  would approach  $V_{CC}$ .

**DESIGN PROCEDURE:** The first step in design is to select a suitable  $V'_1/V_{CC}$  ratio based upon  $\overline{I}_1$  and the supply tolerances. Then, neglecting  $I_K$ ,  $\overline{I}_C$  can be estimated. This estimated value is called  $\overline{I'_C}$ ; with it known, a transistor with suitable characteristics can be selected. Then, by obtaining a value for  $\beta_F$ , the forced gain or circuit gain, a closer estimate of  $\overline{I}_C$  is found by estimating the feedback current  $I_K$ . With this information, the significant transistor data can be found, to use in a matrix solution, to obtain values for  $R_C$ ,  $R_K$  and  $R_B$ . In this solution  $I_C$  is treated as an unknown and  $\beta_F$  is used, rather than a value for  $I_B$  and  $I_C$ . This approach works well because transistor gain is a slowly varying function of emitter current as are  $SV_{CE}$  and  $V_{BE}$  when  $\beta_F$  is constant. Once the resistor values are known, exact values of  $I_C$  and  $I_B$  can be calculated and limits of  $SV_{CE}$  and  $V_{BE}$  found. Usually, the exact collector current is close to the estimated current and the values of the transistor characteristics used in the matrix solution are satisfactory. If a closer solution is desired, the process can be repeated using new values for the transistor characteristics.

Finally, other worst-case limits can be calculated such as maximum collector voltage,  $\overline{V}_1$ , maximum drive current,  $\overline{I}_B$ , and maximum off bias,  $\overline{V}_{OB}$ . With these quantities known, operation can be checked for latch-up and the stored charges calculated so that a transient solution can be obtained.

The following step-by-step procedure has been prepared for ease in designing flip-flop circuits. Two solutions using different tolerance resistors are developed in detail to illustrate the tremendous importance of this factor.

**TABLE 7-2-3** 

	Require	d Output	Levels (Vol	ts)	
		Min.			Max.
Vo		0			-0.3
Vi		5.0			
	Load Cur	rent Req	uirements (r	nA)	
			Min.		Max.
At Output L	evel V <sub>o</sub>		0		0
At Output L	evel V,		0		3
	Available	Power S	iupply Volta	iges	
Minimum	<del>- </del> - 5.94	-5	.94	+ 11.88	-11.88
Nominal	+ 6	-6	i	+ 12	12
Maximum	+ 6.06	-6	.06	+ 12.12	-12.12
	Ambie	nt Temp	erature Ran	ge	
		55 TO -	+ 85°C		
	Re	sistor To	lerances*		
Two Solutions		1)	± 5%	( $\pm$ 1% Init	tial), $\therefore$ N <sub>R</sub> = 1.105
		2)	± 20%	(± 5% Init	tial), $\therefore$ N <sub>R</sub> = 1.5
See Inverter Section f	or a discussion of	tolerances			



Step 5 Repeat Step 4 if $\beta$ has changed significantly until $\overline{I}_{C}$ and	5. The second estimate of $I_{\rm C}$ is close enough in both cases so that the $\beta_{\rm F}$ chosen in Step 3 can be used.
$\beta$ match transistor specifications. Whenever $\overline{I}_1 * \overline{I}_{0}$ , one trial is usually enough.	
Step 6	
Ubtain the worst-case values for the transistor being used.	6. Limit curves are provided on the 2N964A data sheet.
The maximum temperature must include the effects of	limit values are easily found. Since the currents in these
Power dissipation. For this purpose use	designs are 7.4 & 11.2 mA, for simplicity, construct min. &
where $\theta_{1,1} = 1_A + \theta_{JA} 1_C V_0$ where $\theta_{1,1}$ is the thermal resistance. The lower limit	enough to the design current and is plotted in the data sheet.
must not include the temperature rise due to power	$\overline{T}_{J} \approx 85 + .5 (10) (.3) = 86.5^{\circ}C$
	I hese limits are.
	$I_{BL} = 140 \mu A \& \underline{V}_{OB} = 0.2 V = V_{TR}$ $\overline{a}_{2}$
	$SV_{CE} = .19 (@ \beta_F = 18 & 1_J = 80^{\circ}C$
	$SV_{CE} = .23 (0 \beta_F = 18 \text{ cm} 1_3 = -33^{\circ} C$
	$V_{\rm RE} = .586 \text{ (g/b_F} \equiv 10 \text{ cs. } I_J \equiv -550 \text{ (cs. } I_{\rm M} \equiv -500 \text{ cs. } I_{\rm M} = -500$
	$(\underline{a}, \beta_{\rm F} = 18, V_{\rm BE}$ will only be a rew mV lower)
Step 7	The value of SV <sub>CE</sub> at 85°C will be used in the design
Now a matrix solution of the network equations de-	at the high temperature limit where $I_{BL} & V_{TR}$ are
veloped previously as equations /-2-1, /-2-2, and /-2-5 can be performed. For convenience in solving they are	maximum.
written as follows:	
$\mathbf{K}_{11}  \mathbf{G}_{0} + \mathbf{K}_{12}  \mathbf{G}_{K} + \mathbf{K}_{13}  \mathbf{G}_{B} = \mathbf{A}_{1}$	
$K_{21} G_0 + K_{22} G_K + K_{23} G_B = A_2$	
$K_{31} G_{c} + K_{32} G_{K} + K_{33} G_{P} = A_{3}$	
$G_0 = 1$ , $G_K = 1$ , $G_B = 1$ , $G_B = 1$ , $R_0$ , $R_K$ , $R_B$ , $R_B$ ,	



$A_{t} = \overline{I}_{1} + \overline{I}_{GL} \qquad A$	$A_1 = 3x10^{-3} + .14x10^{-3} = 3.14x10^{-3}$	$A_1 = 3x10^{-3} + .14x10^{-3} = 3.14x10^{-3}$
$A_2 = \overline{I}_{BL}$ A	A2	$A_2 = .14 \text{ x } 10^{-3}$
$A_3 = 0$	$A_3 = 0$	$A_3 = 0$
	Substituting the above values and solving $R_{\rm C} \equiv 1.6~{\rm K}\Omega$	$ m R_{c}=1.09~K\Omega$
~~~~~	$R_{K} = 5.6 \text{ K}\Omega$	$R_{K} = 2.94 \text{ K}\Omega$
	$R_{B} = 52 \text{ K}\Omega$	$R_B = 31.6  \mathrm{K\Omega}$
Step 8 Check matrix solution by solving for $\underline{Y}_{OB} = \underline{Y}_{BB} \underline{R}_{K} - \overline{S} V_{CE} \overline{R}_{B} - \overline{I}_{BL} \overline{R}_{B} \underline{R}_{K}$ $\underline{R}_{K} + \overline{R}_{B}$		8. $n_{\rm R} = 5\%$ $V_{\rm OR} = \frac{12(.99)(5.31\text{K}) - (.19)(54.6\text{K}) - (.14\times10^{-3})(54.6\text{K})(5.31\text{K})}{5.31\text{K} + 54.6\text{K}}$ $V_{\rm OR} = 0.202 \text{ Volt}$ $n_{\rm R} = 20\%$ $n_{\rm R} = 20\%$ $V_{\rm OR} = \frac{12(.99)(2.36\text{K}) - (.19)(37.8\text{K}) - (.14\times10^{-3})(37.8\text{K})}{2.36\text{K} + 37.8\text{K}}$ $V_{\rm OB} = 0.207 \text{ Volt}$ $V_{\rm OB} = 0.207 \text{ Volt}$ These values check sufficiently close to the desired $V_{\rm OR}$ so that the matrix computation is correct;

T

Step 9	9.	
Select nearest standard values	Standard 1% resistors are:	Standard 5% resistors are:
Using given tolerances, solve for maximum and minimum resistance values.	$R_{c} = 1.58 K \Omega$ $R_{K} = 5.62 K \Omega$ $R_{B} = 52.3 K \Omega$ Theorem	$R_{C} = 1.1 K \Omega$ $R_{K} = 3.0 K \Omega$ $R_{B} = 33 K \Omega$
	$\label{eq:relation} \begin{array}{l} \mbox{Iheretore:} \\ \mbox{$\bar{R}_{\rm C}$} = 1.58  (1.04) = 1.64  {\rm K}  \Omega \\ \mbox{$\bar{R}_{\rm C}$} = 1.58  (.96) = 1.52  {\rm K}  \Omega \\ \mbox{$\bar{R}_{\rm K}$} = 5.62  (1.04) = 5.85  {\rm K}  \Omega \\ \mbox{$\bar{R}_{\rm K}$} = 5.62  (.96) = 5.4   {\rm K}  \Omega \\ \mbox{$\bar{R}_{\rm R}$} = 52.3  (1.04) = 54.4   {\rm K}  \Omega \\ \mbox{$\bar{R}_{\rm B}$} = 52.3  (.96) = 50.2   {\rm K}  \Omega \end{array}$	$\begin{split} \overline{R}_{\rm C} &= 1.1  (1.15) = 1.26   {\rm K}  \Omega \\ \overline{R}_{\rm C} &= 1.1  (.85)  = 0.935  {\rm K}  \Omega \\ \overline{R}_{\rm K} &= 3  (1.15)  = 3.45   {\rm K}  \Omega \\ \overline{R}_{\rm K} &= 3  (.15)  = 3.45   {\rm K}  \Omega \\ \overline{R}_{\rm B} &= 33  (1.15)  = 38   {\rm K}  \Omega \\ \overline{R}_{\rm B} &= 33  (.15)  = 38   {\rm K}  \Omega \end{split}$
Step 10 Calculate actual $\overline{I}_{c}$ and compare to estimated $\overline{I}_{c}$ $\overline{I}_{c} = \frac{\overline{V}_{cc} - \overline{V}_{0}}{\underline{R}_{c}}$ If assumed values for SV <sub>CB</sub> , V <sub>BE</sub> and $\beta_{F}$ are seriously in error, then new values should be found and the matrix solution (Step 7) repeated.	10. at $n_{\rm R} = 5\%$ at $n_{\rm R} = 5\%$ at $n_{\rm R} = \overline{\Gamma}_{\rm c}$ (estimated) = 7.4 mA $\overline{\Gamma}_{\rm c}$ (estimated) the actual value is the actual $\Gamma_{\rm c} = \frac{12(1.01) - 0.19}{1.52 \text{ K}} = 7.88 \text{ mA } \overline{\Gamma}_{\rm c} = \frac{12(1.01) - 0.935}{0.935}$ (A $\overline{\nabla}_{\rm o}$ of 0.19 volt was assumed when computing network; therefore, this value must be used here)	at $n_{\rm R} = 5\%$ at $n_{\rm R} = 20\%$ stimated) = 7.4 mA $\overline{\Gamma}_{\rm C}$ (estimated) = 11.2 mA the actual value is the actual value is the actual value is $\frac{12(1.01) - 0.19}{1.52 \text{ K}} = 7.88 \text{ mA}$ $\overline{\Gamma}_{\rm C} = \frac{12(1.01) - 0.19}{0.935 \text{ K}} = 12.7 \text{ mA}$ (A $\overline{\nabla}_{\rm o}$ of 0.19 volt was assumed when computing the cross-coupling network; therefore, this value must be used here)

Step 11	11.
$\mathbf{\vec{V}}_1$ must be found to determine if latch-up problems will be encountered. Use $\mathbf{\vec{V}}_1 = \frac{\mathbf{\vec{V}}_{cc} \mathbf{\vec{R}}_K + \mathbf{\vec{V}}_{BE} \mathbf{\underline{R}}_C - \underline{I}_1 \mathbf{\underline{R}}_C \mathbf{\overline{R}}_K}{\mathbf{\overline{R}}_K + \mathbf{\underline{R}}_C}$	$\overline{\nabla}_{1} = \frac{12 (1.01) (5.85 \text{ K}) + (.5676) (1.52 \text{ K})}{\overline{\nabla}_{1} = 9.75 \text{ Volts}}$ $\overline{\nabla}_{1} = \frac{12 (1.01) (5.85 \text{ K}) + (.5676) (1.52 \text{ K})}{\overline{\nabla}_{1} = 9.75 \text{ Volts}}$ $\overline{\nabla}_{1} = \frac{12 (1.01) (3.45 \text{ K}) + (.606) (0.87 \text{ K})}{\overline{\nabla}_{1} = 9.67 \text{ Volts}}$
Step 12 Check the resulting load line to make sure it is free from latch-up.	12. Both of these voltage values and respective $I_{\rm C}$ were checked for possible latch-up. Both were found to be within the given latch-free operating area on the data sheet.
Step 13 To calculate the stored charge $\overline{I}_{B}$ must be known. Therefore, calculate: $\overline{I}_{B} = \frac{\overline{V}_{1} - \underline{V}_{BE}}{\underline{R}_{K}} - \frac{\underline{V}_{BB} - \underline{V}_{BE}}{\overline{R}_{B}}$ V <sub>BE</sub> must be found from the data sheet.	13. $\underline{V}_{\text{BE}}$ occurs at high temperatures, so its value must be found at $85^{\circ}\text{C}$ . $\underline{V}_{\text{BE}}$ is specified at .3 volt at $25^{\circ}\text{C}$ . Using the temperature $85^{\circ}\text{C}$ . $\underline{V}_{\text{BE}}$ is specified at .3 volt at $25^{\circ}\text{C}$ . Using the temperature coefficient curve of the $2N964A$ data sheet: $\underline{V}_{\text{BE}} = 0.197V$ . $n_{\text{B}} = 5\%$ $\overline{T}_{\text{B}} = \frac{9.75197}{5.4 \text{ K}} - \frac{12(.99)197}{54.4 \text{ K}} = 1.56 \text{ mA}$ $\overline{T}_{\text{B}} = \frac{9.67197}{2.55 \text{ K}} - \frac{12(.99)197}{38} = 3.41 \text{ mA}$



ferences would be much less pronounced under nominal operation.

214

#### SECTION 7-3 - THE ASTABLE MULTIVIBRATOR

Although the simple astable multivibrator shown in Figure 7-3-1 has serious limitations as a pulse generator, it does find uses in applications where only one transition time need be fast and where the pulse duration can have wide tolerance. It is easily synchronized, however, which makes the total period very stable. Of most importance is the fact that a study of its operation and design illustrates the principles basic to any R-C timing Circuit.

Consider the circuit of Figure 7-3-1 with the action stopped at a point in the cycle when  $Q_2$  is being held on by current through  $R_{B2}$  and  $Q_1$  is being held off by a reverse bias voltage from  $C_1$  as indicated by time A on the waveforms shown in Figure 7-3-2. Capacitors  $C_1$  and  $C_2$  will charge toward the voltage which they "see". For proper operation,  $C_2$  must become fully charged before any change of state occurs. It charges through the parallel resistance of  $R_{C1}$  and  $R_{L1}$ , which will be referred to as  $R'_{C1}$ . A voltage of  $V_{11} - V_{BE2}$  is developed across  $C_2$ . Capacitor  $C_1$  is also charging but it sees a voltage of  $V_{BB}$  -SV<sub>CE2</sub>. When C<sub>1</sub> develops a slightly positive voltage (V<sub>TF</sub>) on the base of  $Q_1$  with respect to ground,  $Q_1$  begins to conduct which lowers the output level. This voltage drop is coupled through  $C_2$  to  $Q_2$  and starts to turn it off. As a result, the collector voltage of  $Q_2$  rises; this change is coupled through  $C_1$  to the base of  $Q_1$  aiding turn on of  $Q_1$ . The process is regenerative and it proceeds rapidly until  $Q_1$  is on and  $Q_2$  off. From the waveforms, it is apparent that a pulse applied to a base in phase with the base timing voltage can cause early conduction and lock the multivibrator in synchronization with this external signal.

The regenerative transient is normally so rapid that the charges on the capacitors do not change during the transient. Thus, the voltage on  $C_1$  is approximately zero, but  $C_2$  carries a voltage of  $V_{11} - V_{BE2}$  which biases  $Q_2$  well into the cutoff region. Conditions are as when first examined, but the states of  $Q_1$  and  $Q_2$  have interchanged.



Figure 7-3-1 - Basic Astable Multivibrator

Inter-relations between component values become evident by closer examination of the waveforms shown in Figure 7-3-2. Notice that the recharge time of  $C_2$  severely slows the rise time of the waveform at the collector of  $Q_1$ . The waveform can be made more rectangular by decreasing the  $R'_{C1}C_2$  time constant. Since  $R'_{C1}$  is determined by the load, the only way to improve rise time is to decrease C. However  $C_2$  and  $R_{B2}$  established the long timing waveform at the base of  $Q_2$ . Therefore if C is reduced,  $R_{B2}$  must increase. Since the load is fixed, increasing  $R_{B2}$  would require  $Q_2$  to have a higher current gain because  $R_{B2}$  establishes the on base current to  $Q_2$ . Therefore, waveform improvement at one output comes only by increasing the current gain of the transistor which drives the other output. The more asymmetrical the timing requirement, the more difficult it is to obtain a fast transition time at the output which produces the short pulse.



Figure 7-3-2 — Astable Multivibrator Wave Forms

The simple astable circuit can maintain fixed timing only when the load  $(R_L)$  is fixed because the output levels  $V_{11}$  and  $V_{12}$  appear as levels upon the capacitors during the initial part of the timing interval. If variable loads must be handled, then either output amplifiers or clamp diodes must be used if timing is to be fixed. However, in practice timing is never really fixed because of component variations with temperature and ageing.

### 7-3-1 — Circuit Analysis

The choice of values for  $R_C$  and  $V_{CC}$  is based upon the same considerations as with an inverter or flip-flop; therefore, Figure 7-1-5 can be used to select a suitable  $V'_1/V_{CC}$  ratio and  $R_C$  is determined by

$$\overline{\mathbf{R}}_{\mathrm{C}} = \frac{\underline{\mathbf{V}}_{\mathrm{CC}} - \mathbf{V}_{1}'}{\overline{\mathbf{I}}_{1}}.$$
(7-3-1)

When a transistor is on, it must supply the current required by  $R_C$  and the charging current to the timing capacitors. When the transistor just switches on, the timing capacitor has a voltage across it of  $V_1 - V_{BE}$  which is of opposite polarity to  $V_{BB}$ . The charging current flows through the collector of the on transistor. Maximum collector current would occur if the saturation voltages were zero; therefore, for simplicity they will be neglected. Thus,

$$\overline{\mathbf{I}}_{C1} = \frac{\overline{\nabla}_{CC}}{\mathbf{R}_{C1}} + \frac{\overline{\nabla}_{12} + \overline{\nabla}_{BB}}{\mathbf{R}_{B2}}$$
(7-3-2a)

and

$$\overline{\mathbf{I}}_{C2} = \frac{\overline{\mathbf{V}}_{CC}}{\underline{\mathbf{R}}_{C2}} + \frac{\overline{\mathbf{V}}_{11} + \overline{\mathbf{V}}_{BB}}{\underline{\mathbf{R}}_{B1}}.$$
 (7-3-2b)

When  $Q_1$  is on,  $C_1$  is recharging to  $V_{12}$  and this current also drives  $Q_1$  deep into saturation. However, for proper operation,  $C_1$  must be fully charged before a change of state occurs. Thus, the  $C_1$  charging current cannot be depended upon to hold  $Q_1$  on. Therefore, the design equations for the base currents are given simply by the dc conditions which are:

$$\underline{\mathbf{I}}_{B1} = \frac{\underline{\mathbf{V}}_{BB} - \overline{\mathbf{V}}_{BE1}}{\overline{\mathbf{R}}_{B1}}$$
(7-3-3a)

$$\underline{\mathbf{I}}_{B2} = \frac{\underline{\mathbf{V}}_{BB} - \overline{\mathbf{V}}_{B22}}{\overline{\mathbf{R}}_{B2}}.$$
 (7-3-3b)

The forced transistor gain has been defined as  $\overline{\beta}_{\rm F} = \overline{I}_{\rm C}/\underline{I}_{\rm B}$  where  $\overline{\beta}_{\rm F} < \underline{\beta}_{\rm O}$ ( $\beta_{\rm O}$  is the transistor gain at the edge of saturation). Intuitively it should be clear that  $\beta_{\rm F}$  should be as high as possible to minimize the ratio of recharge time to delay time. The equations just developed govern the dc conditions.

The common case occurs when the circuit has identical output levels and uses identical transistors. Combining all the previous expressions in order to tie the dc conditions together:

$$\overline{\mathbf{I}}_{\mathrm{C}} = \frac{\underline{\mathbf{V}}_{\mathrm{CC}}}{\underline{\mathbf{R}}_{\mathrm{C}}} \cdot \frac{1}{1 - \frac{1 + (\overline{\mathbf{V}}_{\mathrm{I}}/\underline{\mathbf{V}}_{\mathrm{CC}})}{\overline{\beta}_{\mathrm{F}}}}$$
(7-3-4)

anđ

$$\overline{\mathbf{R}}_{\mathrm{B}} = \frac{\overline{\beta}_{\mathrm{F}}}{\overline{\mathbf{I}}_{\mathrm{C}}} \left( \underline{\mathbf{V}}_{\mathrm{CC}} - \overline{\mathbf{V}}_{\mathrm{BE}} \right). \tag{7-3-5}$$

In deriving equation 7-3-4,  $V_{BE}$  was neglected since it is a conservative simplification. Also  $V_{BB}$  was taken equal to  $V_{CC}$  and  $\underline{V}_{CC}$  was used consistently since  $\overline{V}_{CC}$  and  $\underline{V}_{CC}$  cannot occur at the same time. The reason for doing this will be apparent when the timing equations are discussed.

#### 7-3-2 — Transient Circuit Analysis

TIMING: Use will be made of the basic timing equation:

$$T = RC \ln \frac{V_{\rm F} - V_{\rm I}}{V_{\rm F} - V_{\rm C (T)}} , \qquad (7-3-6)$$

where

T is the interval of interest

RC is the circuit time constant

 $V_{\rm F}$  is the voltage which the capacitor is charging toward

 $V_{I}$  is the initial capacitor voltage

 $V_{C (T)}$  is the capacitor voltage which corresponds to time T.

Note that in the astable circuit the initial capacitor voltage is of opposite polarity to the final voltage and therefore  $V_I$  has a negative sign. The effect of the base leakage current  $I_{BL}$  must be included in the basic timing equation because it adds to the current through  $R_B$ , thus making the capacitor charge faster. In effect,  $I_{BL}$  makes the final voltage appear to be  $V_{BB} + I_{BL} R_B$ . Capacitor  $C_1$  determines the off time of  $Q_1$ ; this time will be called  $T_1$ . Applying the notation indicated on Figures 7-3-1 and 7-3-2 to the general timing equation, write

$$T_{1} = R_{B1}C_{1} \ln \left[\frac{(V_{BB} + I_{BL1}R_{B1} - SV_{CE2}) + (V_{12} - V_{BE1})}{(V_{BB} + I_{BL1}R_{B1} - SV_{CE2}) - (V_{TF1} - SV_{CE2})}\right].$$
 (7-3-7)

This equation can be simplified and worst-case limits can be included. If the multivibrator is to be locked in synchronism with another signal, the worstcase is when the time is minimum since the trigger can be made to shorten a timing interval by causing a transistor to conduct early. (Using the trigger to lengthen a timing interval is not practical.) Therefore

$$\underline{\mathbf{T}}_{1} = \underline{\mathbf{R}}_{B1} \underline{\mathbf{C}}_{1} \ln \left[ \frac{\overline{\mathbf{V}}_{BB} + \overline{\mathbf{I}}_{BL1} \underline{\mathbf{R}}_{B1} + \underline{\mathbf{V}}_{12} - \overline{\mathbf{S}} \mathbf{V}_{CE2} - \overline{\mathbf{V}}_{BE1}}{\overline{\mathbf{V}}_{BB} + \overline{\mathbf{I}}_{BL1} \underline{\mathbf{R}}_{B1} - \underline{\mathbf{V}}_{TF1}} \right].$$
(7-3-8)

The expression for  $T_2$  is identical except for a change in subscripts. Actually,  $\underline{V}_{BB}$  is the worst-case condition in the numerator and  $\overline{V}_{BB}$  is the worst-case condition in the denominator of the equation. However, since  $\overline{V}_{BB}$  and  $\underline{V}_{BB}$ cannot occur simultaneously,  $\overline{V}_{BB}$  represents the worst-case condition because the effect of  $V_{BB}$  is more pronounced in the denominator. Likewise,  $\underline{R}_{B1}$  represents the worst-case condition for  $R_{B1}$  since its effect is greatest outside the logarithm term. Note that  $\overline{I}_{BL1}$ ,  $\overline{V}_{BE1}$  and  $\underline{V}_{TF1}$  cannot occur at the same temperature. Whether the high or low temperature limit represents worst-case depends upon the magnitudes of the quantities.

It is informative to put the timing equation in a slightly different form by dividing through by  $\overline{V}_{BB} + \overline{I}_{BL1}\underline{R}_{B1}$ :

$$\underline{T}_{1} = \underline{R}_{B1} \underline{C}_{1} \ln \frac{1 + \frac{\underline{V}_{12} - \overline{S} V_{CE2} - \overline{V}_{BE1}}{\overline{V}_{BB} + \overline{I}_{BL1} \underline{R}_{B1}}}{1 - \frac{\underline{V}_{TF1}}{\overline{V}_{BB} + \overline{I}_{BL1} \underline{R}_{B1}}}.$$
 (7-3-9)

From this form, it is apparent that  $V_{BB}$  should be fairly large in order to cause timing to be independent of  $V_{TF}$ . When  $V_{BB}$  is large,  $V_{TF}$  is a voltage on the steeply rising portion of the exponential base voltage waveform. Note also that  $\underline{V}_{12}$  should be large compared to changes in  $\overline{S}V_{CE}$  and  $\overline{V}_{BE}$  if their effect upon the timing is to be small. Also,  $\overline{I}_{BL}\underline{R}_{B2}$  should be small compared to  $\overline{V}_{BB}$  if its effect is to be small. However, the base current is approximately  $V_{BB}/R_B$ . In other words, the on base current should be many times  $\overline{I}_{BL}$ .

Further, note that if  $V_1$  is derived from the  $V_{BB}$  supply through a resistor, then changes in  $V_{BB}$  will appear proportionally at  $V_1$  if the load is also a resistor, making the timing independent of the supply voltage. In this case,  $V_{12}$  and  $\overline{V}_{BB}$ cannot appear together and  $V_{12}$  should be multiplied by  $N_P$  to represent a realistic worst-case. In addition, when  $V_{CC} = V_{BB}$ , a compensating effect upon the circuit gain ( $\beta_F$ ) occurs making  $\beta_F$  independent of the supply voltage since  $I_C$  and  $I_B$ would change proportionately with the supply. That is:  $I_C \approx V_{CC}/R_C$ ,  $I_B \approx$  $V_{CC}/R_B$ ; therefore  $\beta_F \approx R_B/R_C$  if the saturation voltages are neglected. The worst-case condition is given approximately by  $\overline{\beta}_F = \overline{R}_B/\underline{R}_C$ .

When  $V_1$  is derived from a clamp diode, in order to make the time independent of  $V_1$ , the clamp supply  $V_K$  must be closely regulated since  $V_1 = V_K + V_D$ . If the diode is chosen to be of the same semiconductor material as the transistor, the voltages  $V_D$  and  $V_{BE}$  are approximately the same and normally they will have the same temperature coefficient which will increase the temperature stability of the timing.

In the case of identical output voltages, loads, and transistors, values for all quantities in the equations for  $T_1$  and  $T_2$  are identical except for the value of the capacitors. Under these special conditions,

$$\frac{T_1}{T_2} = \frac{C_1}{C_2}.$$
 (7-3-10)

**RECOVERY:** During time  $T_1$ , when  $Q_1$  is off,  $C_2$  must recharge to  $V_{12}$  and similarly  $C_1$  must recharge to  $V_{11}$  during  $T_2$ . This condition puts a restriction upon the  $R'_{C}C$  time constant. In general

$$\underline{\mathbf{T}}_{1} \geq \eta_{1} \overline{\mathbf{R}}'_{\mathrm{C1}} \overline{\mathbf{C}}_{2} \tag{7-3-11a}$$

$$\underline{\mathbf{T}}_{2} \ge \eta_{2} \overline{\mathbf{R}'}_{C2} \overline{\mathbf{C}}_{1} \tag{7-3-11b}$$

where  $\eta$  is a recovery factor.

 $\eta$  can approach 1 if a clamp circuit is used as discussed with the inverter. For a circuit not employing clamp diodes,  $\eta$  must be about 4 or greater if accurate

timing is to be performed ( $\eta \equiv 3.9$  would result in 98% of the final voltage being placed on C).  $\eta_1$  and  $\eta_2$  need not be the same — in fact they usually are not. As  $\eta$  is increased the output waveform will have sharper corners.

**CHARGE CONSIDERATIONS:** The minimum pulse width for a reliable saturated mode astable circuit can be found by establishing the criterion that the charge on the timing capacitor  $Q_C$  be at least ten times the charge stored in the transistor  $Q_T$ . The following relations apply:

$$\beta_{\rm F} \equiv I_{\rm C}/I_{\rm B}$$
$$Q_{\rm C} \equiv V_{\rm 1} C \approx \underline{T} I_{\rm B}$$
$$\overline{Q}_{\rm T} < \underline{Q}_{\rm C}/10$$

Combining these equations, and solving for  $\overline{Q}_{T}$ ,

$$\overline{\mathbf{Q}}_{\mathrm{T}} \ll \frac{\mathbf{I}_{\mathrm{C}} \underline{\mathbf{T}}}{10 \ \beta_{\mathrm{F}}} \tag{7-3-12a}$$

If storage is principally in the base as in an alloy device, the minimum pulse width can be related to  $\tau_{BS}$  by assuming that  $Q_T$  is composed of only excess charge  $Q_x$ . The following relation can replace  $Q_T$  in the above expression:

and thus:

$$Q_{\rm T} \approx Q_{\rm x} \equiv I_{\rm B} \vec{\tau}_{\rm BS}$$
  
 $\widetilde{\tau}_{\rm BS} < \frac{T}{10}$  (7-3-12b)

The value of  $\tau_{BS}$  usually decreases slightly as I<sub>B</sub> is increased; therefore increasing the on drive current would reduce the minimum timing pulse available with a given transistor, but this slight improvement would require either reduced  $\eta$  or higher collector current.

### 7-3-3 — Development of Synthesis Procedure

**DETERMINING**  $\beta_{F}$ : Using relations for the case where no diodes are used and the load is resistive, some important concepts can be developed. For best timing stability choose  $V_{CC} = V_{BB}$ . Further, let  $V_{12} = V_{11} = V_1$  and  $R_{L1} = R_{L2} = R_L$ , a restriction which makes  $R_{C1} = R_{C2} = R_C$ . Also assume that  $V_{CC}$  is large compared to the transistor voltages and neglect  $I_{BL}$ . The timing equations can be combined to enable the best choice of  $R_{B1}$ ,  $R_{B2}$ ,  $C_1$ , and  $C_2$ to be made under this set of conditions and approximations which are typical of most astable multivibrator applications.

From equation 7-3-9,

$$T_1 = \underline{R}_{B1} \underline{C}_1 \ln (1 + \frac{\underline{R}_L}{\underline{R}_L + \overline{R}_C})$$
 (7-3-13a)

$$\mathbf{T}_2 = \underline{\mathbf{R}}_{\mathrm{B2}} \underline{\mathbf{C}}_2 \ln \left(1 + \frac{\underline{\mathbf{R}}_{\mathrm{L}}}{\underline{\mathbf{R}}_{\mathrm{L}} + \overline{\mathbf{R}}_{\mathrm{C}}}\right)$$
(7-3-13b)

Usually  $T_1$  and  $T_2$  must be kept within specified limits. A simple method for gaining timing stability is to adjust the capacitors in each circuit after con-

struction to meet nominal timing requirements. This greatly reduces the overall tolerance on T because trimming can compensate for initial component tolerances.

If the capacitors are trimmed to meet timing conditions, the resistors must be expected to be at worst-case conditions when choosing the timing capacitor and trimmer. When the resistor values of equation 7-3-13 are at their minimum, a capacitor is needed that can restore nominal timing. This is the largest capacitor value needed by the design, and determines one limit on the value of the capacitor. In general,

$$\overline{C}'' = \frac{\widetilde{T}}{\underline{R}_{B}} \frac{1}{\ln\left[1 + \frac{\underline{R}_{L}}{\underline{R}_{L} + \overline{R}_{C}}\right]}$$
(7-3-14)

By similar reasoning the other limit on the capacitor value is:

$$\underline{\mathbf{C}}'' = \frac{\mathbf{T}}{\overline{\mathbf{R}}_{\mathrm{B}}} \frac{1}{\ln\left[1 + \frac{\overline{\mathbf{R}}_{\mathrm{L}}}{\overline{\mathbf{R}}_{\mathrm{L}} + \mathbf{R}_{\mathrm{C}}}\right]}$$
(7-3-15)

Recovery time needed to recharge  $C_1$  must also be kept within limits. If C'' is at its maximum the design must still meet equations 7-3-11.

Even though  $\overline{C}''$  is all that is ever needed, changes with temperature and ageing could increase its value with a corresponding increase in recovery time. To allow for full recovery, this tolerance should be included. The limits for the capacitors are

$$\overline{C}' = (1 + n_{\rm C})\overline{C}'' = (1 + n_{\rm C})\frac{\widetilde{T}}{R_{\rm B}}\frac{1}{\ln\left[1 + \frac{R_{\rm L}}{R_{\rm L} + \overline{R}_{\rm C}}\right]}$$
(7-3-16)

and

$$\mathbf{\underline{C}}' = (1 - \mathbf{n}_{\mathrm{C}}) \, \mathbf{\underline{C}}'' = (1 - \mathbf{n}_{\mathrm{C}}) \, \frac{\widetilde{\mathrm{T}}}{\overline{\mathrm{R}}_{\mathrm{B}}} \, \frac{1}{\ln\left[1 + \frac{\overline{\mathrm{R}}_{\mathrm{L}}}{\overline{\mathrm{R}}_{\mathrm{L}} + \underline{\mathrm{R}}_{\mathrm{C}}}\right]}. \tag{7-3-17}$$

Combine equation 7-3-11a and 7-3-11b with 7-3-16, and substitute the nominal values and tolerance for the minimum and maximum resistance and capacitance values. The capacitors can be eliminated from the equations to find

$$\underline{\mathbf{T}}_{1} \ge \eta_{1} \mathbf{N}_{\mathrm{R}} \mathbf{N}_{\mathrm{C2}} \, \widetilde{\mathbf{T}}_{2} \, \frac{\overline{\mathbf{R}'_{\mathrm{C}}}}{\underline{\mathbf{R}}_{\mathrm{B2}}} \left[ \frac{1}{\ln\left(1 + \frac{\underline{\mathbf{R}}_{\mathrm{L}}}{\underline{\mathbf{R}}_{\mathrm{L}} + \overline{\mathbf{R}}_{\mathrm{C}}}\right)} \right] \tag{7-3-18a}$$

$$\underline{\mathbf{T}}_{2} \geq \eta_{2} \mathbf{N}_{\mathrm{R}} \mathbf{N}_{\mathrm{C1}} \, \widetilde{\mathbf{T}}_{1} \, \frac{\overline{\mathbf{R}}_{\mathrm{C}}'}{\underline{\mathbf{R}}_{\mathrm{B1}}} \left[ \frac{1}{\ln\left(1 + \frac{\mathbf{R}_{\mathrm{L}}}{\underline{\mathbf{R}}_{\mathrm{L}} + \overline{\mathbf{R}}_{\mathrm{C}}}\right)} \right] \, . \tag{7-3-18b}$$

Also note that  $V_{CC}/R_B \approx I_B$  and  $V_{CC}/R_C \approx I_C$ ; since  $I_C/I_B = \beta_F \cong R_B/R_C$  we can solve for the  $\beta_F$  needed to give a specified duty cycle and recovery factor in terms of the tolerances. Since  $\overline{\beta}_F$  which is  $\overline{I_C}/\underline{I_B}$  is required,  $\overline{R}_B$  and  $\underline{R}_C$  must be used in the equations. This is easily done since  $\overline{R}_B \equiv (1 + n_{RB}) R_B$  and  $\underline{R}_C$  is  $(1 - n_{RC}) R_C$ . Also,  $\overline{R'_C} = \overline{R_C} \overline{R_L}/(\overline{R_C} + \overline{R_L})$ .

Making these substitutions and assuming the tolerance of all resistors is equal:

$$\overline{\beta}_{\mathrm{F1}} \ge \frac{\widetilde{\mathrm{T}}_{1}}{\underline{\mathrm{T}}_{2}} \mathrm{N}_{\mathrm{C}} \, \eta_{2} \, \mathrm{N}_{\mathrm{R}}^{2} \, \frac{\mathrm{R}_{\mathrm{L}}}{(\overline{\mathrm{R}}_{\mathrm{L}} + \overline{\mathrm{R}}_{\mathrm{C}}) \, \ln\left(1 + \frac{\underline{\mathrm{R}}_{\mathrm{L}}}{\mathrm{R}_{\mathrm{L}} + \overline{\mathrm{R}}_{\mathrm{C}}}\right)} \tag{7-3-19}$$

$$\overline{\beta}_{F2} \ge \frac{\widetilde{T}_2}{\underline{T}_1} N_C \eta_1 N_R^2 \frac{\overline{R}_L}{(\overline{R}_L + \overline{R}_C) \ln (1 + \frac{\underline{R}_L}{\underline{R}_L + \overline{R}_C})}$$
(7-3-20)

Note that the required gain is directly proportional to the ratio of the long pulse to the short pulse. The minimum transistor gain  $\beta_0$  must be larger than  $\overline{\beta}_{\mathbf{F}}$ .

The significance of equations 7-3-19 and 7-3-20 lies in the fact that in order to sharpen the rise of the waveform at  $Q_2$  ( $\eta_2$  larger), the gain of  $Q_1$  must increase. If  $T_1 > T_2$  (resulting in unequal capacitor values), even higher gain is required to produce a fast rise time.

The resistor tolerances can add a considerable factor to the maximum  $\beta_F$  necessary. The terms involving  $R_C/R_L$  asymptotes to unity when  $R_C \gg R_L$  and asymptotes to 1.44 when  $R_L \gg R_C$ . For a conservative  $\overline{\beta}_{F1}$ , equations 7-3-19 and 7-3-20 can be written as

$$\overline{\beta}_{F1} \ge 1.44 \frac{\overline{T}_1}{\underline{T}_2} \eta_2 N_C N_R^2$$
(7-3-21)

$$\overline{\beta}_{F2} \ge 1.44 \frac{\widetilde{T}_2}{\underline{T}_1} \eta_1 N_C N_R^2$$
(7-3-22)

In order to find  $\beta_{\rm F}$  to meet nominal timing requirements,  $T_1$  and  $T_2$  in the previous equations must be expressed in terms of nominal values. The timing equation 7-3-13 will be examined a little closer to determine what timing tolerance can be expected from the circuit. If trimmers are used, the capacitor tolerances affecting timing are due to temperature and ageing only.  $\overline{T}$  and  $\underline{T}$  are:

$$\overline{\mathbf{T}} = \overline{\mathbf{R}}_{\mathrm{B}}\overline{\mathbf{C}} \ln \left[ 1 + \frac{\overline{\mathbf{R}}_{\mathrm{L}}}{\overline{\mathbf{R}}_{\mathrm{L}} + \underline{\mathbf{R}}_{\mathrm{C}}} \right]$$
(7-3-23)

$$\underline{\mathbf{T}} = \underline{\mathbf{R}}_{\mathrm{B}} \underline{\mathbf{C}} \ln \left[ 1 + \frac{\underline{\mathbf{R}}_{\mathrm{L}}}{\underline{\mathbf{R}}_{\mathrm{L}} + \overline{\mathbf{R}}_{\mathrm{C}}} \right]. \tag{7-3-24}$$

The tolerance of T can be found by dividing  $\overline{T}$  and  $\underline{T}$  and remembering that  $\overline{R}_B/\underline{R}_B = N_{RB}$ , and  $\overline{C}/\underline{C} = N_C$ . If  $N_{RL} = N_{RC} = N_{RB} = N_R$ , then,

$$\frac{\overline{T}}{\underline{T}} = N_{R} N_{C} \frac{\ln\left(1 + \frac{1}{1 + R_{C}/R_{L} N_{R}}\right)}{\ln\left(1 + \frac{1}{1 + N_{R} R_{C}/R_{L}}\right)}.$$
(7-3-25)

Examination of the 1n term reveals an asymptote to  $N_R^2$  when  $R_C$  is large and an asymptote to unity when  $R_L$  is large. Conservatively written, equation 7-3-25 simplifies to

$$\frac{\overline{T}}{\underline{T}} = N_C N_R^3 = N_X . \qquad (7-3-26)$$

To obtain the nominal value write

$$\underline{\mathbf{T}} \equiv \widetilde{\mathbf{T}} (1 - \mathbf{n}_{\mathbf{X}}).$$

Previously the term N was defined as  $N \equiv (n + 1)/(n - 1)$ . Solving for n in terms of N it is found that

$$n = \frac{N-1}{N+1}.$$

Therefore

$$\underline{\mathbf{T}} = \widetilde{\mathbf{T}} \left( 1 - \frac{\mathbf{N}_{\mathrm{C}} \mathbf{N}_{\mathrm{R}}^{*} - 1}{\mathbf{N}_{\mathrm{C}} \mathbf{N}_{\mathrm{R}} + 1} \right)$$

which simplifies to

$$\underline{\mathbf{T}} = \widetilde{\mathbf{T}} \left( \frac{2}{\mathbf{N}_{\mathrm{C}} \mathbf{N}_{\mathrm{R}} + 1} \right). \tag{7-3-27}$$

Substituting 7-3-27 into 7-3-21 and 7-3-22

$$\beta_{\mathrm{F1}} \ge \frac{\widetilde{\mathrm{T}}_{1}}{\widetilde{\mathrm{T}}_{2}} \eta_{2} \mathrm{N}_{\mathrm{T}}$$
 (7-3-28a)

$$\beta_{\mathrm{F2}} \ge \frac{\widetilde{\mathrm{T}}_2}{\widetilde{\mathrm{T}}_1} \eta_1 \mathbf{N}_{\mathrm{T}}$$
 (7-3-28b)

where  $N_T = 0.72 (N_R^3 N_C + 1) (N_R^2 N_C)$ .

This result simply says that the maximum required circuit gain is proportional to the ratio of the long pulse to the short pulse, the recovery factor and a factor due to tolerance.

The tolerance factor  $N_T$ , is plotted on Figure 7-3-3. It varies from 1.44 for zero tolerance to 10.5 for the case where  $n_R$  is 20% and  $n_C$  is 10%. Tolerance is obviously an important factor. The tolerance factor given in equation 7-3-28 is conservative. If the factor includes the effect of ageing then assurance is given that the trimmer capacitor can always set the timing to the proper value. Normally, the tolerance  $N_C$  would only include temperature effects, on the assumption that timing were to be set only once and allowed to drift with age, then  $N_C$  should also include ageing effects.

In order to design circuits, it is necessary to have a relationship between  $t_r$  and T. From equation 7-3-11, assuming the timing is adjusted to nominal

$$T_1 \equiv \eta_1 R'_{C1} C_2$$
 (7-3-29a)

$$T_2 \equiv \eta_2 R'_{C2} C_1$$
 (7-3-29b)

where  $\eta_1$  and  $\eta_2$  represent the lowest values for  $\eta$  which could occur. The rise time is always 2.2 R'<sub>C</sub>C. Therefore,



Figure 7-3-3 — Astable Multivibrator Tolerance Multiplier

$$\underline{\mathbf{t}}_{r1}/\widetilde{\mathbf{T}}_1 = \frac{2.2}{\underline{\eta}_1} \tag{7-3-30a}$$

$$\underline{\mathbf{t}}_{r2}/\widetilde{\mathbf{T}}_{2} = \frac{2.2}{\eta_{2}}$$
 (7-3-30b)

Equations 7-3-28, 7-3-29 and 7-3-30 can be used to select a suitable transistor and make a preliminary design. Several examples are given to illustrate the use of the equations.

#### Example 1.

Given:  $T_1 = T_2$ . Required:  $\beta_{F1}, \beta_{F2}$ 

Only output desired is a differentiated spike, therefore  $\eta$  may be as low as 4.

All resistor tolerances  $\pm 5\%$ .  $\therefore N_T = 2.5$  from Figure 7-3-3 Capacitor tolerance  $\pm 5\%$ .

Solution:

Since  $T_1 = T_2$ ,  $\beta_{F1} = \beta_{F2} = \beta_F$ ,  $\eta_1 = \eta_2 = \eta$ . Using equation 7-3-28

$$\beta_{\mathbf{F}} = \frac{\mathbf{T}_1}{\mathbf{T}_2} \eta \mathbf{N}_{\mathrm{T}} \equiv (1) (4) (2.5) \equiv 10.$$

Any transistor could fulfill this requirement.

#### Example 2.

Given:  $T_1 \pm 9 T_2$ .

Required: Find  $\beta_0$ 

Pulse to be used for gating, therefore, a flat top is desired and  $t_{\rm r}$  may not exceed 20% of  $T_2.$ 

Assume  $n_C \equiv 5\%$  and  $n_R \equiv 10\%$ . From Figure 7-3-3,  $N_T \equiv 3.5$ .

Using equation 7-3-28a, 
$$\overline{\beta}_{\mathbf{F}1} \ge \frac{\widetilde{T}_1}{\widetilde{T}_2} \eta_2 \mathbf{N}_{\mathrm{T}}.$$

From equation 7-30

0, 
$$\underline{\eta}_2 = \frac{2.2 \text{ T}_2}{\text{t}_{r2}} = (2.2) (5) = 11.$$

Solution:

 $\underline{\beta}_{\mathrm{o}} = \overline{\beta}_{\mathrm{F1}} = (9) (11) (3.5) = 346$ 

No commercially available transistors have a  $\beta_0$  greater than 110, so either a Darlington connection of two transistors must be used or  $\eta$  must be compromised. Assume a transistor with a  $\beta_0 > 100$  is available and the tolerance can be tightened to  $n_R = 5\%$  and  $n_C = 1\%$  which makes  $N_T = 2.2$ . By solving for  $\eta$  from equation 7-3-28

$$\eta_2 \equiv 5.05; \quad \eta_1 \equiv 410.$$

Thus, the side producing the short pulse (side 2) has a vastly poorer waveshape as can be seen by using equation 7-3-30.

$$t_{r1}/T_1 = \frac{2.2}{\eta_1} = \frac{2.2}{410} = 0.00538$$
$$t_{r2}/T_2 = \frac{2.2}{\eta_2} = \frac{2.2}{5.05} = 0.435$$

The rise time of the long pulse is about 0.5% of its period but the rise time of the short pulse is almost half its period, under worst-case conditions.

**SELECTING CAPACITORS:** Once the circuit has been built, the fixed capacitor-trimmer combination is adjusted to set the timing to the desired nominal value. When all circuit values (except the capacitor) are such that minimum timing will occur, the fixed capacitor-trimmer combination must be increased to a value such that the timing will still be at the nominal value. Equation 7-3-14 indicates the maximum capacitor value necessary. Similarily equation 7-3-15 is an expression for the minimum capacitance. The fixed capacitor-trimmer combination must be adjustable over this range.

While a good deal of choice is available, there is an absolute maximum value allowed for the fixed capacitor. Assume that the minimum capacitance as determined by equation 7-3-15 is required in a particular circuit. If the fixed capacitor is chosen too large, the combination of trimmer and fixed capacitor may be too large even with the trimmer reduced to its minimum value. Thus, the maximum value for the fixed capacitor (including end of life tolerance and temperature) must be less than  $\underline{C}''$  minus the minimum trimmer capacitance or:

$$\overline{C} \leq \underline{C}'' - \underline{C}_{TR} \tag{7-3-31a}$$

At the other extreme, assume a maximum capacitance  $\overline{C}''$  were needed for timing. The fixed capacitor must not be chosen too low such that even with the trimmer at its maximum the combination of trimmer and fixed capacitor could not reach  $\overline{C}''$ , or:

$$\overline{C}_{TR} + \underline{C}_1 \ge \overline{C}'' \tag{7-3-31b}$$

The range of trimmer capacitors varies with the value and the manufacturer. The minimum trimmer capacitance is usually not a mathematical function of the maximum value so that the trimmer capacitance may not be treated as a variable in equations 7-3-31a and 7-3-31b. It is necessary to use a cut and try approach to pick a suitable value for the fixed capacitor and trimmer.

First, let  $\underline{C}_{TR} = 0$  in equation 7-3-31a. Then choose a standard capacitor less than  $\underline{C}''$ . For the standard capacitor chosen, determine its minimum value. Use this in equation 7-3-31b and solve for a  $\overline{C}_{TR}$ . Next choose a convenient trimmer with a maximum capacitance greater than the  $\overline{C}_{TR}$  just determined. Now, the minimum trimmer capacitance can be found and used in equation 7-3-31a to determine a new value for  $\overline{C}$ . If the standard value previously selected is too large according to the new calculation, a lower capacitor value must be selected and the process repeated.

**OTHER CONSIDERATIONS:** For the astable multivibrator,  $\gamma$  (as defined in Section 7-1) can be written as

$$\gamma = \frac{\overline{I}_{CCO}}{\overline{I}_1} = \frac{\overline{V}_{CC}}{\underline{R}_C \overline{I}_1}$$

Therefore equation 7-3-4 can be written as

$$\overline{\mathbf{I}}_{\mathrm{C}} \equiv \gamma \, \overline{\mathbf{I}}_{1} \, \frac{1}{1 - \frac{1 + \overline{\mathbf{V}}_{1} / \underline{\mathbf{V}}_{\mathrm{CC}}}{\overline{\beta}_{\mathrm{F}}}} \tag{7-3-32}$$

In order to select a transistor with adequate breakdown voltage and low enough  $Q_T$ , it is necessary to estimate values for  $\overline{I}_B$  and  $\overline{V}_1$ . Both  $\overline{I}_B$  and  $\overline{V}_1$  can be determined by tolerance factors. Rewriting equation 7-3-3 and neglecting  $V_{BE}$ :

$$\overline{\mathbf{I}}_{\mathrm{B}} = \mathbf{N}_{\mathrm{P}} \, \mathbf{N}_{\mathrm{R}} \, \underline{\mathbf{I}}_{\mathrm{B}}. \tag{7-3-33}$$

When  $V_1$  is derived from  $V_{CC}$  by means of a resistor divider,  $V_1$  is given by:

$$V_{1} = \frac{V_{\rm CC}R_{\rm L}}{R_{\rm L} + R_{\rm C}}$$
(7-3-34)

Maximum  $V_1$  occurs when  $R_L$  and  $V_{CC}$  are maximum and  $R_C$  is a minimum. Minimum  $V_1$  occurs when  $R_L$  and  $V_{CC}$  are minimum and  $R_C$  is a maximum. Including these factors in equation 7-3-34 write  $\vec{V}_1/\underline{V}_1$  as:

$$\frac{\overline{\mathbf{V}}_{1}}{\underline{\mathbf{V}}_{1}} = \mathbf{N}_{\mathrm{P}}\mathbf{N}_{\mathrm{R}} \frac{\underline{\mathbf{R}}_{\mathrm{L}} + \overline{\mathbf{R}}_{\mathrm{C}}}{\overline{\mathbf{R}}_{\mathrm{L}} + \underline{\mathbf{R}}_{\mathrm{C}}}$$
(7-3-35)

The ratio of resistors was previously shown to approach  $N_{\rm R}$  as  $R_{\rm C}$  gets large. Thus, conservatively written:

$$\frac{\overline{V}_{1}}{V_{1}} = N_{P} N_{R}^{2}$$
(7-3-36)

The following astable multivibrator design example illustrates the principles discussed.

TABLE 7-3-1 -	- REQUIREMENTS OF ASTABLE	MULTIVIBRATOR
	Output Voltage Levels	
$V_1 \\ V_0$	Max — 0.5V	Min 4.5V 0
(Lo	bads are connected to both ou	itputs)
· · · · · · · · · · · · · · · · · · ·	Output Impedance	
	$ \begin{aligned} \mathbf{R}_{\mathrm{L}} &= 100 \ \Omega \\ \mathbf{\overline{R}}_{\mathrm{L}} &= 105 \ \Omega \\ \mathbf{R}_{\mathrm{L}} &= 95 \ \Omega \end{aligned} $	
· · · · · · · · · · · · · · · · · ·	Output Pulse Width	
		apacitor tment
	Temperature Range	
	$0 \text{ to} + 60^{\circ}\text{C}$	
· · · · · · · · · · · · · · · · · · ·	Available Power Supplies	
$\overline{\mathbf{V}}_{\mathbf{C}}$	$ \begin{array}{c} n_{\rm p} \approx 24V \\ n_{\rm p} \approx 24.2V \\ n_{\rm p} \approx 23.8V \end{array} \right\} \qquad \begin{array}{c} n_{\rm p} \approx 1 \\ & & N_{\rm p} \approx 1 \end{array} $	% 1.02
	Additional Information	
$\pm$ 5% initial tolera	tolerance resistors $(1\%)$ initiance capacitors are used (assumption) and tolerance due to temp	me trimmers are used

7-3-4 — Astable Multivibrator Design Example	
Step 1 List specifications.	1. Specifications are shown in Table 7-3-1.
Step 2 Determine $\overline{\beta}_{\mathbf{r}1}$ from equation 7-3-28. $\overline{\beta}_{\mathbf{r}1} \ge \overline{T}_2^{1} \eta_2 N_{\mathbf{r}}$ where $\widetilde{T}_1$ is the long pulse, $\widetilde{T}_2$ the short pulse, $N_{\mathbf{r}}$ may be found from Figure 7-3-3, and $\eta_2$ may be found from $\underline{\eta}_2 = 2.2 \ \widetilde{T}_2 / t_{\mathbf{r}2}$ .	2. From Figure 7-3-3 for $n_{\rm C} = .05$ , $n_{\rm R} = .05$ , $N_{\rm T} = 2.5$ $\underline{\gamma}_2 = (2.2) (1.0)/(0.55) = 4.0$ $\overline{\beta}_{\rm F1} \ge \frac{4}{1} (4.0) (2.5) = 40$
Step 3 Determine the characteristics to select a suitable transistor. To obtain $I_c$ use equation 7-3-32. Obtain $\gamma$ from Figure 7-1-5. Then $\overline{T}_C \approx \gamma I_1 N_R \left[ \frac{1}{1 - \frac{1 + V_1 / V_{CC}}{\beta^F}} \right]$ where $\overline{I}_1 = \underline{V}_1 / \underline{R}_F$ Obtain $\underline{I}_B = (I_C / \overline{\beta}_F)$ use equation 7-3-33 and $\overline{I}_B \approx \underline{I}_B N_P N_R$ Find a transitor type which will handle the collector current, has $\underline{\varrho}_o > \overline{\beta}_{F_1}$ and check to see that	3. At V <sub>1</sub> /V <sub>cc</sub> = 4.5/24 and n <sub>P</sub> = .01, read $\frac{\gamma}{N_{R}}$ = 1.25 $\overline{V}_{1}$ = (1.02)(1.105) <sup>2</sup> (4.5) N <sub>R</sub> = 1.105 $\overline{V}_{1}$ = 5.6V $\overline{1}_{1} = \frac{4.5}{(100)(0.95)} = 47.4 \text{ mA}$ $\overline{1}_{c}$ = (1.25)(1.105)(47.4) $\begin{bmatrix} \frac{1}{1-\frac{1}{40}} \end{bmatrix}$ $\overline{1}_{c}$ = 67.5 mA $\underline{1}_{B}$ = (67.5/40) = 1.68 mA.

$\begin{split} \overline{I}_{BL} < \underline{J}_B / 10 & 2 \\ \underline{B} V_{EBO} > \overline{V}_1 \approx N_F N_B^2 \ \underline{V}_1 \\ \overline{Q}_T < Q_C / 10 \\ \overline{Q}_C = I_C T_2 / \beta_F \\ \text{where } T_2 \text{ is the short pulse.} \end{split}$	$\overline{I}_{\rm B} = 1.68 (1.02) (1.105) = 1.9 \text{ mA}$ A check of the 2N2501 data sheet reveals that it has sufficient current capability and that: $\underline{\beta}_{0} = 40 \text{ at } 0^{\circ}\text{C}$ $\overline{I}_{\rm BL} = 200 \text{ nA} \text{ at } 60^{\circ}\text{C} < \frac{1.68 \text{ mA}}{10} = 168 \ \mu\text{A}$ $\overline{I}_{\rm BL} = 200 \text{ nA} \text{ at } 60^{\circ}\text{C} < \frac{1.68 \text{ mA}}{10} = 168 \ \mu\text{A}$ $\overline{Q}_{\rm C} = I_{\rm C}T_{2}/\beta_{\rm F2} = (67.5) (1)/(40) = 1690 \ \text{pC}$ $\overline{Q}_{\rm T} \text{ is estimated as 90 at an I}_{\rm B} \text{ of } 1.9 \text{ mA} \text{ and } 60^{\circ}\text{C}$ which meets the design requirement. (The 2N2501 meets all the design requirements.)
Step 4 Calculate $R_{\rm O}$ from equation 7-3-1 $R_{\rm C} = \frac{V_{\rm CO} - V_{11}}{I_1 (1 + n_{\rm R})}$ and select a standard value equal to or less than the calculated value of $R_{\rm O}$ .	4. $R_{c} = \frac{23.8 - 4.5}{(47.4)(1.05)} = 0.388 \text{ K}$ 383 $\Omega$ is a standard 1% tolerance type; then $\frac{R_{c}}{R_{c}} = (0.95)(383) = 364 \Omega$ $R_{c} = (1.05)(383) = 402 \Omega$
Step 5 Calculate an exact value for $I_c$ from equation 7-3-4 $\overline{I_c} = \frac{\underline{V_{cc}}}{\overline{R_c}} \frac{1}{1 - \frac{1 + \overline{V_1}/\underline{V_{cc}}}{\overline{\beta_r}}}$ where $\overline{V_1}$ is found at $\underline{V_{cc}}$ .	5. $\overline{I_c} = \frac{23.8}{0.364} \frac{1}{1 + \frac{1}{(1.02)^{1/23.8}}} = 68 \text{ mA}$ $1 - \frac{1}{40}$

Step 6	6.
Calculate $R_B$ by modifying equation 7-3-5 $R_B = \frac{\overline{\beta}_F}{T_C} \cdot \frac{\underline{V}_{CC} - \overline{V}_{BE}}{1 + n_R}$ $\overline{V}_{BE}$ must be found from the data sheet. Select a close standard value and find $\underline{R}_B = (1 + n_R) R_B$ $\overline{R}_B = (1 - n_R) R_B$	V <sub>BE</sub> has a temperature coefficient of 1.9 mV/°C and is 1.0 V maximum at 50 mA. From the typical curve, it can be assumed that $\overline{V}_{BE}$ is approximately 1.1 V at 67 mA and 25°C. The temperature of 0°C would add a voltage of (25) (1.9) = 48 mV. Therefore, $\overline{V}_{BE} = 1.15$ V. $R_B = \frac{40}{68} \cdot \frac{23.8 - 1.15}{1.05} = 12.7 \text{ K}$ 12.7 K is a standard 1% value. Then, using 5% end of life tolerances: $\underline{R}_B = (0.95) (12.7) = 12.1 \text{ K}$
Step 7 Calculate the limits for the timing capacitors using equations $(7-3-14)$ and $(7-3-15)$ .	7. $\vec{c}_{1''} = \frac{4.0}{12.1} \frac{1}{\ln\left(1 + \frac{95}{95 + 364}\right)} = 1760 \text{ pF}$
$\overline{C}'' = \frac{\overline{T}}{\underline{R}_B} \frac{1}{\ln \left(1 + \frac{\underline{R}_L}{\underline{R}_L + \overline{R}_G}\right)}$	$\overline{C}_{2''} = \frac{1.0}{12.1} \frac{1}{\ln\left(1 + \frac{95}{95 + 364}\right)} = 440 \mathrm{pF}$ $C_{1''} = \frac{4.0}{10} \frac{1}{10000000000000000000000000000000000$
$\underline{C}' = \frac{\widetilde{T}}{\overline{R}_B} \frac{1}{\ln \left(1 + \frac{\overline{R}_L}{\overline{R}_L + \underline{R}_C}\right)}$	$\frac{\Xi_{1}}{\Xi_{2}} = \frac{13.3}{13.3} \ln \left( 1 + \frac{105}{105 + 402} \right) = 400 \text{ pF}$ $\underline{C}_{2}'' = \frac{1.0}{13.3} \ln \left( 1 + \frac{1}{105 + 402} \right) = 400 \text{ pF}$

Step 8 Choose T and select trimmer	8. Assume 5% initial tolerance capacitors are to be se-
	lected. 400
ard value $< \frac{1}{1 + n_c}$	$C_1 < \frac{1.05}{1.05} = 1520 \text{ pF}$ $C_2 < \frac{1.05}{1.05} = 380 \text{ pF}$
	$C_1 = 1500 \text{ pF}$ $C_1 = 1500 \text{ pF}$ $C_{TR1} > 1760 - (105) (1500) = 335 \text{ pF}$
	$\bar{C}_{TR2} > 440 - (105) (350) = 108 \text{ pF}$ Select a 380-45 pF trimmer for $C_{TR1}$ and a 120-20 pF
	trimmer for $C_{TR2}$ . Thus, $C_{TR1} = 45 \text{ pF}$ $C_{TR2} = 20 \text{ pF}$
Step 9	9.
Calculate $\overline{C}$ and select C. $\overline{C} = \underline{C}'' - \underline{C}_{\text{TR}}$ (7-3-31)	$\overline{C}_1 = 1600 - 45 = 1555 \text{ pF}$ $C_1 = 1475 \text{ pF}$
$C = \frac{\overline{C}}{1 + n_c}$	Standard 5% values are 1300 pF and 1500 pF. To meet tolerance with the selected trimmer a 1300 pF capacities in months with a 150 pF capacities of the selected trimmer and the selected trimmer at th
Select a standard capacitance value equal to or less than the calculated value.	Otherwise a new trimmer must be selected to be used with the 1300 pF capacitor.
	${f ar C_2}==400-20=380{ m pF}$ ${ m C_2}=362{ m pF}$
	A standard 5% value is 360 pF

#### **CIRCUIT VARIATIONS**

The recovery time can be considerably shortened by employing a clamp diode at the output and choosing the load resistor so that the voltage seen is at least  $1.5 \ V_1$ . In this way, the capacitor will recharge in less than 4 time constants. However, with a clamp, the capacitor current remains high until the capacitor is charged and it must flow through the base which increases the stored charge of the transistor. It takes approximately a time of  $3\tau_x$  for this stored charge to decay which causes a serious limitation at high speeds. This problem is discussed more fully in the monostable multivibrator section. The clamp also results in additional collector current and an additional delay when a transistor is turning on, as regeneration cannot occur until all the current has been switched from the diode to the transistor.

A serious disadvantage of the simple circuit is that the output voltage cannot exceed the emitter-base rating of the transistors. With diffused base transistors this rating is low and often additional modifications are needed to utilize this transistor type in a high speed astable multivibrator.

The circuit can be modified as shown in Figure 7-3-4 to permit  $V_1$  to exceed the emitter-base rating. Disconnect-diodes  $D_{D1}$  and  $D_{D2}$  also cause a significant improvement in the output waveform by letting the capacitors recharge through  $R_K$ . The junction of  $R_K$  and C becomes disconnected from the load when a transistor is turned off. Resistors  $R_K$  and  $R_D$  form a voltage divider which prevents the full capacitor voltage from being applied to the transistor. Clamp diodes are not required, however, their use permits variable loads to be handled at the expense of the penalties previously discussed.



Figure 7-3-4 — "Fast Rise" Astable Circuit

The most satisfactory way of handling variable loads is to use output amplifiers. Used with the simple circuit of Figure 7-3-1 these amplifiers should be designed to switch fully on when the collector signal from the basic astable multivibrator has risen to less than one-half of its final value. In this way, considerable rise time improvement is obtained. A properly chosen speed-up capacitor can insure this condition, but it must be included in calculations for the recharge time of the timing capacitors.

Use of output amplifiers with the circuit of Figure 7-3-4 will provide even greater flexibility and better performance. The clamp diodes are unnecessary, of course, since the output amplifier is a fixed load. The disconnect-diodes will permit faster rise times and the speed-up capacitors of the output amplifiers will not slow the recharge time of the timing capacitors. A circuit utilizing these ideas is shown in Figure 7-3-5.



Figure 7-3-5 — Astable Circuit with Output Amplifiers



# MOTOROLA STAR\* TRANSISTOR (INSIDE CONSTRUCTION)

\* Trademark of Motorola Inc.

### Section 7-4 — The Monostable Multivibrator

The monostable multivibrator, often called a one shot or delay flop, has one stable and one quasi-stable state. It must be triggered into the quasi-stable state, where after a given relaxation time it returns to the stable state. The pulse output, which is of a width equal to the relaxation time, is used in timing circuits when fairly long durations of moderate precision are required.

A standard monostable multivibrator is shown in Figure 7-4-1. Current through resistor  $R_D$  holds  $Q_2$  normally on.  $C_D$  is charged to  $V_8$  through the output circuit of  $Q_1$ . When the circuit is triggered by turning  $Q_1$  on,  $C_D$  discharges through  $Q_1$  and  $Q_2$  until  $Q_2$  turns off.  $Q_2$  is then reverse biased by a voltage of approximately  $V_8$  stored on  $C_D$ . Now,  $C_D$  starts to charge to  $V_{CC}$  through  $R_D$ . When the voltage at the base of  $Q_2$  is such that it is slightly forward biased, collector current will start to flow. The resulting drop in  $v_{CE2}$  is coupled to  $Q_1$  by  $C_K$  which causes  $Q_1$  to turn off. When both transistors enter the active region, regeneration occurs which greatly speeds up the transition times.

Before the next trigger pulse arrives, the capacitor must become charged to  $V_{\rm S}$ .  $V_{\rm S}$  must be limited to a value less than the  $BV_{\rm EBO}$  rating of  $Q_2$ . Use of the clamp circuit, shown dotted, can be used to speed recovery time as well as limiting  $V_{\rm S}$ . Resistor  $R_{\rm S}$ , also shown dotted, is used only when the clamp is not used and when  $V_{\rm CC}$  is larger than  $BV_{\rm EBO}$ . Since  $V_{\rm S}$  must be limited to a value less than  $BV_{\rm EBO}$  of  $Q_2$ , the output of  $Q_1$  often cannot be used as an output because the level is too low.



Figure 7-4-1 — Basic Monostable Circuit



Figure 7-4-2 — Waveforms of the Monostable Multivibrator

Detailed waveforms are shown in Figure7-4-2 for a circuit using the clamp diode. Events are numbered in the order of occurrence.

Events 1 thru 8 occur during the storage time interval of  $Q_2$ .

- 1. The trigger is applied to the base of  $Q_1$ . This causes
- 2. the base voltage of  $Q_1$  to change from its off bias value to a high forward value resulting in
- 3. considerable base current causing

- 4. the collector current to increase. It increases considerably above its quasi-stable state value due to the
- 5. reverse base current of  $Q_2$  caused by the excess charge. The trigger signal must provide the base current to  $Q_1$  to sustain its collector current. At the end of the storage time interval of  $Q_2$  notice that:
- 6. the base of  $Q_2$  is reverse biased because of the heavy reverse base current  $(i_{BR2})$  which is flowing,
- 7. the collector voltage and current of  $Q_2$  have not changed and
- 8. the collector voltage of  $Q_1$  has not fully reached the  $SV_{CE}$  value. Now that  $Q_2$  is in the active region, the high  $i_{BR2}$  causes its
- 9. collector current to quickly fall permitting the output voltage to rise and
- 10. the base voltage to assume the level of  $V_8 V_{BE2}$ . The rounding of the  $Q_2$  waveforms results from the fall off of trigger signal and the presence of  $C_K$  which contributes little to regenerative action at this time. All waveforms are affected, this period is indicated on the waveforms as time interval  $T_A$ . At the end of interval  $T_A$ ,  $Q_2$  is completely cut off and the onset of the quasi-stable state occurs.  $Q_1$  then assumes quasi-stable state conditions.
- 11. When the voltage at the base of  $Q_2$  has reached  $V_{TF}$  at time  $T_D$ , it initiates the termination of the output pulse by causing
- 12. base current to flow in  $Q_2$  which in turn causes
- 13. collector current to flow in  $Q_2$  thereby,
- 14. dropping the collector voltage of  $Q_2$ . The turn-on of  $Q_2$  results in
- 15. a lowering and then a reversal of the base current of  $Q_1$ . If the storage time of  $Q_1$  is rather long, then the output will reach ground before regeneration has much effect and further action in the circuit will have negligible effect upon the output pulse. In the case shown, the output has dropped about 1/3 when regeneration occurs causing the transition times to speed up. During time  $T_B$ , regeneration brings the collector current of  $Q_2$  to the steady state value and cuts off  $Q_1$ .

As the collector current of  $Q_1$  falls, it recharges the capacitor  $C_D$  very quickly by a small amount which accounts for

- 16. the small step on the collector waveform. When  $i_{C1}$  reaches zero, then,
- 17. the recharge of  $C_D$  is determined by  $R_T$ . As indicated by
- 18. the recharge current through the base of  $Q_2$  in a direction to cause heavy forward bias resulting in the
- 19. steps on the waveforms as the capacitor becomes fully charged permitting the base current to decay.

Stable state conditions are now attained and the circuit is ready to receive another trigger. Improvements in switching times can be obtained if the storage time of  $Q_1$  is very short so that the turn-off of  $Q_1$  and the recharge current of  $C_D$ can be used to assist  $Q_2$  in turning on. The circuit is not ready to receive a trigger until  $i_B$  has decayed from the value used to charge  $C_D$ . The time for a 90% decay is  $2.3\tau_x$ , where  $\tau_x$  is the lifetime of the excess carriers. This additional time is not present in circuits which do not use a clamp circuit at the output of  $Q_1$  as the base current would exponentally approach its final value.

### 7-4-1 — Analysis

The output circuit of  $Q_2$  and the input circuit of  $Q_1$  are exactly the same as in the flip-flop circuit. Using the terminology of Figure 7-4-3a and b the equations for the monostable multivibrator are:

$$\overline{I}_{1} = \frac{\underline{V}_{CC} - \underline{V}_{1}}{\overline{R}_{C}} - \overline{I}_{CL2} - \frac{\underline{V}_{1}}{\underline{R}_{K}}$$
(7-4-1)

$$\frac{\underline{\mathbf{V}}_{\text{OB1}} - \mathbf{S}\mathbf{V}_{\text{CE2}}}{\underline{\mathbf{R}}_{\text{K}}} - \frac{\underline{\mathbf{V}}_{\text{BB}} - \underline{\mathbf{V}}_{\text{OB1}}}{\overline{\mathbf{R}}_{\text{B}}} + \overline{\mathbf{I}}_{\text{BL1}} = 0$$
(7-4-2)

$$\frac{\underline{\mathbf{V}}_{1} - \overline{\mathbf{V}}_{BE1}}{\overline{\mathbf{R}}_{K}} - \frac{\overline{\mathbf{V}}_{BB} + \overline{\mathbf{V}}_{BE1}}{\underline{\mathbf{R}}_{B}} - \underline{\mathbf{I}}_{B1} = 0$$
(7-4-3)

where the subscripts 1 and 2 refer to characteristics of  $Q_1$  and  $Q_2$  respectively.

Using the terminology of Figure 7-4-3, the astable timing relations can be adapted to the monostable multivibrator. For minimum delay:

$$\underline{\mathbf{T}}_{\mathrm{D}} = \underline{\mathbf{R}}_{\mathrm{D}} \underline{\mathbf{C}}_{\mathrm{D}} \ln \frac{\overline{\mathbf{V}}_{\mathrm{CC}} + \overline{\mathbf{I}}_{\mathrm{BL2}} \underline{\mathbf{R}}_{\mathrm{D}} + \underline{\mathbf{V}}_{\mathrm{S}} - \overline{\mathrm{SV}}_{\mathrm{CE1}} - \overline{\mathbf{V}}_{\mathrm{BE2}}}{\overline{\mathbf{V}}_{\mathrm{CC}} - \underline{\mathbf{V}}_{\mathrm{TF2}} + \overline{\mathbf{I}}_{\mathrm{BL2}} \underline{\mathbf{R}}_{\mathrm{D}}}$$
(7-4-4a)



Figure 7-4-3a — Conditions During Stable State



Figure 7-4-3b — Conditions During the Quasi-stable State
Note that  $\overline{I}_{BL2}$  and  $\overline{S}V_{CE1}$  and  $\underline{V}_{TF2}$  occur at the high temperature limit while  $\overline{V}_{BE2}$  occurs at the low temperature limit. The worst-case temperature, therefore, depends upon the values of these characteristics.

Since the 1n term will appear in many calculations, its terms will be defined as  $\underline{x}$ . Thus,

$$\underline{\mathbf{T}}_{\mathrm{D}} = \underline{\mathbf{R}}_{\mathrm{D}} \underline{\mathbf{C}}_{\mathrm{D}} \ln \underline{\mathbf{x}} \tag{7-4-4b}$$

Conditions must be at the stable state before another trigger signal is applied or the delay time will be shortened. Thus, the maximum recovery time  $(\overline{T}_R)$  is determined by:

$$\overline{\mathbf{T}}_{\mathrm{R}} = \frac{1}{\overline{\mathbf{f}}_{\mathrm{r}}} - \overline{\mathbf{T}}_{\mathrm{D}} \tag{7-4-5}$$

where

 $f_{\rm T}$  = maximum repetition frequency of input trigger  $T_{\rm D}$  = maximum pulse duration

Actually, while  $Q_2$  enters the active region when its base voltage reaches  $V_{\rm TF}$ , recovery cannot commence until  $Q_1$  has been turned off. This time lag is difficult to determine mathematically but experience shows that it can be approximated by the time it would take for the base voltage of  $Q_2$  to go from  $V_{\rm TF}$  to  $V_{\rm BE}$  due to the timing network alone. Therefore, the equation for maximum delay time is obtained by inserting  $\overline{V}_{\rm BE2}$  for  $\underline{V}_{\rm TF2}$  in equation 7-4-4a and determining the proper worst-case limits for the other terms. This yields

$$\overline{T}_{D} = \overline{R}_{D} \overline{C}_{D} \ln \frac{\underline{V}_{CC} + \overline{V}_{S} - \underline{S} V_{CE1} - \overline{V}_{BE2}}{\underline{V}_{CC} - \overline{V}_{BE2}}$$
(7-4-6a)

This 1n term will also appear in many calculations; its terms will be defined as  $\overline{x}$ . Therefore:

$$\overline{\mathbf{T}}_{\mathrm{D}} \equiv \overline{\mathbf{R}}_{\mathrm{D}} \overline{\mathbf{C}}_{\mathrm{D}} \ln \overline{\mathbf{x}}. \tag{7-4-6b}$$

The maximum recovery time equation is:

$$\overline{\mathbf{T}}_{\mathbf{R}} \equiv \eta \, \overline{\mathbf{R}}_{\mathbf{T}} \overline{\mathbf{C}}_{\mathbf{D}}.\tag{7-4-7}$$

where  $\eta$  must be chosen to allow complete recovery. In the circuit without the clamp  $\eta$  must be at least 4.

When designing a circuit,  $R_T$  must be determined by the recovery time which in turn determines  $I_{C1}$  and hence  $I_{B1}$ . In essence,  $R_T$  is fixed by the dc conditions in the quasi-stable state. Thus, the actual value allowed for  $\overline{C}_D$  must be determined by the trigger repetition frequency and  $\overline{T}_D$  as seen by combining equations 7-4-5 and 7-4-7. Therefore,

$$\overline{C}_{\rm D} = \frac{\frac{1}{\overline{f_{\rm I}}} - \overline{T}_{\rm D}}{\frac{1}{\eta \overline{R}_{\rm T}}}$$

Substituting  $\overline{T}_D$  as given by equation 7-4-6b and solving for  $\overline{C}_D$ , it is found

$$\overline{C}_{\rm D} = \frac{1/\overline{f}_{\rm I}}{\eta \overline{R}_{\rm T} + \overline{R}_{\rm D} \ln \overline{x}}$$
(7-4-8)

Besides the dc current flowing through  $Q_1$ , a transient current, as a result of  $C_D$  charging toward  $V_{CC}$ , also flows. Thus, the equation for  $I_{C1}$  is identical in form to that of the astable

$$\vec{\mathbf{I}}_{\mathrm{C1}} = \frac{\vec{\mathbf{V}}_{\mathrm{s}}}{\underline{\mathbf{R}}_{\mathrm{T}}} + \frac{\vec{\mathbf{V}}_{\mathrm{CC}} + \vec{\mathbf{V}}_{\mathrm{s}}}{\underline{\mathbf{R}}_{\mathrm{D}}}$$
(7-4-9a)

The proper value of  $\underline{R}_T$  can be found by substituting  $\underline{I}_{B1}\overline{\beta}_{F1}$  for  $\overline{I}_{C1}$  and solving for  $\underline{R}_T$ 

$$\underline{\mathbf{R}}_{\mathrm{T}} = \frac{\mathbf{V}_{\mathrm{S}}}{\overline{\beta}_{\mathrm{F1}}\underline{\mathbf{I}}_{\mathrm{B1}} - \underline{\overline{\mathbf{V}}_{\mathrm{CC}} + \overline{\mathbf{V}}_{\mathrm{S}}}{\underline{\mathbf{R}}_{\mathrm{D}}}}.$$
(7-4-9b)

The final equation required is that for  $R_D$ . This resistor, as discussed with the astable circuit, should be as high as possible and is given by

$$\overline{\mathbf{R}}_{\mathrm{D}} = \frac{\overline{\beta}_{\mathrm{F2}}}{\overline{\mathbf{I}}_{\mathrm{C2}}} (\underline{\mathbf{V}}_{\mathrm{CC}} - \overline{\mathbf{V}}_{\mathrm{BE2}}). \tag{7-4-10a}$$

By substituting 
$$\overline{I}_{C2} = \frac{V_{CC}}{\underline{R}_{C2}}$$
,  $\overline{R}_{D}$  assumes the form:

$$\overline{\mathbf{R}}_{\mathrm{D}} = \overline{\beta}_{\mathrm{F2}} \underline{\mathbf{R}}_{\mathrm{C2}} \left( \frac{\underline{\mathbf{V}}_{\mathrm{CC}} - \overline{\mathbf{V}}_{\mathrm{RE2}}}{\underline{\mathbf{V}}_{\mathrm{CC}}} \right). \tag{7-4-10b}$$

(Since  $\overline{V}_{CC}$  and  $\underline{V}_{CC}$  can not occur together,  $\underline{V}_{CC}$  is used because it produces worst case conditions.)

### 7-4-2 — Synthesis Equations

In order to find transistor data it is necessary to first obtain estimates of  $I_{C1}$  and  $I_{C2}$  based upon the load current required and the timing equations.  $I_{C2}$  can be estimated from the load and cross-coupling conditions as discussed in the flip-flop section.  $I_{C1}$  can be put in terms of  $I_{C2}$  by a process involving the timing equations.

Combining equations 7-4-7 and 7-4-6b

$$\overline{\mathbf{R}}_{\mathrm{T}} = \frac{\overline{\mathbf{T}}_{\mathrm{R}} \overline{\mathbf{R}}_{\mathrm{D}} \ln \overline{\mathbf{x}}}{\eta \overline{\mathbf{T}}_{\mathrm{D}}}$$

Using the tolerance factors  $N_{RS}$  and  $N_{RD}$  for the resistors and substituting the above expression into equation 7-4-9a write

$$\overline{I}_{C1} = \frac{\eta \overline{V}_{S} \overline{T}_{D} N_{RS}}{\overline{T}_{R} \overline{R}_{D} \ln \overline{x}} + \frac{\overline{V}_{CC} + V_{S}}{\overline{R}_{D}} N_{RD}$$

Substituting equation 7-4-10b for  $\overline{R}_{\rm D}$  in the above expression, and simplifying, it is found that

$$\overline{\mathbf{I}}_{\mathrm{C1}} = \frac{\overline{\mathbf{I}}_{\mathrm{C2}}}{\overline{\beta}_{\mathrm{F2}}} \left[ \frac{\overline{\mathbf{V}}_{\mathrm{S}}}{\overline{\mathbf{V}}_{\mathrm{CC}}} \left( \frac{\eta \overline{\mathbf{T}}_{\mathrm{D}} \mathbf{N}_{\mathrm{RS}}}{\overline{\mathbf{T}}_{\mathrm{R}} \ln \overline{\mathbf{x}}} + \mathbf{N}_{\mathrm{RD}} \right) + \mathbf{N}_{\mathrm{RD}} \right].$$
(7-4-11)

Normally N<sub>RD</sub> is small compared to the other terms. For a given delay to recovery ratio, it is seen that  $I_{C1}$  is inversely proportional to  $\beta_{F2}$ , which means that the current gain of  $Q_2$  should be high to keep  $I_{C1}$  down. Also,  $I_{C1}$  is proportional to  $\eta$ , therefore, using a clamp circuit will also help reduce I<sub>C</sub> as  $\eta$  could be less than 4. A high ratio of  $V_{CC}$  to  $V_{S}$  also assists in keeping  $I_{C1}$  low.

Equation 7-4-11 may be written as

$$\overline{\mathbf{I}}_{C1} = \frac{\overline{\mathbf{I}}_{C2} \lambda}{\overline{\beta}_{F2}}$$
(7-4-12a)

(7-4-12b)

where

 $\lambda = \frac{\overline{V}_{s}}{\overline{V}_{cc}} \left( \frac{\eta \overline{T}_{D} N_{RS}}{\overline{T}_{D} \ln \overline{x}} + N_{RD} \right) + N_{RD}.$ The  $\lambda$  term contains only known quantities, or quantities which can easily be estimated.

As in the flip-flop analysis,

$$\overline{I}_{C2} = \gamma \left( \overline{I}_1 + \overline{I}_K \right) + \overline{I}_0$$
(7-4-13)

and the current  $\overline{I}_{K}$  can be estimated as 2  $\overline{I}_{C1}/\overline{\beta}_{F1}$ . Combining this estimate of  $\overline{I}_{K}$  with equations 7-4-12a and 7-14-13

$$\overline{I}_{C2} = \gamma \left( \overline{I}_1 + \frac{2 I_{C2} \lambda}{\overline{\beta}_{F2} \overline{\beta}_{F1}} \right) + \overline{I}_0$$

which simplifies to

$$\bar{\mathbf{I}}_{C2} = \frac{\gamma \, \bar{\mathbf{I}}_1 + \bar{\mathbf{I}}_0}{1 - \frac{2\gamma\lambda}{\bar{\beta}_{F1} \, \bar{\beta}_{F2}}}.$$
(7-4-14)

Equations 7-4-12a and 7-4-14 can be used to obtain estimates for  $\overline{I}_{C1}$  and  $I_{c2}$  so that transistor characteristics can be determined. These transistor characteristics are then used to calculate component values.

Also, since  $\underline{I}_{B1} = \frac{\overline{I}_{C1}}{\overline{R}_{P1}}$ , equation 7-4-12a can be used in equation 7-4-3 by

substituting  $\overline{I}_{C2} = - \frac{\overline{V}_{CC}}{R_{C2}} + \overline{I}_{0}$ . This yields,

$$\frac{\underline{\mathbf{V}}_{1}-\overline{\mathbf{V}}_{BE1}}{\overline{\mathbf{R}}_{K}}-\frac{\overline{\mathbf{V}}_{BB}+\overline{\mathbf{V}}_{BE1}}{\underline{\mathbf{R}}_{B}}-\frac{\lambda \overline{\mathbf{V}}_{CC}}{\overline{\beta}_{F1}\underline{\mathbf{R}}_{C2}\overline{\beta}_{F2}}=\frac{\lambda \overline{\mathbf{I}}_{O}}{\overline{\beta}_{F1}\overline{\beta}_{F2}}$$
(7-4-15)

# 7-4-3 — Use of a Clamp Circuit

There are some definite advantages in using a clamp circuit at the collector of  $Q_1$  instead of a resistive network even though the output of  $Q_1$  will not be used.

When using a divider or separate source, the maximum recovery time is given by equation 7-4-7 i.e.,  $\overline{T}_{R} \equiv \eta \overline{R}_{T} \overline{C}_{D}$ .

Using a clamp, the maximum recovery time can be written from the general timing equation, where  $V_F$  is  $\underline{V}_{CC}$ ,  $V_T$  is  $K\overline{V}_S$ , and  $R_T$  is  $\overline{R}_P$ .

$$\overline{\overline{T}}_{R} = \overline{R}_{P} \overline{C}_{D} \ln \frac{1}{1 - \frac{K \overline{V}_{S}}{\underline{V}_{CC}}}$$

Here,  $V_{\rm S}$  indicates the clamping level and K indicates the fraction of  $V_{\rm S}$  of interest. If  $I_{\rm C}$  is to be equal in both the clamped and unclamped case, under worst condition for recovery, then,  $\frac{\overline{V}_{\rm S}}{\overline{R}_{\rm T}} = \frac{\underline{V}_{\rm CC}}{\overline{R}_{\rm P}}$ ; and  $\overline{T}_{\rm R} = \frac{\underline{V}_{\rm CC}}{\overline{V}_{\rm S}} \overline{R}_{\rm T} \overline{C}_{\rm D} \ln \frac{1}{1 - \frac{K \overline{V}_{\rm S}}{V_{\rm CC}}}$  (7-4-16)

combining 7-14-16 with 7-4-7 find

$$\eta = \frac{\overline{T}_{R}}{\overline{R}_{T} \overline{C}_{D}} = \frac{\underline{V}_{CC}}{\overline{V}_{S}} \ln \frac{1}{1 - \frac{K \overline{V}_{S}}{\underline{V}_{CC}}}$$
(7-4-17)

Equation 7-4-17 is plotted as Figure 7-4-4. K was taken at 0.98, therefore, Figure 7-4-4 can be used to design for the total recovery time required in monostable circuits. The significance of clipping off the slowly rising part of the waveform is quite evident. Thus, use of the clamp circuit can speed the recovery by a factor of 3 to 4 over that of a resistive network with no increase in collector current, depending upon the  $\underline{V}_{CC}/\overline{V}_{s}$  ratio used.



Figure 7-4-4 — Recharge Time Improvement Due to Clamp Circuit

This method also permits the diode to provide temperature compensation for the  $V_{BE}$  of the transistor. That is, using the clamp circuit the general timing equation becomes

$$\Gamma_{\rm D} = R_{\rm D}C_{\rm D} \ln \frac{V_{\rm CC} + I_{\rm BL2}R_{\rm D} + V_{\rm K} + V_{\rm D} - SV_{\rm CE1} - V_{\rm BE2}}{V_{\rm CC} - V_{\rm TF2} + I_{\rm BL2}R_{\rm D}}$$

The changes in  $V_D$  and  $V_{BE2}$  with temperature will be nearly equal leaving the difference between them nearly constant.

Whether the clamp circuit will provide improved performance is dependent upon the lifetime of the excess carriers in  $Q_2$ . As indicated in the discussion of the waveforms, the current used to charge  $C_D$  takes a time of approximately 2.3  $\tau_x$  to decay after  $C_D$  has been charged. The actual time for this current to decay depends somewhat upon  $C_D$ . The voltage on  $C_D$  changes as  $V_{BE}$  drops from this high forward potential to  $V_{BE}$  of the stable state. If this time forms a significant portion of the recovery period, it will be found that the unclamped circuit will have to be used in order to keep the recovery time within specifications.

Timing equations can now be written for both the case of the clamped and the unclamped circuit.

Case 1 --- Clamped

$$\overline{\mathbf{T}}_{\mathrm{D}} \equiv \overline{\mathbf{R}}_{\mathrm{D}} \overline{\mathbf{C}}_{\mathrm{D}} \ln \overline{\mathbf{x}}_{\mathrm{c}} \tag{7-4-18}$$

where

$$\bar{\mathbf{x}}_{c} = \frac{\underline{\mathbf{V}}_{CC} + \overline{\mathbf{V}}_{K} + \overline{\mathbf{V}}_{D} - \underline{\mathbf{S}}\mathbf{V}_{CE1} - \overline{\mathbf{V}}_{BE2}}{\underline{\mathbf{V}}_{CC} - \overline{\mathbf{V}}_{BE2}}$$
$$\mathbf{T}_{D} = \underline{\mathbf{R}}_{D}\underline{\mathbf{C}}_{D} \ln \underline{\mathbf{x}}_{c}$$
(7-4-19)

$$\underline{\mathbf{T}}_{\mathrm{D}} = \underline{\mathbf{K}}_{\mathrm{D}} \underline{\mathbf{C}}_{\mathrm{D}} \ln \underline{\mathbf{I}}$$
  
where

$$\underline{\mathbf{x}}_{c} = \frac{\overline{\mathbf{V}}_{CC} + \overline{\mathbf{I}}_{BL2}\underline{\mathbf{R}}_{D} + \underline{\mathbf{V}}_{K} + \underline{\mathbf{V}}_{D} - \overline{\mathbf{S}}\mathbf{V}_{CE1} - \overline{\mathbf{V}}_{BE2}}{\overline{\mathbf{V}}_{CC} - \mathbf{V}_{TE2} + \overline{\mathbf{I}}_{BL2}\mathbf{R}_{D}}$$

Case 2 - Unclamped

$$\overline{\mathbf{T}}_{\mathbf{D}} = \overline{\mathbf{R}}_{\mathbf{D}} \overline{\mathbf{C}}_{\mathbf{D}} \ln \overline{\mathbf{x}}_{\mathbf{u}} \tag{7-4-20}$$

where

$$\overline{\mathbf{x}}_{u} = \frac{\underline{\mathbf{V}}_{CC} + \overline{\mathbf{V}}_{s} - \underline{S}\mathbf{V}_{CE1} - \overline{\mathbf{V}}_{BE2}}{\underline{\mathbf{V}}_{CC} - \overline{\mathbf{V}}_{BE2}}$$
$$\underline{\mathbf{T}}_{D} = \underline{\mathbf{R}}_{D}\underline{\mathbf{C}}_{D} \ln \underline{\mathbf{x}}_{u}$$
(7-4-21)

where

$$\overline{\mathbf{x}}_{\mathrm{u}} = \frac{\overline{\mathbf{V}}_{\mathrm{CC}} + \overline{\mathbf{I}}_{\mathrm{BL2}} \underline{\mathbf{R}}_{\mathrm{D}} + \underline{\mathbf{V}}_{\mathrm{S}} - \overline{\mathbf{S}} \mathbf{V}_{\mathrm{CE1}} - \overline{\mathbf{V}}_{\mathrm{BE2}}}{\overline{\mathbf{V}}_{\mathrm{CC}} - \underline{\mathbf{V}}_{\mathrm{TF2}} + \overline{\mathbf{I}}_{\mathrm{BL2}} \underline{\mathbf{R}}_{\mathrm{D}}}$$

The ratio of maximum to minimum delay time is

$$\frac{\overline{T}_{D}}{\overline{T}_{D}} = N_{RD} N_{CD} \frac{\ln \overline{x}}{\ln \underline{x}}$$
(7-4-22)

where the appropriate x term should be used. Notice that the temperature which gives a worst-case limit to the x terms is dependent upon the magnitudes

of the many transistor terms and may occur at either the high or low limit.

If  $V_8$  is derived by divider action from  $V_{CC}$ ,  $V_8$  can be put in terms of  $R_P$  and  $R_8$ .

$$\mathbf{V}_{\mathbf{s}} = \frac{\mathbf{V}_{\rm CC} \mathbf{R}_{\mathbf{s}}}{\mathbf{R}_{\mathbf{s}} + \mathbf{R}_{\rm P}} \tag{7-4-23}$$

For this case,  $R_T$  is

$$\mathbf{R}_{\mathrm{T}} = \frac{\mathbf{R}_{\mathrm{S}} \mathbf{R}_{\mathrm{P}}}{\mathbf{R}_{\mathrm{S}} + \mathbf{R}_{\mathrm{P}}}.$$
(7-4-24)

An examination of the  $R_S,\,R_P$  divider network shows that, if the tolerance of  $R_S$  equals that of  $R_P,\,V_S$  has the tolerance

$$\frac{\mathbf{V}_{\mathbf{S}}}{\mathbf{V}_{\mathbf{S}}} = \mathbf{N}_{\mathrm{CC}} \, \mathbf{N}_{\mathrm{R}}^2 \tag{7-4-25}$$

TABLE	7-4-1
-------	-------

	REQUIRED TIMING	
$\underline{\mathbf{T}}_{\mathbf{D}}$ =	$= 450 \text{ nS} \qquad \qquad \overline{f}_{I} = 1$	mc
RE	QUIRED OUTPUT LEVELS (vol	ts)
	MIN	MAX
$\mathbf{V}_{\mathbf{O}}$	_	0.5
$\mathbf{V}_1$	6	_
LOAI	O CURRENT REQUIREMENTS	(mA)
	MIN	MAX
I <sub>O</sub>	0	0
$I_1$	—	9
AVA	ILABLE POWER SUPPLY VOLT	AGE
MINIMUM	+ 23.8	-5.93
NOMINAL	+ 24	_6
MAXIMUM	+ 24.2	-6.06
POWER SUPPLY TOI	LERANCE $\pm 1\%$ (N <sub>P</sub> $\equiv 1.0$	02)
AMBIENT TEMPERA	TURE RANGE -55°C to	+100°C
<b>RESISTOR TOLERAN</b>	$CE^* \pm 5\% \ (\pm 1\% \ initial) \ ($	$N_{\rm R} = 1.105$ )
CAPACITOR TOLER	ANCE $\pm$ 10% ( $\pm$ 5% ini	tial) (N <sub>c</sub> $\pm$ 1.22)

\*Refer to inverter section for a discussion of tolerances.

7-4-4 — Monostable Design Procedure	
Step 1	1. Specifications are shown in Table 7-4-1.
State the requirements of the design	
Step 2 Estimate $\overline{I}_{C2}$ from equation 7-4-13	2. From Figure 7-1-5 at $V_1/V_{\rm CC}$ ratio of 0.25 and $n_{\rm P}=0.1$ read
$\overline{T}_{c2} = \overline{\gamma}\overline{T}_1 + \overline{T}_0$ where $\gamma$ is obtained from Figure 7-1-5.	$\frac{\gamma}{N_{\rm R}} = 1.35$ $N_{\rm R} = 1.1$
	$I_{c2} = (1.35) (1.1) (9) = 13.3 \text{ mA}$
Step 3 Find a transistor type suitable for the application.* Check for $\overline{T}_{BL} < I_{\underline{B}}/10 = \overline{T}_{C}/10 \overline{\beta}_{\mathrm{F}}$ $\overline{Q}_{\mathrm{T}} < \underline{Q}_{C}/10$ . where $\underline{Q}_{\mathrm{C}} = \underline{T}_{\mathrm{D}} \underline{J}_{\mathrm{B}}$ *Refer to discussion in the section on the astable multivibrator for back- ground information.	3. A check of the 2N2501 data sheet shows that it has sufficient current capability. From the normalized $\beta$ curve at $-55^{\circ}$ C, $\beta$ is approximately constant between 5 and 20 mA. Thus, the specification at 10 mA and $-55^{\circ}$ C of $\beta = 20$ , holds at 13.3 mA. This specification is at $V_{\rm crE} = 1$ V, whereas $V_{\circ}$ is to be about 0.5 V. Since the saturation knee is 0.3 V, a choice of $\overline{\beta}_{\rm F2} = 20$ is reason- able. $\underline{I}_{\rm B} = \overline{\overline{I}_{\rm C}} = \frac{13.3}{20} = 0.665 \text{mA}$ $Q_{\rm C} = \underline{I}_{\rm B} T_{\rm D} = (0.665) (450) = 300 \text{ pC}.$ From the data sheet, $\overline{\overline{I}_{\rm HL}} = 700 \text{nA} \cdot \overline{0} \ 1_{\rm H} = 0.665 \text{ mA}.$ Therefore the 2N2501 is suitable although Q <sub>r</sub> may be
	Indi guidat.

Step 4	4. Given $f_I = 1mc$ , no clamp circuit will be used. For the
Decide if a clamp circuit is to be used to recharge $C_D$ . A clamp is usually desirable unless f. is rather bigh	2N2501, at an $I_c = 13.3$ mA, the following values for $V_{BE}$ , $SV_{CE}$ , and $V_{TF}$ are roughly determined to be:
From the data sheet estimate the values for the terms	$\underline{V}_{BE} = 0.5 \text{ V} \qquad \overline{V}_{BE} = 1.0 \text{ V at} - 55^{\circ}\text{C temp.}$
in $\overline{x}$ and $\underline{x}$ . Since $R_{D}$ is not known, neglect the $I_{BL}$	$\underline{S}V_{CE} = 0.1 V$ $\overline{S}V_{CE} = 0.3 V$
term and find $\overline{x}$ and $\underline{x}$ .	<u>V</u> <sub>TF</sub> = 0 V $\overline{\mathbf{V}}_{\mathrm{TF}}$ = 0.3 V at -55°C temp.
For the unclamped case	$\underline{B}V_{EBO} = 6V$ for the 2N2501. Select $\overline{V}_{s} = 5.4V$ .
$\overline{\mathbf{x}}_{\mathrm{u}} = \frac{\underline{\mathbf{V}}_{\mathrm{CC}} + \overline{\mathbf{V}}_{\mathrm{S}} - \underline{\mathbf{S}}_{\mathrm{V}}_{\mathrm{CEI}} - \overline{\mathbf{V}}_{\mathrm{BE2}}}{\mathbf{V}_{\mathrm{CC}} - \overline{\mathbf{V}}_{\mathrm{BE2}}} $ (7-4-20)	Since the timing is very sensitive to $V_8$ , use 1% resistors for $R_p$ and $R_8$ with 5% end of life tolerance.
$-\overline{\mathbf{V}}_{\mathrm{BF9}}$	From Table 7-4-1, $N_{\rm R} = 1.105$ .
$\mathbf{x}_{\mathrm{u}} = \frac{\cos\left(1 - \frac{1}{2}\right)}{\nabla_{\mathrm{CC}} - \underline{V}_{\mathrm{TF2}}} \tag{7-4-21}$	Thus $V_s = \frac{5.4}{2.2252} = 5.1V$
where	- (1.02)(1.02) <sup>2</sup>
$\underline{\mathbf{V}}_{\mathbf{S}} = \frac{\overline{\mathbf{V}}_{\mathbf{S}}}{\mathbf{N}_{\mathbf{P}}\mathbf{N}_{\mathbf{R}}^2} \tag{7-4-22}$	and $\overline{x}_{n} = \frac{23.8 + 5.41 - 1}{23.8 - 1} = 1.23$
and $\overline{\mathrm{V}}_{\mathrm{S}} pprox 0.9 \underline{\mathrm{B}}\mathrm{V}_{\mathrm{EB0}}$	$\underline{\mathbf{x}}_{\rm n} = \frac{24.2 + 5.13 - 1}{24.2 - 0.3} = 1.17$
Step 5	5. From Table 7-4-1, $N_{\rm c}=1.22$ and $f_{\rm I}=1$ mc:
Determine $\overline{T}_{\mathrm{D}}$ and $\overline{T}_{\mathrm{R}}$ from equations 7-4-23 and 7-4-5	$\overline{T}_{\rm B}$
$\frac{T_{D}}{T_{D}} = N_{RD}N_{C} \frac{\ln \overline{x}_{n}}{2}$	$\overline{T_{\rm D}} = (1.105)(1.22) \ \overline{1{\rm n}} \ 1.17 = 1.78$
$\mathbf{L}_{\mathbf{D}}$ $\mathbf{D}$ $\mathbf{D}$	and
and	$\overline{T}_{\rm D} = (1.78) (450) = 800  {\rm nS}$
$\overline{T}_{R} = \frac{1}{\overline{t}_{I}} - \overline{T}_{D}$	$\overline{T}_{ m R} = 1000 - 800 = 200  { m nS}$



Step 9	9.
Recalculate $\overline{I}_{C1}$ and check $\underline{\beta}_{01}$ if a change in $\overline{\beta}_{F1}$ is necessary, $\overline{I}_{C2}$ must be calculated again.	$\overline{I}_{c1} = \frac{(21.2)(17.4)}{20} = 18.4 \text{ mA}$
$\overline{\mathrm{I}}_{\mathrm{C1}}=\lambda \overline{\mathrm{I}}_{\mathrm{F2}}^{\mathrm{C2}}$	$\underline{\beta}_{01}$ is not changed and $\overline{\beta}_{F1} = 20$ is acceptable. Since no change in $\overline{\beta}_{F1}$ or $\overline{\beta}_{F2}$ is necessary, the design can continue.
Step 10 Determine more accurate values for characteristics needed to solve the matrix.	10. From the data sheet $\overrightarrow{SV}_{CE1} = \overrightarrow{SV}_{CE2} @ 100^{\circ}C = 0.3V$ $\overrightarrow{V} \qquad \overrightarrow{V} \qquad \overbrace{cesc} \qquad 0.65V$
Determine: $\overline{SV}_{CE}$ at high temperature $\overline{V}_{BE}$ at low temperature $\overline{T}_{CL}$ at high temperature	$\overline{\mathbf{I}}_{\mathrm{BL}} \approx \overline{\mathbf{I}}_{\mathrm{CL}} \approx \overline{\mathbf{I}}_{\mathrm{CB0}} \circledast 100^{\circ}\mathrm{C} = 25\mu\mathrm{A}$
Step 11 Calculate $\mathbf{R}_{co}$ , $\mathbf{R}_{K}$ and $\mathbf{R}_{R}$ from the matrix equations:	11. To minimize the delay of time of $Q_i$ , let $V_{OB}=0$
$\frac{\underline{\mathbf{V}}_{\mathrm{CC}}-\underline{\mathbf{V}}_1}{(1+n_{\mathrm{R}})\mathbf{R}_{\mathrm{C2}}}-\frac{\underline{\mathbf{V}}_1}{(1-n_{\mathrm{R}})\mathbf{R}_{\mathrm{K}}}=\overline{\mathbf{I}}_1+\overline{\mathbf{I}}_{\mathrm{CL2}}$	$\frac{23.8 - 5.4}{(1.05) \text{R}_{c2}} - \frac{5.4}{(.95) \text{R}_{\text{K}}} = (10 + .025)$
$\frac{\underline{Y}_{BB} - \underline{Y}_{OB1}}{(1+n_R)R_B} - \frac{\underline{Y}_{OB1} + \overline{S} V_{CE2}}{(1-n_R)R_K} = \overline{I}_{BL1}$	$\frac{5.93}{(1.05)R_{\rm B}} - \frac{0.3}{(.95)R_{\rm K}} = .025$
$\frac{-\underline{\mathbf{Y}}_{BB}+\overline{\mathbf{V}}_{BF1}}{(1+n_R)\mathbf{R}_B}-\frac{\lambda\overline{\mathbf{V}}_{CC}}{\overline{\beta}_{F1}\beta_{F2}\left(1-n_R\right)\mathbf{R}_{C2}}+$	$\frac{-(5.93+.95)}{(1.05)\mathbf{R}_{\rm B}} - \frac{(21.2)(24.2)}{(20)(20)(.95)\mathbf{R}_{\rm r2}} +$
$\frac{\underline{V}_{1}-\overline{V}_{BE1}}{(1+n_{R})R_{K}}=\frac{\lambda\overline{I}_{0}}{\overline{\beta_{F1}}\overline{\beta_{F2}}}$	$\frac{5.495}{(1.05) R_{\rm K}} = 0$

	From which $R_{c2} = 1.54K$ $R_{IK} = 4.3K$ $R_{IB} = 57.4K$	$\frac{\mathbf{R}_{\mathrm{K}}}{\mathbf{\overline{R}}} = (105) (4.3) = 4.09 \mathrm{K}$ $\mathbf{\overline{R}}_{\mathrm{B}} = (1 + .05) (57.4) = 60.3 \mathrm{K}$
Step 12 Check matrix solution by calculating $\underline{V}_{OB}$ from equation 7-4-2. $\underline{V}_{OB} = \frac{\underline{V}_{BB} \underline{R}_{K} - \overline{SV}_{CE2} \overline{R}_{B} - \overline{I}_{BL} \underline{R}_{R} \overline{R}_{B}}{\underline{R}_{K} + \overline{R}_{B}}$	12. $\underline{V}_{OB} = \frac{(5.93) (4.09) - 1}{\text{It was assumed}}$	12. $\underline{Y}_{\text{OB}} = \frac{(5.93) (4.09) - (0.3) (60.3) - (.025) (4.09) (60.3)}{(4.09 + 60.3)} = 0$ It was assumed $\underline{Y}_{\text{OB}} = 0$ ; therefore the matrix checks.
Step 13 Select standard values for $R_{C2}$ , $R_K$ , $R_B$ , and calculate worst case limit values.	13. Standard 1% resistors end of life limit $\pm$ 5%)	13. Standard 1% resistors are: (Tolerance to be used is end of life limit $\pm 5\%$ )
	$R_{C2} = 1.54K$	${f R}_{ m C2}=1.46{ m K}$ ${f \overline{ m R}}_{ m C2}=1.62{ m K}$
	$R_{K} = 4.32K$	$\underline{\mathbf{R}}_{\mathrm{K}} = 4.1\mathrm{K}$ $\overline{\mathbf{R}}_{\mathrm{K}} = 4.55\mathrm{K}$
	$R_B = 57.6K$	$\frac{\mathbf{R}_{\mathrm{B}}}{\mathbf{R}_{\mathrm{B}}} = 54.8\mathrm{K}$ $\mathbf{\overline{R}}_{\mathrm{B}} = 60.5\mathrm{K}$

Step 14	14.
Calculate $R_D$ from equation 7-4-10b which describes the on condition of $Q_2$ .	
$\mathrm{R}_\mathrm{D} = rac{(\mathrm{\underline{V}}_\mathrm{CC} - \overline{\mathrm{V}}_\mathrm{BE2}) \overline{eta}_\mathrm{F2} \overline{\mathrm{R}}_\mathrm{C2}}{\overline{\mathrm{V}}_\mathrm{CC} (1 + n_\mathrm{RD})  f_{-1} - \overline{\mathrm{I}}_\mathrm{o}_\mathrm{RC2} \overline{\mathrm{N}}_\mathrm{C2}}$	$\mathbf{R}_{\mathrm{D}} = \frac{(23.895)}{(23.8)(1.05)} (20) (1.46) (.95)$
$\left(\frac{1}{1+\frac{1}{2}}\right)$	$R_{D} = 25.4 \text{ K}\Omega$
Step 15 Select a standard resistor for R <sub>D</sub> and calculate	15. A standard 1% resistor for $R_{\rm h}$ is 25.5K
$\overline{\mathbf{R}}_{\mathrm{D}}$ and $\underline{\mathbf{R}}_{\mathrm{D}}$ .	$\therefore  \underline{\mathbf{R}}_{\mathrm{D}} = 24.2\mathrm{K}$ $\overline{\mathbf{R}}_{\mathrm{D}} = 26.8\mathrm{K}$
Step 16 From equation 7-4-21, the timing equation, calcu-	16. The worst case temperature is found to be 100°C. At this temperature
	$\overline{V}_{ m BE2}=0.72 m V$ and $\underline{V}_{ m TF}=0.3 m V$ Thus.
$ = \frac{2D}{\ln \left( \frac{V_{\rm cc} + \overline{I}_{\rm BL} \underline{R}_{\rm D} + \underline{V}_{\rm s} - \overline{S} V_{\rm cE1} - \overline{V}_{\rm BE2}}{\overline{V}_{\rm cc} - \underline{V}_{\rm TF} + \overline{I}_{\rm BL} \underline{R}_{\rm D}} \right) }$	
Since $\overline{SV}_{CE}$ and $\overline{V}_{BE}$ do not occur at the same temperature $\underline{CD}$ should be calculated at both temperature limits.	$\ln\left(\frac{24.2 + (0.25)(24.2) + 5.1}{24.23 + (0.25)(24.2)}\right)$ $C_{\rm D} = 113  \rm pF$
Step 17 Calculate $\underline{I}_{B1}$ from equation 7-4-3.	17.
$\underline{I}_{B1} = \frac{\underline{V}_1 - \overline{V}_{BE1}}{\overline{R}_K} - \frac{\overline{V}_{BB} + \overline{V}_{BE1}}{\underline{R}_B}$	$\underline{\mathbf{I}}_{\mathbf{B1}} = \frac{695}{4.55} - \frac{6.06 + .95}{54.8} = 0.98 \text{ mA}$





### CHAPTER 8

# Current Mode Circuits

High-speed operation, excellent dc stability, good noise immunity, and circuit performance that is independent of many transistor characteristics are among the advantages offered by current-mode switches.

Current-mode operation is unsurpassed when used in any high speed circuit where regeneration is important, such as in monostable or astable multivibrators. Logic circuits present some difficulties because level transformation is required between stages. However, exceptional performance has been obtained.

Current Mode Switching has not enjoyed the wide popularity of saturated mode operation. The primary reason for this is that the major use of transistors is in the digital computer field and the speeds encountered could be handled easily by the conventional diode logic used with saturated mode circuits. However, with the emphasis of today's computer upon speed and miniaturization, coupled with the amenability of current mode circuits to adapt to integrated circuit techniques,<sup>1</sup> new interest is being generated in current mode logic circuits.

The idea of using current mode switching in computer logic was first proposed by Yourke<sup>2</sup>. At that time, the only transistors with a fairly high  $\omega_{\tau}$  were of the "drift" type. These devices were designed for R.F. amplifier applications and had poor saturation and storage time characteristics. Furthermore, because they were designed to yield A.G.C. action by varying the collector voltage,  $\omega_{\tau}$  decreased rapidly with decreasing voltage. This required the use of a high collector voltage, which resulted in high dissipation, in order to have a fast switching circuit.

A computer<sup>3</sup> was built using this approach, but it was not particularly successful. A primary reason for its abandonment was the fact that the transistor and circuit dissipation were too high. Today, the availability of mesa transistors which maintain a high  $\omega_{\tau}$  at low collector voltages makes another look at current mode logic worthwhile.<sup>4,5,6,7</sup>

As with the saturated mode circuits, the basic amplifier or inverter will be discussed in detail, because it is the heart of any circuit. Then, the flip-flop and pulse generating circuits are discussed. A worst-case design procedure is given for an inverter.

Since Motorola 2N2256 through 2N2259 transistors are low cost units specified for current mode operation, they are used in the design examples. However, other type numbers can be used. Very fast switching can be obtained by using mesa R.F. transistors which have low  $r'_B$  and high  $\omega_{\tau}$  at low collector voltages.

#### SECTION 8-1 – FUNDAMENTALS OF CURRENT MODE CIRCUITS

# 8-1-1 — DC Analysis of the Current Mode Inverter

A qualitative description of the operation of the current mode inverter was given in Chapter 2. Four significant worst-case conditions affecting circuit design are shown in Figure 8-1-1. In part a, the minimum input level to just turn off  $Q_1$  and allow  $Q_2$  to be on is shown. From the figure this condition is

$$\underline{\mathbf{E}}_{\mathrm{O}} \equiv \mathbf{V}_{\mathrm{BE}} - \underline{\mathbf{V}}_{\mathrm{T}} \tag{8-1-1a}$$

 $V_{\rm T}$  is defined as a forward base-emitter voltage at the threshold of conduction where  $I_{\rm C}$  is a negligible value.  $V_{\rm T}$  is slightly less than the forward threshold voltage  $V_{\rm TF}$  as defined and used in Chapters 5 and 7.

Observe also the case where  $Q_1$  is on and  $Q_2$  is off shown in part c. The condition for this case is

$$\underline{\mathbf{E}}_{1} = \overline{\mathbf{V}}_{\mathrm{BE}} - \underline{\mathbf{V}}_{\mathrm{T}}.$$
(8-1-1b)

The polarity of  $E_0$  is opposite to that of  $E_1$ , as indicated by the sign convention on the figure. Establishment of both dc states depends upon a minimum signal level which varies (+) and (-) about the reference level (ground in the circuit shown) by an amount sufficient to overcome the base-emitter voltage of the conducting transistor.

The respective on emitter currents of  $Q_1$  and  $Q_2$  are:

$$I_{E1} = \frac{V_{EE} - V_{BE} + E_1}{R_E}$$
(8-1-2)

and

$$I_{E2} = \frac{V_{EE} - V_{BE}}{R_E}$$
(8-1-3)

The voltages used in equations 8-1-2 and 8-1-3 represent absolute magnitudes only and the expressions are valid for either PNP or NPN transistors.

To keep  $I_{E1}$  and  $I_{E2}$  essentially equal and reduce the effect of the level of  $E_1$  upon the magnitude of  $I_{E1}$ , it can be seen that  $V_{EE}$  must be made substantially larger than changes in  $E_1$ . Thus, the common emitter supply approaches a constant current source.

It should be noted that  $V_T$  is normally a slight forward voltage in current mode circuits. Since the on collector current is large, a few hundred  $\mu A$  of leakage in the off condition is not detrimental to circuit performance. Measurements indicate that the term  $(\bar{V}_{BE} - V_T)$  is approximately 0.4 volt regardless of the transistor type used. The term is approximately constant with temperature also, since the temperature coefficient does not differ much between the normal collector on current and the current which flows with  $V_T$  applied.

It should also be evident that, relatively speaking, the driving source impedance should be low and the transistor current gain high. Otherwise, the base current which flows will reduce the voltage at the base below that of the source, thereby, altering the emitter current. The collector on current is  $\alpha I_E$ , which reduces the output level from  $V_{CC}$ , when the transistor is off, to  $V_{CC} - \alpha I_E R_L$  when a transistor is on. For any reasonable  $\beta$ ,  $\alpha$  is close to unity, therefore, current gain has only a minor effect upon circuit operation when the source impedance is low.



Figure 8-1-1 — Significant Worst Case Conditions (a) Q<sub>1</sub> Just Cut-Off (b) Maximum V<sub>OB</sub> On Q<sub>2</sub> (c) Maximum V<sub>OB</sub> On Q<sub>1</sub> (d) Q<sub>2</sub> Just Cut Off To avoid saturation, it is necessary to observe the inequality

$$\underline{\mathbf{V}}_{\mathrm{CB1}} > \overline{\mathbf{E}}_1 \tag{8-1-4}$$

This worst-case condition is indicated on part b of Figure 8-1-1. Actually, since collector capacitance is inversely proportional to some power of the voltage, switching speed is enhanced if  $V_{CB}$  is greater than zero by a volt or two; curves of  $f_{\tau}$  and  $C_{Te}$  versus voltage will provide guidance in making a choice for  $\underline{V}_{CB}$ .

The output voltage  $e_0$ , obtained from the collector of  $Q_2$ , is in phase with the input signal, while  $e'_0$ , the output voltage of  $Q_1$ , is 180° out of phase or, in logic language, the complement of  $e_0$ . In cases where only  $e'_0$  is required,  $Q_2$  can be replaced by a diode. The ready availability of complementary signals, however, often simplifies logic problems.

When ac coupling cannot be employed, problems arise because the output is at a different dc reference level than the input making direct coupling of circuits in the form of Figure 8-1-1 impractical. By using current sources in the output, however, alternate PNP and NPN gates can easily be coupled. Another coupling method uses zener diodes to establish the proper dc levels which permits the use of transistors of the same polarity. These techniques will be discussed later.

### 8-1-2 — Advantages of Current Mode Circuits

**HIGH DC STABILITY:** It is easy to show<sup>8</sup> that, under the worst-case condition, i.e., where  $h_{\rm FE} \rightarrow \infty$ , the current stability factor, for changes in  $I_{\rm BL}$  of an on transistor is,

$$S_{I} = \frac{\partial I_{E}}{\partial I_{BL}} = \frac{R_{B}}{R_{E}}$$

where

 $R_E$  is the total dc resistance in the emitter circuit, and

 $\mathbf{R}_{\mathbf{B}}$  is the total dc resistance in the base circuit.

In the current mode switch,  $R_E$  is several times  $R_B$  with the result that emitter current change due to  $I_{BL}$  is negligible. Furthermore in low level transistors,  $I_{BL}$  is so low that dc stability need not be considered in the design.

**HIGH SPEED OPERATION:** The lack of storage time is the principal reason for improved high-speed operation. However, current mode operation also provides improvements in the other switching time intervals. Delay time is very short because the low impedance drive circuit quickly charges the input capacitance. Moreover, as the transistor turns on, this low impedance drive also aids rise time. Since the source impedance is low, an input signal just slightly greater than that given by equation 8-1-1 provides sufficient overdrive to achieve high speed operation.

Fall time is similarly improved, and the low voltage swing also enhances speed.

**NON-CRITICAL TRANSISTOR REQUIREMENTS:** Transistor requirements for current-mode switching are less demanding than those of a saturated switch.

The dc characteristics of transistors in current mode logic circuits are not critical. The excellent stability of the circuit virtually negates the normally important  $I_{BL}$  characteristic. For example, an  $I_{BL}$  value of 100  $\mu$ amps across a 100-

ohm base resistor produces only 10 millivolts — a value which is negligible. Emitter breakdown normally presents no problem. Under the worst-case conditions,  $\overline{V} = \overline{E} = V$  (8.1.5)

or

$$\overline{\mathbf{V}}_{\mathrm{OB}} \equiv \overline{\mathbf{E}}_{1} - \underline{\mathbf{V}}_{\mathrm{BE1}}$$

$$\overline{\mathbf{V}}_{\mathrm{OB}} \equiv \overline{\mathbf{E}}_{\mathrm{O}} - \underline{\mathbf{V}}_{\mathrm{BE2}}$$
(8-1-5)

as can be seen from Figure 8-1-1b and d  $V_{OB}$  is ordinarily less than a volt.

Current gain assumes some importance in considering "fan-out" and this will be discussed in connection with gate circuits.

Since the collector-emitter saturation voltage,  $SV_{CE}$ , does not set a logic level in current mode switching, its value is not critical but the knee characteristic is of importance. In view of the high current levels usually employed, it is important to be able to work at low collector voltage to keep dissipation low. The values of  $\omega_{\tau}$  and  $C_{ob}$  at low collector voltages may cause a reduction in speed. This factor coupled with the value of  $V_{CE}$  at the edge of saturation must be considered when setting the collector voltage in the on condition.

Of the transient characteristics, storage time is of no interest, however,  $f_{\tau}$ ,  $C_{ob}$ , and  $C_{ib}$  carry their usual significance. Also, since the source impedance is low, the base spreading resistance,  $r'_{B}$ , becomes important.

Fortunately, the inherent characteristics of mesa transistors, such as high power ratings and a high gain-bandwidth product at low  $V_{CE}$  and high  $I_{C}$ , make these units ideally suited for current mode circuitry.

**CONSTANT POWER SUPPLY LOADING:** Regardless of which transistor is conducting, both the current from  $V_{\rm EE}$ , flowing into an emitter, and the current  $\alpha I_{\rm E}$ , flowing from the collector to  $V_{\rm CC}$ , are equal. During the switching interval, the current from  $V_{\rm EE}$  divides between  $Q_1$  and  $Q_2$ , but still results in the same amount of total current ( $\alpha I_{\rm E}$ ) from  $V_{\rm CC}$ .

As a result of this constant power supply loading, the problems of power supply design are reduced and generation of undesirable transients, which could cause spurious triggering in other parts of the system, are eliminated.

**EXCELLENT NOISE IMMUNITY:** The current mode system is immune to noise in many ways. Since the load impedance is low, coaxial cables can easily be used to couple from collector to load when long runs are needed. Since the output signal is in the form of a current from a high impedance source, resistance in the cable does not cause a loss of signal at the load. A low impedance coupling system, of course, is very resistant to stray signal pickup.

The circuits are similar to a differential amplifier. With the bases of both  $Q_1$  and  $Q_2$  referenced to the same potential, a change in this potential, or that of the common emitter supply, appears in the collector circuit, but is attenuated in value. (The common mode voltage gain is  $R_L/R_E$  which is much less than unity.) Inspection of the gate circuits to be described will reveal that noise on any power supply is attenuated when passing from supply to signal line.

## 8-1-3 — Transient Response

The transient response to a step function can be found in a manner analogous to that of a grounded emitter stage.

In Chapter 5, it was shown, that, for a saturated mode switch driven by a step of base current, the rise and fall times are given by

$$\mathbf{t}_{\mathbf{r}} = \frac{\mathbf{I}_{\mathrm{C}} \boldsymbol{\tau}_{\mathrm{A}}}{\mathbf{I}_{\mathrm{B1}} - \mathbf{I}_{\mathrm{C}}/2\beta_{\mathrm{o}}} \qquad \text{and} \qquad \mathbf{t}_{\mathbf{f}} = \frac{\mathbf{I}_{\mathrm{C}} \boldsymbol{\tau}_{\mathrm{A}}}{\mathbf{I}_{\mathrm{B2}} + \mathbf{I}_{\mathrm{C}}/2\beta_{\mathrm{o}}}$$

In the current mode switch, the rise time of one transistor occurs during the fall time of the other. Therefore, recombination effects, represented by the  $I_C/2\beta_0$  terms tend to cancel and can be neglected in the analysis. Neglecting recombination is further justified because switching is normally fast.

Since the collector voltage does not enter the saturation region,  $\tau_A$  is lower for a current mode switch than for a saturated mode switch operating at the same value of I<sub>C</sub>. This arises because the large increase of C<sub>Tc</sub> and the drop of  $\omega_{\tau}$  as the saturation knee is approached does not occur in current mode switching.

**RISE TIME EQUATIONS:** The equations derived for saturated mode switching, which assumed that the transistor is driven from a constant current source, must be re-evaluated for current mode switching. Figure 8-1-2a shows conditions at the beginning of the rise time interval while Part b of the figure shows conditions at the end of the rise time interval. With the conditions shown, the input voltage is at a level where the off transistor is biased at the edge of forward injection. The voltages  $e_i$  and  $v_B$  are indicated on Figure 8-1-3 as a function of time. As  $Q_1$  goes on and  $Q_2$  goes off,  $v_B$  is shown changing linearly from  $V_{B1}$  to  $V_{B2}$ . In reality  $v_B$  changes nearly linearly, even though  $v_{BE1}$  is exponentially related to  $i_E$ , because  $v_B$  is the difference between  $v_{BE1}$  and  $v_{B22}$ .

The shaded area is related to the amount of charge delivered to the transistor

during the rise time interval. Since  $Q = idt = \frac{v}{R} dt$ , the shaded area must equal

the product of RQ<sub>in</sub>. If the transistors used are identical i.e.,  $V_{BE2} - V_{TF1} = V_{BE2} - V_{TF2}$ , then the small triangular areas above and below the center line are equal and the total input charge is given simply as

$$Q_{in} \equiv t_r E_1/R.$$

At the end of the rise time interval, the input charge  $Q_{\rm in}$  equals the transistor active charge  $Q_{\rm A}$ . The term R is the total series resistance which includes that of the source as well as  $r'_{\rm B}$  of both transistors, therefore

$$t_{\rm r} = \frac{Q_{\rm A}}{E_1/(R_{\rm S} + 2r'_{\rm B})}.$$
 (8-1-6)

Equation 8-1-6 is exactly the same as for a saturated mode circuit if  $V_{\rm BE}$  is assumed zero.

In Chapter 5 the charge from zero to the 90% point was shown to be

$$Q_{A} = 0.9 \left( \frac{1}{\omega_{\tau}} + R_{L} C_{f} \right) I_{C}$$

In current mode switching, the charge moved between the 10% and 90% points is of more interest, therefore, the factor, 0.9, should be replaced by 0.8. Since the voltage swings are small,  $C_f$  can be considered equal to  $C_{ob}$  and  $\omega_r$  can be assumed independent of voltage. Therefore, the final form of the rise time equation is

$$t_{\rm r} = \frac{0.8 \left( 1/\omega_{\tau} + R_{\rm L} C_{\rm ob} \right) I_{\rm C}}{E_1/(R_{\rm s} + 2r'_{\rm B})}$$
(8-1-7)









Figure 8-1-3 — Charge Diagram to Determine Input Charge

**OPTIMUM SOURCE RESISTANCE:** It is possible to minimize  $t_r$  by choosing an optimum value for  $R_s$ .  $R_s$  will normally equal  $R_L$ , but in cases where a larger voltage swing is desired at the output than at the input,  $R_L$  will bear some ratio to  $R_s$ . If the collector current of a preceding stage is equal to the collector current of the stage under consideration, then,

$$(E_1 + E_o)_{in} \equiv R_S I_C$$
$$(E_1 + E_o)_{out} \equiv R_L I_C.$$

The voltage gain therefore, is

$$A_{\rm v} = \frac{R_{\rm L}}{R_{\rm S}} \tag{8-1-8}$$

Normally  $E_0 = E_1$ . Therefore, the rise time may be written in terms of the input and output voltages as

$$\mathbf{t}_{\rm r} = 0.8 \, (^{1}/_{\omega_{\tau}} + \mathbf{R}_{\rm L} \, \mathbf{C}_{\rm ob}) \, \left( \frac{\mathbf{R}_{\rm S} + 2r'_{\rm B}}{\mathbf{R}_{\rm L}} \right) \left( \frac{2 \, \mathbf{E}_{\rm 1 \ (out)}}{\mathbf{E}_{\rm 1 \ (in)}} \right) \tag{8-1-9}$$

Substituting 8-1-8 into 8-1-9, simplifying the result, taking the derivative and setting it equal to zero, the optimum value for  $R_8$  may be found

$$R_{S(opt)} = \sqrt{\frac{2r'_B}{A_v C_{ob} \omega_\tau}}$$
(8-1-10)

This result indicates that as the voltage gain  $(A_v)$  increases the magnitude of  $R_s$  should decrease for maximum speed. A physical explanation for this behavior is that as  $A_v$  increases, the input capacity is increased due to Miller Effect. However, the Miller Effect can be offset somewhat by lowering the source impedance.

A numerical example will put the results of the preceding discussion into

meaningful terms. Typical values for the significant characteristics of a 2N2259 transistor are:

$$\begin{array}{l} \mathbf{r'_B} \equiv 75 \ \Omega \\ \mathbf{C_{ob}} \equiv 4 \ \mathrm{pF} \\ \mathbf{f_\tau} \equiv 300 \ \mathrm{mcs} \end{array}$$

Inserting these values in equation 8-1-10, taking  $R_{\rm S} \equiv R_{\rm L}$ , and solving for  $R_{\rm S\,(opt)}$ , it is found that it equals 126  $\Omega$ .

Circuit voltages typical of current mode circuits are  $E_{1 (in)} = E_{1 (out)} = 1$  volt. Taking  $R_s = R_L = 126$  ohms, substituting the required values into equation 8-1-9 it is found that  $t_r = 3.6$  nS. This value is in close agreement with experimentally measured data.

## 8-1-4 — DC Coupling Techniques

Two basic coupling methods are employed in current mode circuits. One uses alternate PNP and NPN blocks (See Figure 8-1-4) in which there are two different "1" and "0" levels; the other uses zener diodes (See Figure 8-1-5) and current sources in the collector circuit so that the output of a block is always at the proper level to be coupled to a similar block. The basic action of these coupling methods was discussed in Chapter 2.



Figure 8-1-4 — Alternate NPN-PNP Coupling



Figure 8-1-5 — Zener Diode Coupling



Figure 8-1-6 — Details of Complementary Transistor Coupling

**COUPLING USING COMPLEMENTARY TYPES:** When coupling from an NPN stage with its base referenced to  $V_{\rm BB}$ , to a PNP stage having its base referenced to ground, as in Figure 8-1-6, the current through the load can be found by summing currents at node 1.

$$I_{\rm L} \equiv I_{\rm B} + I_{\rm K} = I_{\rm C}$$
 (8-1-11)

where  $I_B =$  the total base current from n number of stages. From this, the voltage at node 1 is  $V_{BO}$  when all the transistors are off.

$$\mathbf{V}_{\mathrm{BO}} \equiv \mathbf{R}_{\mathrm{L}} \, \mathbf{I}_{\mathrm{L}} \equiv \mathbf{R}_{\mathrm{L}} \, \mathbf{I}_{\mathrm{K}} \tag{8-1-12}$$

where  $V_{\rm BO}$  is a positive voltage sufficient to satisfy the criterion given by equation 8-1-1.

When the transistors are on, the voltage at node 1 is

$$V_{B1} \equiv I_L R_L \equiv R_L (I_B + I_K - I_C)$$
 (8-1-13)

and  $I_C$  must be larger than  $I_K + I_B$  by a sufficient amount such that  $V_{B1}$  is negative and is larger than the value given by equation 8-1-1. Therefore, the voltage swing is

$$e_0 \equiv (I_C - I_B) R_L$$
 (8-1-14)

The current  $I_K$  essentially represents waste current since it doesn't drive anything. Examining equation 8-1-11 it becomes evident that, in a sense,  $I_B$  is also waste current. Therefore, transistor current gain should be as high as possible.

Low gain transistors can be accommodated by increasing  $R_L$  to provide more voltage swing and reducing  $I_K$  to just satisfy equation 8-1-12. However, the voltage at the collector of  $Q_1$  should never be allowed to drop below  $V_{BB}$  in order to prevent saturation. To increase "fan-out", an emitter-follower can be inserted in the line between nodes 1 and 2 as shown in Figure 8-1-7. It will be necessary to shift the level at node 1 to compensate for the drop through the base-emitter junction of  $Q_1$ .  $R_E$  insures that  $Q_1$  is conducting at all times thereby providing the proper off-bias when the gate transistors are off. This system will provide a more universal coupling block.



Figure 8-1-7 — Use of Emitter-Follower to Increase Fan-out

**ZENER DIODE COUPLING:** Using a similar procedure, the coupling system using zener diodes can be analyzed from the notations shown on Figure 8-1-8. It is found that

$$V_{\rm B} \equiv R_{\rm L} (I_{\rm C} + I_{\rm K} + I_{\rm B} - I_{\rm Z}).$$
 (8-1-15)

For the two distinct conditions

 $Q_2 \text{ off, } Q_1 \text{ on: } V_{BO} = R_L (I_C + I_K - I_Z)$  (8-1-16)

$$Q_1 \text{ off, } Q_2 \text{ on: } V_{B1} \equiv R_L (I_K + I_B - I_Z).$$
 (8-1-17)

From Figure 8-1-8, note that, in order to keep the zener diode conducting, the condition

$$I_{z} > I_{c}$$
 (8-1-18)

must be fulfilled. A minimum of 2 to 5 mA is usually required for low voltage zener diodes. Therefore, to establish the off bias the current  $I_K$  is injected so that  $V_{BO}$  given by equation 8-1-16 is greater than  $(\overline{V}_{BE} - \underline{V}_T)$  for the transistor. Examining equations 8-1-17, observe that  $I_Z$  provides the drive while  $I_K$  and  $I_B$  again represent waste current. Current  $I_C$  provides the voltage swing across  $R_L$  which is represented by

$$\mathbf{e}_{0} \equiv \mathbf{R}_{\mathrm{L}}(\mathbf{I}_{\mathrm{C}} - \mathbf{I}_{\mathrm{B}}) \tag{8-1-19}$$



Figure 8-1-8 — Details of Zener Diode Coupling

#### Current Mode Switching Circuits

To accommodate high "fan-out", an emitter follower amplifier, as previously discussed, may be used with the zener coupling method. This is the approach used by Buelow,<sup>3</sup> and basically the same approach used in MECL\* integrated logic blocks.

IMPROVING CIRCUIT EFFICIENCY: With either coupling method,  ${\rm I}_{\rm K}$  represented waste current. By making  $R_{\rm L}$  larger for the off bias condition,  $I_{\rm K}$  can be reduced. Since the direction of I<sub>L</sub> through R<sub>L</sub> changes from one logic level to the other, it is a simple matter to make  $R_L$  vary with current as shown in Figure 8-1-9. By means of diodes, the proper load resistor is connected in the circuit as current is reversed. Thus,  $I_{K}$  can be greatly reduced. Generally,  $R'_{L}$ can be eliminated if the forward voltage drop of  $D_2$  produces sufficient off bias. With IK reduced, IC can also be reduced, thus reducing power dissipation in the drive transistor and its emitter current source.

The load resistor  $R_L$  can also be eliminated if  $D_1$  can develop the proper signal level. In this case, D<sub>1</sub> serves as a clamp or a current sink. "Fan-out" can easily be accomplished, because as additional transistor bases are added in parallel, their current requirement is borrowed from the diode. The waste of current through the load resistor has been eliminated and "fan-out" approaches the current gain of the transistor type used.

Against these improvements in circuit efficiency and "fan-out" capability must be weighed the added circuit complexity and recovery time problems in the diodes.



Figure 8-1-9 — Using Diodes to Increase Circuit Efficiency

#### **REFERENCES:**

- KETER
  I. J. A. Marvel, W. C. Seelbach and N. Miller, "Current Mode Logic with Integrated Cir-cuitry", Electronic Industries, Nov.-Dec., 1962.
  Hannon S. Yourke, "Millimicrosecond Trans-sistor Current Switching Circuits", IRE Trans-actions on Circuit Theory, September 1957, Vol. CT-4, No. 3, pp. 236-240.
  Block, "Engineering Design of the Stretch Computer". Proceeding of the Eastern Joint Computer Conference, Dec. 1-3, 1959.
  F. K. Buelow, "Improvements to Current Switching", 1960 Solid States Circuits Confer-ence Digest of Technical Papers, pp. 30-31.

- \*Registered trademark, Motorola, Inc.
- NCES:
  5. Carl M. Campbell, Jr., "New Configurations in Non-Saturating Complementary Current Switching Circuits", Semiconductor Products, July 1959, pp. 15-20.
  6. William D. Roehr, "Techniques of Current Mode Logic Switching", Electronics Design, Sept. 13, 1962, pp. 54-59.
  7. Dean C. Bailey, "Another Look at Current Mode Systems", Electronic Design, Nov. 22, 1962, pp. 48-55.
  8. William D. Roehr, "Development of Gain-Stability Design Charts", Electronic Equip-ment Engineering, Oct. 1960.

#### SECTION 8-2 — CURRENT MODE INVERTER

Clamped outputs while adding circuit complexity, increase efficiency and stabilize the output levels and are, therefore, commonly used. A clamped inverter showing the dc on-off states is shown in Figure 8-2-1.

The use of clamped outputs complicates circuit design because a clamp supply voltage must be determined and current must be provided for the diode when the load current is maximum. Inverter design remains basically separate from the output clamp design once the clamp conditions are determined.

In the on condition, the three resistors  $(R_Z, R_E \text{ and } R_K)$  must guarantee a minimum available load current and also must maintain the zener diode in conduction at all times. In the off condition,  $R_K$  and  $R_Z$  must be chosen so that a minimum available load current is assured.





Figure 8-2-1 — DC States for Inverter Driving a Clamped Load

#### 8-2-1 — Synthesis

The inverter must be designed to supply the required output currents and maintain the output levels within specified limits. If variable loads are encountered, clamp diodes must be used to limit shifts in the output levels.

From Figure 8-2-1, it can be seen that the minimum output levels occur when the diode drops are minimum. Thus, the minimum clamp level needed to meet circuit requirements is easily determined from:

$$\underline{\mathbf{V}}_{\mathbf{K}1} = \underline{\mathbf{E}}_0 - \underline{\mathbf{V}}_{\mathbf{D}1} \tag{8-2-1}$$

$$\underline{\mathbf{V}}_{\mathbf{K}2} = \underline{\mathbf{E}}_1 - \underline{\mathbf{V}}_{\mathbf{D}2} \tag{8-2-2}$$

A minimum diode current must be chosen to keep the diode in conduction, depending upon the diode characteristics. This current is then added to the required output current to set the requirement for the inverter current. Or:

$$\underline{\mathbf{I}}_{11} = \underline{\mathbf{I}}_0 + \underline{\mathbf{I}}_{D1} \tag{8-2-3}$$

$$\mathbf{I}_{22} \equiv \mathbf{I}_1 + \underline{\mathbf{I}}_{D2} \tag{8-2-4}$$

The maximum  $E_{0 \text{ (out)}}$  occurs when both  $V_{K1}$  and  $V_{D1}$  are maximum.

$$\overline{\overline{E}}_{0(\text{out})} = \overline{\overline{V}}_{K1} + \overline{\overline{V}}_{D1}$$
(8-2-5a)

$$E_{1 \text{ (out)}} = V_{K2} + V_{D2}$$
 (8-2-5b)

Where  $V_{D1}$  is determined at the maximum diode current of  $(\overline{I}_0 - \underline{I}_0 + \underline{I}_{D1})$ , and  $V_{D2}$  is determined at  $(\overline{I}_1 - \underline{I}_1 + \underline{I}_{D2})$ .

Considering the diodes as part of the load, the requirements for the inverter are:

 $\overline{I}_{11}$  must be available when  $e_0 = \underline{E}_0$ 

 $\overline{I}_{22}$  must be available when  $e_0 = \underline{E}_1$ .

The zener provides the level shift from input to output. To avoid saturation  $\underline{V}_{CB}$  should be set to insure a reverse biased collector junction. Quite simply then, the zener voltage is the difference between the input and output levels, plus a voltage to insure the proper  $\underline{V}_{CB}$ .

$$\underline{\mathbf{V}}_{\mathbf{Z}} = \overline{\mathbf{E}}_{0(\text{out})} + \overline{\mathbf{E}}_{1(\text{in})} + \underline{\mathbf{V}}_{\text{CB}}$$
(8-2-6)

For the on condition, the worst case occurs when  $I_{K1}$  is supplying a minimum of current and  $I_{11}$  is required to be a maximum. If  $I_C$  drops too low,  $I_{D21}$  must increase which reduces the available  $I_{11}$ . To guarantee that  $\overline{I}_{11}$  is available,

$$\overline{\mathbf{I}}_{11} = \underline{\mathbf{I}}_{K1} - \overline{\mathbf{I}}_{Z1} + \underline{\mathbf{I}}_{C}$$
(8-2-7)

or writing equation 8-2-7 in the notation of Figure 8-2-1:

$$\overline{I}_{11} = \frac{\underline{V}_{KK} - \overline{E}_{O (out)}}{\overline{R}_{K}} - \frac{\overline{V}_{CC} - \underline{V}_{Z} + \overline{E}_{O (out)}}{\underline{R}_{Z}} + \frac{\underline{V}_{EE} - \overline{V}_{BE} + \underline{E}_{1 (in)}}{\overline{R}_{E}} (8-2-8)$$

Also, when the transistor is on, a condition may occur where  $I_C$  increases to a maximum and  $I_{Z1}$  as determined by  $V_Z$  and  $E_O$  is at a minimum. In this case,  $I_{DZ1}$  could be too low to keep the zener in conduction. Thus, to guarantee  $\underline{I}_{DZ1}$ .

$$\underline{\mathbf{I}}_{\mathrm{DZ1}} = \underline{\mathbf{I}}_{\mathrm{Z1}} - \overline{\mathbf{I}}_{\mathrm{C}} \tag{8-2-9}$$

Again, using the notation of Figure (8-2-1a):

$$\underline{I}_{DZ1} = \frac{\underline{V}_{CC} - V_{Z} + \underline{E}_{O (out)}}{\overline{R}_{Z}} - \frac{V_{EE} - \underline{V}_{BE} + E_{1 (in)}}{\underline{R}_{E}}$$
(8-2-10)

From the off conditions shown in Figure 8-2-1b, a minimum  $I_{22}$  must be made available. In this case, all the current goes through the zener and it is always in conduction. The worst-case occurs when  $I_{Z2}$  is a minimum and  $I_{K2}$  is supplying a maximum current.

$$\overline{\mathbf{I}}_{22} = \underline{\mathbf{I}}_{Z2} - \overline{\mathbf{I}}_{K2} \tag{8-2-11}$$

Using the notation of Figure 8-2-1b:

$$\overline{\mathbf{I}}_{22} = \frac{\underline{\mathbf{V}}_{\mathrm{CC}} - \overline{\mathbf{V}}_{\mathrm{Z}} - \overline{\mathbf{E}}_{1 \text{ (out)}}}{\overline{\mathbf{R}}_{\mathrm{Z}}} - \frac{\overline{\mathbf{V}}_{\mathrm{KK}} + \overline{\mathbf{E}}_{1 \text{ (out)}}}{\underline{\mathbf{R}}_{\mathrm{K}}}$$
(8-2-12)

Equations 8-2-8, 8-2-10 and 8-2-12 can be solved simultaneously for the three resistors,  $R_E$ ,  $R_Z$  and  $R_K$  by matrix methods. The only transistor characteristic appearing is  $V_{BE}$ .

Summarizing the three equations and writing them in matrix form:

$$\begin{bmatrix} K_{11} & K_{12} & -K_{13} & \frac{1}{R_z} \\ K_{21} & -K_{22} & K_{23} \\ -K_{31} & K_{32} & K_{33} \end{bmatrix} \frac{1}{R_k} = \underline{I}_{DZ1}$$
(8-2-13)

where the following relationships apply:

$$\begin{split} & K_{11} = \frac{1}{1 + n_{RZ}} (\underline{V}_{CC} - \overline{E}_1 - \overline{V}_Z) & K_{23} = O \\ & K_{12} = O & K_{31} = \frac{1}{1 - n_{RZ}} (\overline{V}_{CC} + \overline{E}_O - \underline{V}_Z) \\ & K_{13} = \frac{1}{1 - n_{RK}} (\overline{V}_{KK} + \underline{E}_1) & K_{32} = \frac{1}{1 + n_{RE}} (\underline{V}_{EE} - \overline{V}_{BE} + \underline{E}_{1 (in)}) \\ & K_{21} = \frac{1}{1 + n_{RZ}} (\underline{V}_{CC} + \underline{E}_O - \overline{V}_Z) & K_{33} = \frac{1}{1 + n_{RK}} (\underline{V}_{KK} - \overline{E}_O) \\ & K_{22} = \frac{1}{1 - n_{RE}} (\overline{V}_{EE} - \underline{V}_{BE} + \overline{E}_{1 (in)}) \end{split}$$

 $E_1$  and  $E_0$  are output levels unless otherwise noted.

To determine a value of  $\overline{V}_{BE}$  an estimate of  $I_C$  is needed. An intuitive approach will be sufficiently accurate to obtain the estimate for  $I_C$  because the value used for  $\overline{V}_{BE}$  does not significantly affect the values required for the resistors. Assume that  $I_Z\approx I_{Z1}\approx I_{Z2}$  and  $I_K\approx I_{K1}\approx I_{K2}$ . When  $Q_1$  is on,  $I_C$  opposes  $I_{Z1}$  and allows a residual zener diode current to flow  $(I_{DZ})$ .  $I_{K1}$  must supply the load current and the zener current. Therefore:

$$\begin{split} I_{\mathrm{C}} &= I_{\mathrm{Z}} - I_{\mathrm{DZ}} \\ I_{\mathrm{K}} &= \overline{I}_{\mathrm{11}} + I_{\mathrm{DZ}} \end{split}$$

When  $Q_2$  is off,  $I_{K2}$  and  $I_{22}$  are supplied by  $I_z$ , that is

$$I_{z} = I_{\kappa} + \overline{I}_{22}$$

Combining these relations it is seen that

$$\mathbf{I}_{\mathrm{c}} = \mathbf{\overline{I}}_{11} + \mathbf{\overline{I}}_{22}$$

From experience with tolerances, it can be assumed that they will multiply the required value for  $I_c$ .

Three tolerance factors are involved:

- 1) The tolerance of the resistors  $(N_R)$
- 2) The tolerance of the power supplies  $(N_P)$
- 3) The tolerance of  $I_{K}$  and  $I_{Z}$  due to the shift of the output level from  $E_{1}$  to  $E_{0}$  (N<sub>V</sub>).

Using intuitive reasoning, an estimate of  $I_{\rm C}$  should contain an  $N_{\rm R}$  term for each of the three resistors, an  $N_{\rm P}$  term for each of the three power supplies and an  $N_{\rm V}$  term for both  $I_{\rm Z}$  and  $I_{\rm K}$ . Thus:

$$I_{C} \approx N_{VZ} N_{VK} N_{P}^{3} N_{R}^{3} (\overline{I}_{11} + \overline{I}_{22})$$
 (8-2-14)

Where

$$N_{VZ} = \frac{\overline{V}_{CC} - \underline{V}_{Z} + \overline{E}_{0}}{\underline{V}_{CC} - \overline{V}_{Z} - \overline{E}_{1}} \qquad N_{VK} = \frac{\overline{V}_{KK} + \overline{E}_{0}}{\underline{V}_{KK} - \overline{E}_{1}}$$
$$N_{P} = \frac{1 + n_{P}}{1 - n_{P}} \qquad N_{R} = \frac{1 + n_{R}}{1 - n_{R}}$$

 $(N_{\rm P} \text{ and } N_{\rm R} \text{ were assumed identical for each resistor and power supply in equation 8-2-14})$ 

Using equation 8-2-14 to find  $I_C$ ,  $V_{BE}$  can be found from the data sheet and then equation 8-2-13 can be solved for the resistor values.

The principles involved are illustrated in the following design example. The problem is formulated in much the same manner as for the saturated mode inverter. The design proceeds step-by-step from output to input.

TABLE 8-2-1 - CURRENT MODE INVERTER DESIGN EXAMPLE

Availai	ole Input Levels (vo	lts)	Requi	red Output Le	vels (volts)
	Min	Max		Min	Max
E <sub>0</sub> (+)	0.8	1.7	E <sub>0</sub> (+)	1.3	1.7
E, ()	0.8	1.7	E, ()	1.3	1.7
	L	OAD CURRENT R	EQUIREMENTS(mA)		
				Мах	Min
а	t Output Level E.		I <sub>0</sub>	5	0
а	t Output Level E		I,	8	0
	A	VAILABLE POWE	R SUPPLIES (voits)		
Min.		23, 8	+23.	8	Clamp supplies
Nom.		-24.0	+24.	0	to be determined
Max.		-24.2	+24.	2	
	AMBIENT	TEMPERATURE	OF INVERTER ENVIR	ONMENT	
		0°C 1	to 45°C		

8-2-2 — Design Example	
Step 1	1
State design requirements. Determine clamp supplies and select diodes to obtain minimum levels. $\underline{V}_{K1} = \underline{E}_0 - \underline{V}_{D1}$ $\underline{V}_{K2} = \underline{E}_{I} - \underline{V}_{D2}$ $\underline{V}_{D}$ must be found at $\underline{I}_{D}$ , a current to put operation over the "knee."	The design requirements are shown in Table 8-2-1. $\underline{I}_D = 2 \text{ mA}$ is suitable $\underline{V}_D = 0.596 \text{V}$ for a 1N3605 diode at 2 mA and 45°C $\underline{V}_{K1} = 1.3 - 0.596 = 0.704 \text{ V}$ $\underline{V}_{K2} = 1.3 - 0.596 = 0.704 \text{ V}$ Thus, for 1% regulation the nominal voltage for $V_{K1}$ and $V_{K2}$ would be 0.712V.
Step 2 $Determine the required current into the output network.$ $\bar{I}_{11}=\bar{I}_0+\underline{I}_{D1}$ $\bar{I}_{22}=\bar{I}_1+\underline{I}_{D2}$	2 $\bar{I}_{11} = 5 + 2 = 7 \text{ mA}$ $\bar{I}_{22} = 8 + 2 = 10 \text{ mA}$
Step 3 Determine maximum output levels $\tilde{E}_0 = \vec{V}_{K1} + \vec{V}_{D1}$ $\tilde{E}_1 = \vec{V}_{K2} + \vec{V}_{D2}$ $Use \ \tilde{I}_{D2} = \vec{I}_1 - \underline{I}_0$	$ \begin{split} 3 \\ \bar{I}_{D1} &= 5 - 0 = 5  \text{mA} & \text{from the diode} \\ \bar{I}_{D2} &= 8 - 0 = 8  \text{mA} & \text{characteristic,} \\ \bar{E}_0 &= .72 + .83 = 1.55 \text{V} & \overline{\nabla}_{D1} = 0.3 \text{V} \\ \bar{E}_1 &= .72 + .87 = 1.59 \text{V} & \overline{\nabla}_{D2} = 0.87 \text{V} \end{split} $

Step 4 Select a zener diode to establish $\underline{V}_{CB}$ $\underline{V}_{z} = \overline{E}_{0 \ (out)} + \overline{E}_{1 \ (in)} + \underline{V}_{CB}$ Select zener with $\underline{V}_{z}$ greater than or equal to calculated value.	4 $\underline{V}_{CB} = 1V$ will be used to avoid saturation and keep reasonable power dissipation and speed. $\underline{V}_{Z} = 1.55 + 1.7 + 1 = 4.25$ A 4.3V 5% tolerance zener will be used. $\therefore \overline{V}_{Z} = 4.52V$ and $\underline{V}_{X} = 4.18V$
Step 5 Estimate $\overline{I}_{C}$ $\overline{I}_{C} = N_{VK} N_{VZ} N_{P}^{3} N_{R}^{3} (\overline{I}_{11} + \overline{I}_{22})$ $N_{VK} = \frac{\overline{V}_{KK} + \overline{E}_{0}}{\underline{V}_{KK} - \overline{E}_{1}}$ $N_{VZ} = \frac{\overline{V}_{CC} - \underline{V}_{Z} + \overline{E}_{0}}{\underline{V}_{CC} - \overline{V}_{Z} - \overline{E}_{1}}$ $N_{P} = \frac{1 + n_{P}}{1 - n_{P}}$ $N_{R} = \frac{1 + n_{R}}{1 - n_{R}}$	Two examples, one using 5% tolerance resistors and one using 1% tolerance resistors are calculated. For convenience, the previously determined values are sum- marized below. $\overline{\nabla}_{CC} = \nabla_{KK} = \overline{\nabla}_{ER} = 24.2 \text{ V}$ $\overline{\nabla}_{CC} = \underline{\nabla}_{KK} = \underline{\nabla}_{ER} = 23.8 \text{ V}$ $\overline{\nabla}_{Z} = 4.52 \text{ V}, \underline{V}_{Z} = 4.18 \text{ V}$ $\overline{E}_{1} = 1.59 \text{ V}, \underline{E}_{1} = 1.3 \text{ V}$ $\overline{E}_{1} = 1.59 \text{ V}, \underline{E}_{1} = 1.3 \text{ V}$ $\overline{E}_{1} = 1.57 \text{ V}, \underline{E}_{0} = 1.3 \text{ V}$ $\overline{E}_{1} = 1.57 \text{ V}, \underline{E}_{0} = 1.3 \text{ V}$ $\overline{E}_{1} = 1.7 \text{ V}, \underline{E}_{1} (\text{in}) = 0.8 \text{ V}$ $\overline{I}_{12} = 10 \text{ mA}$ as obtained from load requirements $\overline{I}_{11} = 7 \text{ mA}$ as obtained from load requirements $\overline{I}_{11} = 7 \text{ mA}$ $\sum 3.3.8 - 1.59 = 1.16$ $N_{VE} = \frac{24.2 + 1.55}{23.8 - 4.52 - 1.59} = 1.215$



Step 7 Procedure Calculating values for the K terms	Solution 1 ( $n = .05$ )	Solution 2 (n $=$ .01)
$K_{11} = \frac{1}{1+n_{RZ}} \underbrace{(\underline{V}_{CC} - \overline{E}_1 - \overline{V}_2)}_{-}$	$\mathbf{K}_{11} = \frac{1}{1+.05}(23.8 - 1.59 - 4.52) = 16.85$	$\mathbf{K}_{11} = \frac{1}{1+.01} (23.8 - 1.59 - 4.25) = 17.5$
$K_{12} = 0$ $K_{18} = \frac{1}{1 - n_{RK}} (\overline{V}_{KK} + \underline{E}_1)$	$\mathbf{K}_{13} = 0$ $\mathbf{K}_{13} = \frac{1}{105} (24.2 + 1.59) = 27.3$	$\mathbf{K}_{12} = 0$ $\mathbf{K}_{13} = \frac{1}{(1+.01)}(24.2+1.59) = 26.1$
$\vec{K}_{21} = \frac{1}{1+n_{RZ}} \left( \vec{V}_{CO} + \underline{E}_0 - \overline{V}_Z \right)$	$\mathbf{K}_{21} = rac{1}{1+.05}$ (23.8 + 1.3 - 4.52) = 19.6	$\mathbf{K}_{21} = \frac{1}{1+.01} (23.8 + 1.3 - 4.52) = 20.35$
$K_{22} = \frac{1}{1 - n_{RE}} \bar{(V}_{EE} - V_{BE} + \bar{E}_{1 \ (in)})$	$\mathbf{K}_{22} = \frac{1}{105} (24.2 - 0.2 + 1.7) = 27.1$	$\mathbf{K}_{22} = \frac{1}{1+.01} (24.2 - 0.1 + 1.7) = 26.1$
$K_{23} = 0$	$K_{23} = 0$	$K_{23} = 0$
$\mathbf{K}_{31} = \frac{1}{1-n_{\mathbf{RZ}}} ( \overline{\mathbf{V}}_{\mathrm{CC}} + \overline{\mathbf{E}}_{\mathrm{O}} - \underline{\mathbf{V}}_{\mathbf{Z}} )$	$\mathbf{K}_{81} = \frac{1}{105} (24.2 + 1.55 - 4.18) = 22.7$	$\mathbf{K}_{31} = \frac{1}{101} (24.2 + 1.55 - 4.18) = 22$
$K_{32} = \frac{1}{1 + n_{RE}} (\underline{V}_{EE} - \overline{V}_{BE} + \underline{E}_{1\ (1n)})$	$\mathbf{K}_{32} = \frac{1}{1+.05} (23.8 - 0.75 + 0.8) = 22.8$	$K_{32} = \frac{1}{1+.01} (23.8 - 0.68 + 0.8) = 23.6$
$K_{33} = \frac{1}{1+n_{RK}} (\underline{V}_{KK} - \overline{E}_0)$	$\mathbf{K}_{33} = \frac{1}{1+.05} (23.8 - 1.55) = 21.1$	$\mathbf{K}_{33} = \frac{1}{1+.01} (23.8 - 1.55) = 21.95$

Current Mode Switching Circuits

Step 8 C2	8 Calculate R <sub>Z</sub> , R <sub>C</sub> , R <sub>K</sub>	s, R <sub>c</sub> , R <sub>K</sub>								
			Procedure				Solution	Solution 1 (n $= .05$ )		
	- K <sub>11</sub>	$\mathbf{K}_{12}$	- K <sub>13</sub>	R <sub>z</sub>	1 <sub>22</sub>	16.85	0		$ \mathbf{R}_{\mathbf{z}} ^{-1}$	[0]
	$\mathbf{K}_{21}$	— K <sub>22</sub>	$\mathbf{K}_{23}$	$\frac{1}{R_{E}}$	= I <sub>DZ</sub>	19.6	-27.1	0	$\frac{1}{R_{\rm E}} = \frac{1}{2}$	4
	$-K_{31}$	${ m K}_{32}$	K <sub>33</sub>	R <sup>L</sup>	I <sup>11</sup>	-22.7	22.8	21.1	R <sub>K</sub>	
	1							$R_z = 386\Omega$		
								$R_{E} = 580\Omega$ $R_{K} = 810\Omega$		
							Solution 2	Solution 2 ( $N_{\rm R}$ = .01)		
						[ 17.5	0	-26.1		10
						20.35	26.1	0	R <sub>E</sub>	4
						22	23.6	21.95	$\frac{1}{R_{\rm K}}$	7
						J	Ι	$R_z = 600\Omega$	1	1
							H	$R_{\rm E}=870\Omega$		
							R	$R_{K} = 1.36 K\Omega$		
Step 9	alculate <u>T</u>	9 Calculate T. and commare to the estimated T. in Sten 5	to the ectim	ated L_ i	n Sten 5					
)					Solution 1 (n $= .05$ )	n == .05)		Solution 2 (n $=$ .01)	(n = .01)	
	$I_c = V_{EE}$	$\overline{I}_{\rm C} = \frac{V_{\rm EE} - V_{\rm BE} + E_{\rm 1 \ (in)}}{R_{\rm E}}$	( <u>ii)</u>	I <sub>c</sub>	$=\frac{24.2+1}{(580)(.9)}$	$\bar{I}_c = \frac{24.2 + 1.7}{(580)(.95)} = 47 \text{ mA}$	<b>,</b>	$I_c = \frac{24.2 + 1}{520(.9)}$	$\overline{I}_{c} = \frac{24.2 \pm 1.7}{520(.99)} = 30.1 \text{ mA}$	
Both :	answers are	sufficiently cl	lose to the es	timate of	f Step 5 and 1	Both answers are sufficiently close to the estimate of Step 5 and thus, a calculation based upon this value for $ar{I}_c$ is unnecessary	on based upo	n this value fo	r I <sub>c</sub> is unnecess	ary.

#### SECTION 8-3 — CURRENT MODE FLIP-FLOP

Very fast flip-flops can be built using current mode operation. One method consists of using two zener-coupled inverters connected back-to-back with a common emitter resistor as shown in Figure 8-3-1. The circuit shown has operated at speeds up to 100mc. This circuit is an R-S flip-flop\* employing "pull down" transistors as trigger amplifiers. A relatively small voltage swing at either the set or the reset line causes a change of state in a few nanoseconds.

The zener diodes provide the level shift between input and output levels. Two output levels are available from this circuit depending upon which side of the zener is used as the output. Only the output level taken from the low impedance side of the zener diode will be regulated against zener voltage changes.

The triggering of this circuit proved to be somewhat tricky because the change of state is very rapid. It was necessary to use trigger peaking circuits as shown in the test circuit of Figure 8-3-2. The Schmitt trigger which supplies the trigger is discussed in Section 8-6 of this chapter. The 50 mc output waveform and the set input from the peaker are shown in Figure 8-3-3.



Figure 8-3-1 — 100 MC Current-Mode Flip-Flop

<sup>\*</sup>R-S flip-flop refers to a flip-flop which is "reset," that is, the output is a "0," when a "1" is applied to the reset input. Similarly a "1" applied to the set input, sets the output to a "1."






100mc

Figure 8-3-3 — Output and "Set" Waveforms for 100 mc Flip-Flop

#### 8-4 — ASTABLE MULTIVIBRATOR

A fast rise astable multivibrator results from the current mode circuit shown in Figure 8-4-1. Placing the timing capacitor in the emitter greatly improves the output waveform compared to a conventional saturated mode circuit because the recharge voltage across the timing capacitor does not appear at the output.

The circuit is designed so that two quasi-stable states exist. Operation is similar to that of the current mode flip flop in that a constant current is switched between  $Q_1$  and  $Q_2$ .  $V_{EE}$  and resistors  $R_{E1}$  and  $R_{E2}$  are chosen so that they represent current sources of  $I_1$  and  $I_2$  respectively. The voltage change across the capacitor is small. Examine Figure 8-4-2 at time  $T_0$  when  $Q_1$  is off and  $Q_2$  is on. The emitter current of  $Q_2$  is composed of the current ( $I_2$ ) through  $R_{E2}$  plus the current ( $I_1$ ) through  $R_{E1}$  which flows through the capacitor. As the voltage builds up across C, the emitter of  $Q_1$  becomes more positive which decreases the off bias on  $Q_1$ . When the voltage across the base-emitter junction of  $Q_1$  reaches  $V_{TF}$ ,  $Q_1$  begins to conduct. Conduction of  $Q_1$  results in a change of its collector voltage which tends to turn off  $Q_2$ . Regeneration commences which rapidly turns off  $Q_2$  and turns on  $Q_1$ .

The regeneration time is so short that the capacitor voltage does not change. Because of the shift in the dc level at the emitter of  $Q_2$  as a result of the change of state, the voltage on C is of a polarity to place an off bias on  $Q_2$ . The current through  $R_{E1}$  now charges the capacitor and the next half cycle commences.

Note that the capacitor never recharges in the same sense as with the saturated mode circuit, but has a sawtooth waveform. The use of only one capacitor also eliminates the starting problem, common with the saturated mode circuits. It is impossible for both transistors to be in the same state.

**DESIGN GUIDES:** The load can form part of the collector resistance if the load is a constant resistance. A variable load should not be used because it affects the off bias which changes timing.



Figure 8-4-1 — Emitter Timed Astable Multivibrator

# Current Mode Switching Circuits





The purpose of the cross coupling network is to provide the proper level at the base so that the transistors can never enter the saturation region and to provide a sufficient off bias for good timing stability. For good on current stability, the current through  $R_B$  and  $R_K$  should be large compared to the maximum base current required by a transistor.

The voltage swing  $(v_c)$  across the timing capacitor is approximately equal to  $V_{OB}$  which in turn is slightly less than the output voltage swing  $e_o$ . The values of  $R_K$  and  $R_B$  determine  $V_{OB}$ , which must be limited to a voltage less than  $BV_{EBO}$  of the transistor but should not be too low otherwise the timing will be sensitive to changes in  $V_{TF}$ .

The voltage at the emitter must change by  $V_{OB}$ , and some minimum  $V_{CB}$  is required to avoid saturation. To make  $I_1$  and  $I_2$  appear as current sources then the condition:

$$V_{EE} \gg V_{OB} + V_{CB} + V_1$$
 (8-4-1)

must be met.

All things considered, a reasonable value for  $V_{OB}$  is 2 volts. Having selected  $V_{OB}$  the ratio of  $R_K$  and  $R_B$  can be chosen, keeping in mind that the sum of  $R_B$  and  $R_K$  should be such that the current through them is large compared to the base current. With these constraints, suitable values for  $R_B$  and  $R_K$  may be found.

Assuming the currents  $I_1$  and  $I_2$  are nearly constant the timing is given by

$$\Gamma_1 \approx \frac{CV_{OB}}{I_2} \tag{8-4-2}$$

$$T_2 \approx \frac{CV_{OB}}{I_1}$$
(8-4-3)

The emitter current is given by

$$I_{\rm E} \equiv I_1 + I_2$$
 (8-4-4)

The sag in the output waveform  $(v_{C2})$  as shown on Figure 8-4-2 occurs because the current  $I_1$  does not remain absolutely constant as the capacitor charges. Since  $T_1$  is shorter than  $T_2$ ,  $I_1$  is greater than  $I_2$ . Therefore, slight changes in  $I_1$  are noticeable at the output of  $Q_2$ , as the sum of  $I_1$  and  $I_2$  flow through it when on. Conversely, slight changes of  $I_2$  are not noticeable at the output of  $Q_1$ .

Figure 8-4-3 shows the output of  $Q_1$  using the circuit of Figure 8-4-1. The 6nS transition times illustrated cannot be attained with conventional astable multivibrators.



Time Scale 20nS / Division

Figure 8-4-3 — Output Waveform of Astable Multivibrator

#### SECTION 8-5 — CURRENT MODE MONOSTABLE MULTIVIBRATOR

In the astable multivibrator, a capacitor connected between the emitters provides the timing mechanism. If one side of the capacitor is returned to ground instead of to an emitter, a current mode monostable multivibrator results. A circuit using this idea is shown in Figure 8-5-1.

In this circuit, diode  $D_1$  is used to set a reference voltage for the emitter of  $Q_1$ . Since the emitter of  $Q_2$  does not have a reference voltage, it is on in the stable state. The pertinent waveforms are shown in Figure 8-5-2. A trigger signal applied to the base of  $Q_2$  turns it off, and its collector voltage rises. This change in voltage is coupled to the base of  $Q_1$  causing regeneration which results in a rapid change of state for the transistors. When  $Q_1$  is on, a reverse bias is placed on the base of  $Q_2$ . Timing starts as  $C_D$  charges through the emitter resistor of  $Q_2$  toward 24 V and continues until  $C_D$  has charged to a voltage such that  $Q_2$  becomes forward biased. As  $Q_2$  conducts, its collector voltage changes and regeneration quickly turns  $Q_1$  off bringing  $e_0$  to ground. Then,  $C_D$  discharges through the base-emitter follower in discharging  $C_D$ , however, the time constant involved in discharging  $C_D$  is large. The repetition rate is limited by the recovery time of the capacitor and in this case the recovery time is almost comparable to the timing interval. Maximum repetition rate for the circuit of 8-5-1 is 1 mc.



Figure 8-5-1 — Emitter-Timing, Current-Mode Monostable



Figure 8-5-2 — Emitter Timing, Current Mode Monostable

Another type of monostable multivibrator can be created by using a common emitter resistor and supplying one side with base current to hold it on as shown in Figure 8-5-3. Current through  $R_B$  holds diode  $D_1$  in conduction and base current to hold  $Q_2$  on is borrowed from the diode. The zener diode and associated coupling network are chosen so that  $Q_1$  is biased off.



Figure 8-5-3 - Base Timing Current Mode Monostable



Figure 8-5-4 — Base Timing Current Mode Monostable

Operation is analogous to the saturated mode monostable circuit. As can be seen from the waveforms in Figure 8-5-4, application of a trigger turns  $Q_1$ on causing its collector voltage to drop. This drop is coupled through the large timing capacitor, which appears as a short to the transient, to the base of  $Q_2$  turning  $Q_2$  off and regeneration causes a rapid change of state. Timing begins as  $C_D$  charges through  $R_B$ , and ends when  $Q_2$  starts to conduct. A slight conduction of  $Q_2$  causes regeneration to begin, thus returning conditions to those of the stable state. Diode  $D_2$  and the 6V supply limit the voltage appearing across  $C_D$  and thus prevents excessive reverse emitter junction voltage from being applied to  $Q_2$  when this voltage appears at its base during the timing cycle.

Recovery of this circuit is fast because the charge current is equal to the collector current of  $Q_2$  and the voltage waveform during recovery is a clipped exponential due to the clipping action of diode  $D_2$ . Thus, charging is linear and only a small fraction of the RC charging time constant. The duty cycle of this circuit can be as high as 80%. In this regard, the base timing monostable is a better performing circuit than the emitter timing circuit previously described.

These designs have the advantage of being sensitive to small trigger signals but insensitive to level. Noise is not a problem, however, as trigger level may be set well above any noise level. Regeneration is extremely swift in these circuits resulting in very fast rise and fall times.

#### SECTION 8-6 - CURRENT MODE SCHMITT TRIGGER

As shown on Figure 8-6-1, a current mode Schmitt Trigger can be constructed from a simple inverter stage where the input reference voltage of one stage depends upon the collector voltage of the preceding stage. The second inverter is isolated from the input voltage and only responds to changes which are large enough to cause regeneration which results in a change of state.

Since the base voltage on  $Q_1$  determines the states of  $Q_1$  and  $Q_2$ , the bias potentiometer serves as a sensitivity-symmetry control. Variations in the nominal zener diode voltage will require trimming this adjustment. The zener coupling method used in the inverter of Section 8-1 could be employed to render the circuit insensitive to shifts in zener diode voltage. The zener diode is kept in conduction at all times by  $R_6$ . Resistor  $R_4$  supplies a constant current into the 100 ohm output load so that the output levels are shifted to +1 volt and -1 volt from the levels of 0 and -2 volts, which would otherwise result. The shift in levels is often needed to properly trigger gates and flip-flops.

Using 2N2258 transistors, rise and fall times are 2 and 3 nS respectively, at a 50 mc input frequency. Figure 8-6-2 shows the output waveforms under different loading conditions. The rise and fall times with capacitive loading are governed primarily by the R-C time constant of the load; that is,  $t_r = t_f = 2.3 R_L (C_L + C_{ob})$ , where  $C_L$  is the load capacitance.



Figure 8-6-1 — 50 mc Current Mode Schmitt Trigger

#### TIME SCALES VERTICAL-1v/DIV HORIZONTAL -5nS/DIV



REPETITION FREQUENCY 50mc

Figure 8-6-2 — Output Waveforms of Current Mode Schmitt Trigger

#### CHAPTER 9

# Avalanche Mode Switching

In conventional saturated mode or current mode transistor circuits, operation in the avalanche region has to be carefully controlled if latch-up is to be avoided. Under some conditions, operation in the avalanche region may even result in permanent damage to the device.

However, avalanche mode operation can provide extremely high switching speeds and is capable of producing a current output far in excess of that obtained from conventional circuits. This chapter discusses some of the considerations for avalanche mode operation, reviews behavior of transistors in the avalanche region, and presents some useful circuits.

Avalanche multiplication occurs in reverse-biased PN-junctions as a result of impact ionization produced by mobile charge carriers. The process — similar to Townsend breakdown in gases — may be visualized as follows:

An electron, thought of classically as a charged particle, moving through the crystal lattice in the depletion region of the junction, gains energy as it is accelerated by the electric field across the junction. Eventually it collides with one of the atoms of the lattice and, if it has gained sufficient energy prior to the collision, may disrupt the atomic bonds and release an electron by impact ionization. In so doing, it also releases a hole; there are now three charged particles, each of which may participate in one or more ionizations. Thus, an *avalanche* of charged particles is produced and a large current flows through the junction.

A multiplication factor (M) is defined as the number of hole-electron pairs produced per carrier entering the depletion layer. The analytical expression is extremely complex but Miller<sup>1</sup> has found that the behavior of M with reverse junction voltage can be approximated by

$$M = \frac{1}{1 - (V/V_B)^m}$$
(9-1)

where V is the reverse junction voltage,  $V_B$  is a critical voltage at which M becomes infinite and is called the *breakdown voltage*, and m is a constant whose value is determined by the type of semiconductor material. A plot of M vs. V/V<sub>B</sub> is shown in Figure 9-1.

In the PN-junction, the ionizing carriers are thermally generated, however conditions necessary for avalanche multiplication can also be produced in the reverse-biased collector junction of a transistor where carriers are injected as well as thermally generated. Since the carriers injected into the collector depletion region can be controlled by the emitter and base currents, it might be anticipated that avalanche behavior in a transistor would be much more interesting than that of a single junction.



Figure 9-1 Avalanche Multiplication Factor (M)

## 9-1 — Static Characteristics of the Avalanche Region

The general behavior of a transistor when collector avalanche effects are considered can be found by simply incorporating the multiplication factor M into the general transistor equation. That is:

$$I_{\rm C} \equiv M \left( \alpha I_{\rm E} + I_{\rm CB} \right)$$

where  $I_{CB}$  is the bulk reverse diffusion or charge generation current excluding multiplication effects. The surface current has been neglected.

Substituting  $I_E = I_C + I_B$  and simplifying

$$I_{\rm C} = \frac{M}{1 - \alpha M} (I_{\rm CB} + \alpha I_{\rm B})$$
(9-2)

In Chapter 3, it was shown that entrance into the avalanche region occurs when  $_{\alpha}M$  is greater than unity in which case  $V_{CB}$  must exceed  $V_{\alpha M}$  (the voltage where  $_{\alpha}M = 1$ ). If  $I_{C}$  is to be larger than  $I_{CB}$ ,  $I_{B}$  must be negative in order to satisfy equation 9-2.

Substituting Miller's equation 9-1 into 9-2 and assuming  $V_{CB}\approx V_{CE}$ 

$$I_{\rm C} = \frac{I_{\rm CB} - \alpha I_{\rm BR}}{1 - \alpha - (V_{\rm CE}/V_{\rm B})^{\rm m}}$$
(9-3a)

Solving for the collector voltage  $V_{CE}$ 

$$\mathbf{V}_{\rm CE} = \mathbf{V}_{\rm B} \left\{ 1 - \alpha + \alpha \left[ \frac{\mathbf{I}_{\rm BR}}{\mathbf{I}_{\rm C}} - \frac{\mathbf{I}_{\rm CB}}{\alpha \mathbf{I}_{\rm C}} \right] \right\}^{1/m}$$
(9-3b)

where  $I_{BR}$  is understood to be the magnitude of the negative base current.

Since the base current is in the reverse direction and the emitter current is in the forward direction, the collector current can never be less than the base current, i.e.:  $I_C = I_{BR} + I_E$ .\* When  $I_C$  becomes large compared to  $I_{BR}$  and  $I_{CB}$ , \*That is, equation 9-3 is not valid when the emitter becomes reverse biased by any significant amount as the emitter reverse currents have been neglected in this analysis. observe that  $V_{CE}$  becomes

$$V_{CE} = V_B [1 - \alpha]^{1/m}.$$
 (9-4)

This relationship was derived in Chapter 3 (equation 3-16a) for the case when  $\alpha M = 1$ ; the voltage at this point was defined as  $V_{\alpha_M}$ . Therefore, regardless of conditions at the base, the collector voltage of a transistor, which is on in the avalanche mode, approaches  $V_{\alpha_M}$  when  $I_C$  is high. Thus,  $V_{\alpha_M}$  becomes a significant voltage for avalanche mode operation.

 $V_{\alpha_M}$  is not constant with current because both  $\alpha$  and m are current sensitive. Usually,  $\alpha$  rises to a peak at a moderate current level giving a dip in a plot of  $V_{\alpha_M}$  vs. current. Also, m increases (that is, multiplication decreases) as current level increases due to depletion layer widening effects. These effects explain the typical behavior of  $V_{\alpha_M}$  as shown in Figure 9-2.



Figure 9-2 Typical V<sub> $\alpha_M$ </sub> Behavior with Emitter Current

From equation 9-3b, when  $I_{BR} = I_C$  observe that  $V_{CE}$  approaches  $V_B$  as  $I_C$  is increased. The condition where  $I_{BR} = I_C$  corresponds to a slight reverse bias voltage ( $\phi_{TR}$ ) on the base(previously given in equation 3-11) in order to keep  $I_E$  zero. For this special case, from equation 9-2, by setting  $I_C = I_B$ :

$$\mathbf{I}_{\mathrm{C}} \equiv \mathbf{I}_{\mathrm{B}} \equiv \mathbf{M} \ \mathbf{I}_{\mathrm{CB}}$$

This equation defines the conditions at the off point. The point where the collector current as given by equation 9-3a intersects the M  $I_{CB}$  curve indicates the point where the emitter begins to inject.

A particularly interesting condition occurs when  $I_{BR} \equiv I_{CB}/\alpha$ . Then for  $I_C > I_{CB}$ ,  $V_{CB} \equiv V\alpha_M$ .

Avalanche Mode Switching



Figure 9-3 Theoretical Plot of Transistor Output Characteristics in the Avalanche Region

Behavior in the avalanche region, as represented by equations 9-3a and b, is plotted in Figure 9-3 for the case where m = 3.7 (a typical measured value for the 2N705). Actual devices closely approximate this behavior. The chief departures arise because of the variations of m and  $\alpha$  with current as previously discussed. The relative ratios of  $V_{\alpha_M}$  to  $V_B$  and the shape of the curves would vary slightly with changes in  $\alpha$  and m due to the different device structures.

The heavy line corresponds to the case of zero emitter current where  $I_C = I_{BR} = MI_{CB}$ . Notice that the transistor exhibits a high negative resistance at the point of emitter injection. The incremental avalanche resistance ( $r_A = dV_{CE}/dI_C$ ) is negative when  $I_C > I_{BR}$  and decreases at a given  $I_C$  as  $I_{BR}$  increases. For large values of  $I_C$ ,  $V_{CE}$  approaches  $V_{\alpha M}$  and  $r_A$  approaches zero. For  $I_{BR} = I_{CB}$ , as the curve shows,  $V_{CE}$  is always slightly greater than  $V_{\alpha M}$  for any  $I_C > I_{CB}$ .

## 9-2 — Transient Characteristics

An incremental model of a transistor operating in the avalanche mode can be developed in order to investigate its stability and operating points in circuits. The nature of this model can be qualitatively deduced by considering the effects of differential currents (i) and voltages (v). The incremental resistance  $r_A$  was defined as dv/di at a given operating point. In addition a capacitive effect is evident because during transient conditions the amount of stored charge is changing. This changing stored charge can be accounted for in a model by an incremental capacitance  $C_A$  which is defined as dq/dv.

Assume the operating point is located at Point A on Figure 9-3 and a negative increment of voltage  $\triangle v$  is applied to the terminals. This is accompanied by an increase of current  $\triangle i$ . Assume effects of  $C_{ob}$  are negligible, then to produce this increase of current  $\triangle i$ , the stored charge must increase an amount  $\triangle q$ .

Therefore,

$$\mathbf{C}_{\mathbf{A}} = \frac{\Delta \mathbf{q}}{\Delta \mathbf{v}} = - \left| \frac{\Delta \mathbf{q}}{\Delta \mathbf{v}} \right|, \tag{9-5}$$

which is a negative value throughout the negative resistance region. If Point A is moved into a region of higher current, the same  $\triangle v$  is accompanied by a larger  $\triangle i$ . This means that  $C_A$  approaches minus infinity as  $I_C$  increases. Also, as Point A is moved to the very low current range the same reasoning reveals that  $C_A$  approaches zero.

In Chapter 5 it was shown that the change in charge required to change  $I_C$  by a small amount was given by:

$$\Delta \mathbf{q} = \Delta \mathbf{i} \left( \frac{1}{\omega_{\tau}} + \frac{\Delta \mathbf{v}}{\Delta \mathbf{i}} \mathbf{C}_{ob} \right)$$
(9-6)

Substituting 9-6 into 9-5 we have

$$C_{A} = \frac{\bigtriangleup i}{\bigtriangleup v} \frac{1}{\omega_{\tau}} + C_{ob}$$

but,  $\Delta v / \Delta i$  is the negative resistance  $r_A$ , therefore,

$$C_{A} = -\left(\frac{1}{r_{A}\omega_{\tau}} - C_{ob}\right). \tag{9-7}$$

Thus, when the collector capacity is included in the expression for  $C_A$  it is found that:

$$\begin{array}{ll} \text{at high } I_C, r_A \to 0 & \therefore C_A \to -\infty \\ \text{at low } I_C, r_A \to \infty & \therefore C_A \to C_{ob}. \end{array}$$

Similar reasoning will show that both  $r_A$  and  $C_A$  are positive on the  $I_E \equiv 0$  line.

Since the differential change of terminal current accompanying a differential change of voltage is the sum of changes occurring in the resistance and capacitance, the equivalent circuit takes the form of  $r_A$  and  $C_A$  in parallel as shown in Figure 9-4.

In summary then, the salient features of operation in the avalanche region are:

1.  $V_{\alpha_M} < v_{CE} < V_B$ 

2. Negative nonlinear output resistance

measured between collector and emitter terminals

3. Negative nonlinear output capacitance ) terminals



Figure 9-4 Equivalent Circuit of a Transistor in the Avalanche Region with Resistive Load

# 9-3 — Operation of a Single Transistor Circuit

Operation in the avalanche mode is regenerative, as inferred by the presence of the negative resistance. The regenerative behavior can be understood by means of a qualitative example. Consider a single transistor biased as shown in Figure 9-5a. Here the available reverse base current is constant at about 1 mA, and the collector supply voltage is approximately  $V_B$ . The emitter junction is slightly reverse biased, and the transistor operating point is at D as shown in Figure 9-5b. The multiplication factor M of the transistor is large since  $V_C$  is close to  $V_B$ .

Assume for simplicity that a small amount of current is injected into the emitter (by means not illustrated on the figure), causing the emitter junction to become forward biased. When the injected current reaches the collector, it is multiplied by M. However, the base current is held constant; therefore, the increase of collector current results in a similar increase of emitter current since the  $V_{CC}$  supply cannot store current. This regenerative process continues; as the current builds up, the collector voltage decreases which in turn decreases M: the build up proceeds more slowly until an equilibrium condition is reached, at the operating point A, where regeneration is no longer possible. The operating point will remain at A until some external trigger is applied to cause it to move back to D. Thus, the single transistor circuit of Figure 9-5a exhibits bistable operation, moving regeneratively from D to A and from A to D in response to an externally applied trigger.

Let us examine this process in more detail. In general there are three points of intersection of a load line with the transistor characteristic, (A, B and D on Figure 9-5b). It is helpful to investigate the potential stability of these points.

The stability of a static operating point can be found by representing the circuit by its incremental model and finding its natural frequencies. If any natural frequencies correspond to a growing transient, the operating point is unstable because any disturbing signal will grow with time. This will cause operation to move in the direction of the disturbing signal until a stable point is found. Conversely, a stable point is one whose natural frequencies correspond to decaying transients.

Using pole-zero-theory, the natural frequency of the transistor circuit is found by inspection of Figure 9-4 to be:

$$S = -\frac{g+G}{C_A}$$
(9-8)

where  $g \equiv 1/r_A$  and  $G \equiv 1/R_L$ 

As long as S is negative, the pole is located in the left hand of the complex S plane and operation is stable. Clearly then on the  $I_E = 0$  curve, where both g and  $C_A$  are positive, operation is always stable, an obvious conclusion. However, in the region where  $I_C > M I_{CB}$  both g and  $C_A$  are negative. Therefore, in order to make S negative |G| < |g|. In terms of resistance

 $R_L > r_A$  for a stable point

 $R_L < r_A$  for an unstable point.

Obviously the point where  $R_L = r_A$  (i.e.:  $1/R_L$  is just tangent to the transistor characteristic curve) is the boundary between stable and unstable points. At Point A,  $R_L > r_A$  and Point A is stable while at Point B,  $R_L < r_A$  and Point B is unstable. The characteristics of the avalanche region are typical of a group



Figure 9-5a Basic Bistable Circuit Biased for Avalanche Operation



VCE, COLLECTOR - EMITTER VOLTAGE

Figure 9-5b Load Line for the Basic Bistable Circuit

of negative resistance devices which are called open circuit stable devices. That is, they are stable at any point under conditions where  $R_L \rightarrow \infty$ .

Switching time is fairly independent of load resistance due to the peculiar inter-relationship<sup>2</sup> of the functional behavior of  $C_A$  and the v-i characteristic.

Consider how current must build up to move operation from Point D to Point A, which is the rise time. The trigger circuit causes injection of an amount (c) of carriers from the emitter into the base, which reach the collector depletion region after a transit time T<sup>\*</sup>. Multiplication occurs and Mc carriers leave the collector. However, all carriers (since the base current is constant) that leave the collector must flow into the emitter. These Mc carriers again flow across the base, after another interval T they are multiplied and M<sup>2</sup>c carriers leave the collector. Thus, a regenerative build-up occurs, its rate depending upon the transit time T and M.

 $^*T \approx 1/\omega_{\tau}$ 



VCE, COLLECTOR - EMITTER VOLTAGE

Figure 9-6 Voltage-Current Characteristic Curves and Load Lines in the Avalanche Region

As the switching interval is first initiated, because  $v_{CE}$  is high, M is large, and T is at its smallest value since the base width is at its narrowest.

Therefore, regeneration proceeds quite rapidly. However, as  $v_{CE}$  approaches  $V_{\alpha_M}$ , T has decreased somewhat and M is only slightly greater than unity. This causes the rate of rise to become progressively less as  $v_{CE} \rightarrow V_{\alpha_M}$ . The overall result is an approximately exponential response time.

A mathematical expression for rise time is extremely complex<sup>2</sup> and of doubtful value for the circuit designer. Measured values for a 2N705 transistor are typically 40nS which is approximately 30 T.

The decay of current which moves operation from A to D— the fall time interval — is the inverse of the current build up. Accordingly the switching response from A to D is characterized by a large delay and slow initial rate of rise, since M is small initially.

The action of the simple avalanche circuit, can now be reviewed, giving more attention to the details. Referring to Figure 9-6 assume operation is initially at Point A where  $I_{BR} = 1$ mA. In order to trigger the circuit a situation must be produced where  $r_A > R_L$ . This can be accomplished in two ways:

1. The base current could be lowered causing the operating point at Point

A to become unstable ( $R_L < r_A$ ). Once operation is in the negative resistance region, base current could be restored to 1 mA, in which case the only stable operating point is at B. However, if the trigger is still present at the end of the switching time, then operation will be at B'.

2. Collector voltage could be increased causing the load line to shift to A". At this point  $R_L < r_A$  and the circuit will trigger. The stable point would again be at B with the trigger removed or at B" with the trigger present.

In order to turn the transistor off to Point A, the condition  $R_L < r_A$  must again be produced. This can be accomplished by the inverse of either of the methods used initially. That is  $I_{BR}$  could be increased, which would move the operating point to D' or  $V_{CC}$  could be lowered which would move the operating point to D". D' and D" are unstable points which would cause the circuit to trigger in the direction of the disturbance, i.e.,: back to Point A.

The operating path which the circuit follows must always lie on the load line. The difference in current between load line and v-i characteristic is the current which flows into the device capacitance. This, of course, assumes that the device can be represented by a single non-linear resistance in parallel with a non-linear capacitance.

# 9-4 — General Circuit Design Considerations

**BIASING:** The previous discussion has shown that the switching speed is determined in part by the value of M. It follows then that  $V_{CE}$  at the off point should be very close to  $V_B$ . That there is an optimum value for  $I_C$  to produce maximum M can be deduced by the following reasoning:

For  $I_C \equiv I_{CB}$ , (i.e.:  $I_D + I_G$ ),  $M \equiv 1$  and the collector voltage is small, as is the collector dissipation. As  $I_C$  increases,  $I_{CB}$  is approximately at its ambient temperature value; thus M increases. As  $I_C$  is further increased, making  $v_{CE}$  approach  $V_B$ , the dissipation rapidly increases, and the heating of the junction causes  $I_{CB}$  to increase. Eventually, the percentage change of  $I_C$  will be less than the percentage increase of  $I_{CB}$  which it causes; thus M decreases. An approximate analysis<sup>3</sup> indicates that the optimum bias current required to produce maximum M is

$$I_{\rm C} (\text{opt.}) = \frac{kT_{\rm A}^2}{E_{\rm g} \,\theta V_{\rm B}} \tag{9-9}$$

and

$$M (max.) = \frac{I_C (_{opt})}{e (I_{CBA})}$$
(9-10)

where

k is Boltzmann's constant (8.63 x 
$$10^{-5}$$
 ev/°K)

E<sub>g</sub> is the gap energy for the semiconductor material
 (0.72 electron-volt for germanium and 1.1 electron-volt for silicon at 300°K — Room Temperature)

- $\theta$  is the thermal resistance in degrees C per watt
- T<sub>A</sub> is the ambient temperature in degrees Kelvin
- $\mathbf{L}_{CBA}$  is the bulk current at the ambient temperature
  - e is the Naperian base 2.718.

For a 2N705 transistor the optimum current calculates to be about 1 mA.

**TRIGGERING:** In the previous discussion it was shown that there are two basic methods of triggering; the base current can be lowered (i.e. biased more toward the forward direction) or the collector voltage can be increased. This section will show that the second method — collector triggering — is preferable from transient considerations<sup>4</sup>.

If the base is triggered it is found that several difficulties arise. Long unpredictable delays ranging from 10 to 100 nanoseconds occur and the amplitude of the trigger pulse affects the output pulse waveshape. These problems are due mainly to two factors:

1. The most significant factor arises because the trigger lowers the collector-base voltage by an amount equal to the trigger amplitude, which results in a decrease of M. The decreased M considerably reduces circuit speed. (In this manner the trigger opposes the regenerative action.)

2. The emitter-base input capacitance  $(C_{ib})$  must be charged through the base spreading resistance or lateral base resistance  $r'_{B}$ , which is fairly high because the high collector voltage causes the base width to be narrow. This effect is variable among transistors of the same type and is most severe in alloy type transistors. (See Chapter 1).

Conversely, collector triggering results in distinct advantages.

1. The trigger signal increases the collector to base voltage thus increasing multiplication.

2. The multiplied collector current flows into  $C_{\rm ib}$  through a very small transverse base and collector resistance (approximately  $R_F$  — see Chapter 4) which causes rapid charging of this capacitance.

The resulting delay is found to be nearly independent of transistor type and to be of the order of a few nanoseconds.

**SELECTING TRANSISTORS:** From the discussions so far, it is clear that  $V_B$  and  $V\alpha_{M}$  determine a great many of the characteristics of avalanche mode circuits. It follows that if avalanche mode circuits are to be built that do not need to be tailored to fit each transistor, a device type with a very close distribution of  $V_B$  and  $V\alpha_{M}$  must be chosen. The transit time (T) must also be small for fast switching times. Most standard mesa switching transistors fulfill these requirements. The 2N705 is used in the circuits in this chapter.

# 9-5 — Avalanche Mode Circuits

Single transistor avalanche mode circuits are not particularly satisfactory. As has been pointed out for the resistive load circuit, rise time is long (30 T) and a long delay precedes switching from the on to off state. To minimize this delay a large turn-off pulse is required. An R-C circuit can be built to produce monostable operation, but the pulse shape is not rectangular and is difficult to control. The rise time, however, is much faster, on the order of 5T, because of the capacitive load<sup>2</sup>.

Bistable operation has not proven practical. A single transistor circuit is slow and requires triggers which differ in polarity. A two transistor bistable circuit has been constructed which illustrates the remarkable speed attainable with avalanche mode circuits, but since it must be direct current coupled, the biasing problems introduced make the circuit unattractive. Avalanche mode circuits find their greatest appeal in the generation of rectangular pulses. The single transistor circuit when used with a delay line provides a useful pulse shape because the delay line provides a substantial turn-off pulse. In general though, two transistors are needed; the circuit is arranged so that at least one device is operating with high M during the switching interval and so that the other device produces a large turn-off pulse. This technique greatly enhances circuit speed.

The circuits to be described were developed in the Engineering Research Laboratories at the University of Arizona under a contract agreement with Motorola. Since no products are specified for worst-case avalanche mode operation, no attempt has been made to design the circuits on a worst-case basis.

The circuits should be of interest as they illustrate good design practice and have proven to be quite workable. The only transistor characteristics having major influence upon performance are  $V_B$  and  $V_{\alpha_M}$ . In a Delay Line Generator, the pulse amplitude is determined by  $(V_B - V_{\alpha_M})$  and the duration is controlled by the delay line. In a high current monostable circuit, pulse width control is relatively independent of  $(V_B - V_{\alpha_M})$ . However, the amplitude is determined by  $(V_B - V_{\alpha_M})$ . This circuit is useful for the generation of large current pulses into a low impedance load. In a low level monostable circuit, very fast rise times are featured but the pulse duration, rather than the amplitude, is determined by  $(V_B - V_{\alpha_M})$ .

**DELAY-LINE PULSE GENERATOR:** An effective circuit for generating either positive or negative pulses with controllable pulse amplitude and duration can be obtained by the use of a single transistor operating in the avalanche mode in conjunction with a delay line. The circuit is, in many respects, analogous to the familiar gas-tube pulse generator. The basic circuit of such a pulse generator is shown in Figure 9-7.

In this circuit, the output voltage is positive, however, negative voltage can also be obtained, if the load  $R_{\rm L}$  is placed in series with the emitter-to-ground connection.



Figure 9-7 Delay Line Pulse Generator



Figure 9-8 Static Characteristics of Delay Line Generator

Circuit Operation: Assume that initially the operating point is at A on Figure 9-8. The resistance  $R_{c}$  in conjunction with the bias supply  $V_{cc}$  charges the delay line, which behaves essentially as a capacitive load during the off-cycle, toward the supply voltage. When a critical voltage  $V_F \approx V_B$  (as determined by  $I_B$  and  $I_C$ ) is reached, the emitter begins to inject and the transistor exhibits a negative resistance which causes regeneration. During the regenerative transient the current through  $R_c$  can be neglected. The delay line appears to be a resistance equal to its characteristic impedance Z<sub>o</sub>, thus the operating point moves to Point C. Figure 9-9 illustrates circuit condition at this point. The switching transient generates a positive transient on both the line and the load. When the transient on the line reaches the open end, it is reflected without a change of polarity. When it returns to the collector, it increases the voltage across that end of the line; since the line and load are in series with the fixed source of  $V_{\alpha_M}$ , this results in a reduction of the voltage across R<sub>L</sub>. In turn, the current is reduced to a value which can no longer sustain the collector voltage at  $V_{\alpha_M}$ . Operation moves from Point C to Point D, an unstable point, which causes regeneration and moves the operating point to Point E. Reflections may now occur on the line but since the impedance of the transistor is high, they cannot appear at the output. The cycle is then repeated.

**Circuit Analysis:** The pulse duration is simply the two-way propagation time of the line or

$$T_{\rm D} \equiv 2 T_{\rm P} \tag{9-11}$$

The peak pulse current,  $(I_P)$  can be determined from

$$I_{P} = \frac{V_{B} - V\alpha_{M}}{R_{L} + Z_{o}}$$
(9-12)

and the output amplitude (V  $_{\rm P}$ ) from

$$\mathbf{V}_{\mathbf{P}} \equiv (\mathbf{V}_{\mathbf{B}} - \mathbf{V}_{\alpha_{\mathbf{M}}}) \mathbf{R}_{\mathbf{L}} / (\mathbf{Z}_{o} + \mathbf{R}_{\mathbf{L}})$$
(9-13)



Figure 9-9 Equivalent Circuit for the Delay Line Generator in the On State

The maximum output voltage is limited to  $(V_B - V\alpha_M)$  and occurs when  $R_L \gg Z_0$ . However, this condition will result in reflections on the load. This occurs because the amplitude of the pulse on the line  $(V_L)$  is given by:

$$\mathbf{V}_{\mathrm{L}} \equiv (\mathbf{V}_{\mathrm{B}} - \mathbf{V}_{\alpha_{\mathrm{M}}}) \, \mathbf{Z}_{\mathrm{o}} / (\mathbf{Z}_{\mathrm{o}} + \mathbf{R}_{\mathrm{L}}) \tag{9-14}$$

The voltage  $V_L$  would be very small compared to  $V_P$  if  $R_L \gg Z_o$ . When this small voltage returns from its trip down the line, it is incapable of reducing the load current sufficiently to terminate the pulse. Thus, reflections will occur until the voltage at the output is reduced to approximately  $V_{\alpha_M}$ . The load current will then be small enough to initiate regeneration to turn off the transistor. The criterion for no reflections to occur can be found by determining under what condition the voltage on the line is capable of reducing the load current to a value too low to maintain operation above point D. Obviously if  $V_L \ge V_P$ , the load current will be reduced to zero and no reflections can occur. Therefore, the criterion for no reflections is approximately

$$\mathbf{R}_{\mathrm{L}} \leq \mathbf{Z}_{\mathrm{o}} \tag{9-15}$$

For fastest transition times,  $V_{\rm CC}$  and  $R_{\rm C}$  should be selected to give an optimum M in accordance with equation 9-10.  $V_{\rm CC}$  and  $R_{\rm C}$  affect the repetition rate; the current source in the base also gives some control. However, the repetition rate is primarily determined by the value of the line capacitance and therefore is mainly determined by the pulse width.

By choosing suitable transistors and line impedances, a variety of pulse amplitudes can be obtained. The load,  $R_L$  can be varied to obtain different voltage outputs, but if reflections are to be avoided, then  $R_L$  must be less than  $Z_0$ .

A HIGH-CURRENT PULSE GENERATOR: When high current pulses are required, it is necessary to allow the high output current to flow only during the pulse interval, to keep transistor dissipation low. It is desirable to have a rectangular pulse shape of controllable duration. For a monostable pulse generator, these specifications dictate a constant voltage source, rather than a constant current source, to supply the pulse current, a quasi-stable state during which the pulse amplitude remains constant, and a means of regeneratively terminating the pulse at some controllable time after its initiation. The two-transistor monostable circuit herein described is an attempt to satisfy these requirements. The general operation is similar to the delay-line pulse generator, differing in that a pulse from a second transistor, rather than a pulse reflected from an open ended delay line, is used to terminate the pulse.

#### Avalanche Mode Switching

**Circuit Operation:** Although the exact circuit configuration shown in Figure 9-10 is not practical, its basic operation is the same as the practical circuit introduced later and its simplicity warrants its use here. Transistor  $T_1$ , bias current  $I_1$ , and load resistor  $R_L$  comprise a circuit which is used to produce a rectangular high-current output pulse through  $R_L$ . Transistor  $T_2$ , bias current  $I_2$ , capacitors C and  $C_C$  and resistor  $R_L$  form a resistance-capacitance load circuit used to generate a pulse which is delivered to the base of  $T_1$  to cause it to regeneratively turn off. The circuit operates in the monostable mode and is permanently stable while no pulses are being generated; this is termed the stable state. After being triggered on, the circuit cannot remain in the pulse-producing condition indefinitely but terminates its output and turn-off pulses. The circuit condition during which these pulses are being generated is thus termed the quasi-stable state. The waveforms generated by the circuit and the time periods corresponding to the stable and quasi-stable states are shown in Figure 9-11.

During the stable state, the base-collector junction of  $T_1$  is biased in avalanche by  $I_1$  and the base voltage is thus the avalanche voltage,  $V_{B1}$  of  $T_1$ , where the voltage  $I_1R_L$  is assumed to be negligible compared to  $V_{B1}$ . The value of the emitter voltage supply,  $V_E$ , is slightly less than  $V_{B1}$  thus providing the reverse emitter-base junction bias. A negative trigger, of magnitude larger than  $V_{B1} - V_E$ , applied to the base forward biases the emitter-base junction and causes the emitter to begin injecting holes into the base. These holes are multiplied by M at the collector junction and the regenerative current build-up occurs.

As in the elementary circuits previously discussed, the turn-on transient and conducting state operating point are described in terms of the collector characteristic curve. Regeneration moves the stable point to approximately  $V_{\alpha_M}$  generating an output voltage across  $R_L$  of approximately  $V_{E1}$  -  $V_{\alpha_M}$ , thus the load current is:

$$I_{\rm P} = \frac{V_{\rm E1} - V_{\alpha_{\rm M1}}}{R_{\rm L}}$$
(9-16)

where  $V_{\alpha_{M1}}$  is the  $V_{\alpha_{M}}$  of  $T_1$ .

During the stable state prior to turn-on, the collector of  $T_1$  is above ground only by the amount of the negligible voltage  $I_1R_L$ . The emitter of  $T_2$  is connected to the collector of  $T_1$  through R and is thus also essentially at ground potential. The base of  $T_2$  is at  $V_{B2}$  volts, and the base collector junction is biased in avalanche by current  $I_2$ . When  $T_1$  is triggered on and the output pulse of  $V_{E1} - V\alpha_{M1}$  volts appears across  $R_L$ , C begins charging exponentially toward  $V_{E1} - V\alpha_{M1}$  with time constant RC. The bias voltage  $V_{B2}$  is less than  $V_{E1} - V\alpha_{M1}$ and, therefore, the emitter-base junction of  $T_2$  will become forward biased when C charges to  $V_{B2}$  volts. At this time, holes are injected from the emitter into the base of  $T_2$ . These holes are multiplied by M at the avalanche biased collector junction, thus initiating the regenerative current build-up.

The pulse generated by  $T_2$  is essentially that of the elementary R-C load circuit previously mentioned where the resistive part of the load is  $R_L$  plus the bulk resistance of the transistor and the capacitive part is the series combination of  $C_C$  and C. This pulse is coupled through  $C_C$  to the base of  $T_1$  and causes regenerative turn-off of  $T_1$ . As C discharges, the turn-off pulse current decreases, the magnitude of the incremental negative resistance of  $T_2$  increases, and in time the transistor regeneratively turns off. When the turn-off pulse is terminated,







Figure 9-11 Pulse Waveforms for High-Current Pulse Generator

both transistors are in the non-conducting state, the circuit is in the stable state, and one cycle of operation has been completed.

The pulse duration is the time required by C to charge to  $V_{B2}$  volts plus the time required by the turn-off pulse to initiate turn-off of  $T_1$ . The latter of these two times is generally small compared to the first, and, therefore, the pulse duration, denoted  $T_D$  can be calculated as the charging time of C from zero to  $V_{B2}$ volts. The initial voltage is zero and the voltage C is charging to  $V_{E1} - V\alpha_{M1}$ . Therefore,

$$T_{\rm D} = \text{RC} \ln \frac{V_{\rm E1} - V \alpha_{\rm M1}}{V_{\rm E1} - V \alpha_{\rm M1} - V_{\rm B2}}$$
(9-17)

A Practical Circuit Configuration: A practical circuit configuration is shown in Figure 9-12. The voltage sources  $E_1$  and  $E_2$  with associated resistors  $R_1$ ,  $R_2$ ,  $R_3$ , and  $R_4$  are considered to be constant current sources of  $I_1$ ,  $I_2$ ,  $I_3$ , and  $I_4$  respectively. During the stable state the reverse emitter-base junction bias for  $T_1$ is provided by the forward voltage across  $D_1$ , due to bias current  $I_1$ . The positive voltage bias for the base of  $T_2$  is established by biasing zener diode  $D_Z$  in its zener region with current ( $I_4 - I_3$ ). Capacitor  $C_1$  is sufficiently large so that it appears to be a battery of  $V_{E1}$  volts during the generation of the output pulse.

The purpose of inductor L is to prevent the turn-off pulse from being shunted to the emitter node of  $T_1$ , and  $D_2$  is included to prevent excessive base current in  $T_2$  if its base voltage should become negative during the generation of the turn-off pulse. It is desirable to isolate the trigger source impedance from the circuit and this is accomplished by components  $D_t$ ,  $R_5$ , and  $R_6$ . For biasing purposes, the  $T_2$  base voltage,  $V_{B2}$ , which is the zener voltage of  $D_Z$  plus the forward drop across  $D_2$ , must be between zero and ( $V_{E1}$ - $V\alpha_{M1}$ ) volts. The zener diode  $D_Z$ and its bias current ( $I_4 - I_3$ ) are chosen to provide this bias.



Figure 9-12 High Current Pulse Generator



Figure 9-13 Waveform for Circuit of Figure 9-12

The output waveform is shown in Figure 9-13.

Pulse Amplitude, Duration and Maximum Repetition Rate: The maximum attainable pulse amplitude is determined by parameters  $V_B$  and  $V_{\alpha_M}$  of transistor  $T_1$ . If the desired pulse current is of such a magnitude that the increase of  $V_{\alpha_M}$  due to bulk resistance and decrease of  $\alpha$  at high current is significant, the high current behavior of  $V_{\alpha_M}$  must be known to be able to predict the amplitude of the output pulse. The voltage and current amplitudes of the output pulse, denoted  $V_P$  and  $I_P$ , are:

$$V_{\rm P} \equiv V_{\rm E1} \cdot V_{\alpha_{\rm M1}} \qquad I_{\rm P} \equiv \frac{V_{\rm P}}{R_{\rm L}}$$

Neglecting the transition time of the output pulse and the rise time of the turn-off pulse, and assuming  $R_L$  is small compared to R, the pulse duration is:

$$T_{\rm D} \equiv {\rm RC} \ln \frac{V_{\rm P}}{V_{\rm P} - V_{\rm B2}}$$

It is seen that the pulse duration is independent of transistor parameters and can be controlled by varying R, C,  $V_P$ , or  $V_{B2}$ .

There are two interrelated constraints upon the maximum repetition rate at which the circuit can be operated. The first is a basic limitation imposed by the power dissipation capabilities of  $T_1$ , and the second is due to the problem of recharging capacitors  $C_1$  and  $C_2$ . The rate at which these capacitors can be recharged is also limited by the power dissipation capabilities of  $T_1$ . The power dissipation rating of  $T_1$  establishes an upper limit which the designer can attempt to approach by optimizing capacitor recovery time.

During the recovery period, the charge removed from capacitors  $C_1$  and  $C_2$  by the output and turn-off pulses respectively must be replaced. For the specific circuit shown in Figure 9-12 with a 0.5 amp.,  $0.1\mu$ sec output pulse the recovery time limits the maximum repetition rate to between 40 kc and 140 kc, depending on the amount of sacrifice in output pulse amplitude that can be tolerated. Without regard to recovery time, the power dissipation limitation for the same circuit limits the maximum repetition rate to 215 kc.



Figure 9-14 Ultra-Fast-Rise Monostable Circuit

A FAST-RISE MONOSTABLE CIRCUIT: When a resistance load is used to determine the peak pulse current, as is the case in the two previous circuits, a relatively long rise-time results because the multiplication factor M is less than 2 during approximately 80 percent of the transient. Large values of M are necessary to produce a rapid transient, and the two-transistor configuration shown in Figure 9-14 is arranged so that during transient periods there is always one transistor operating with high M. The principal function of the transistors is to act as high-speed switches, switching a fixed current between two load resistors  $R_{L1}$  and  $R_{L2}$ .

**Circuit Operation:** Supply voltage V and resistors  $R_{B1}$ ,  $R_2$ ,  $R_{B2}$  and  $R_E$  are all large, thus maintaining constant base currents to  $T_1$  and  $T_2$  and a constant current  $I_E$  in resistor  $R_E$ . For simplicity assume that  $T_1$  and  $T_2$  are identical, and that  $R_{L1}$  and  $R_{L2}$  are very small so that any voltage appearing across them is negligible. In the stable state,  $T_1$  is conducting emitter current; the emitter and base of  $T_1$  are at  $V_{\alpha_M}$  volts above ground. The reverse base current provided to  $T_2$  by  $R_{B2}$  causes the collector junction of  $T_2$  to be reverse biased to approximately its breakdown voltage  $V_B$ ; thus the base of  $T_2$  is  $V_B$  volts above ground.  $R_1$  and  $R_2$  are chosen so that the emitter of  $T_2$  is a few tenths of a volt reverse biased.

Assume that a trigger is now applied to the base  $T_1$ . The emitter voltage of  $T_1$  rises, and this transient is coupled to  $T_2$  by C. If the trigger is larger than the few tenths of a volt of reverse bias on the emitter of  $T_2$ ,  $T_2$  conducts emitter current. Since the collector of  $T_2$  is operating near  $V_B$ , the multiplication factor M is large and a rapid build-up of current in  $T_2$  occurs. However, the current  $I_E$  remains essentially constant in  $R_E$ , and thus, as current begins to build up in  $T_2$  it must begin to decrease in  $T_1$ . The transient process proceeds very rapidly, and all of the current  $I_E$  is switched from  $T_1$  to  $T_2$ .

The transient process described above is sufficiently rapid that very little change in voltage occurs across C. As the current builds up in  $T_2$ , the emitter-collector voltage of  $T_2$  decreases, and the emitter of  $T_1$  is now  $V\alpha_M$  volts above ground. The emitter of  $T_1$  is thus reverse biased by  $(V_B - V\alpha_M)$  volts. As  $I_E$  flows

through C into  $T_2$  the voltage across C increases, and when the emitter voltage of  $T_1$  reaches  $V_B$ , injection begins. The M of  $T_1$  is large, and a regenerative build-up of current in  $T_1$  occurs. The current  $I_E$  is switched from  $T_2$  back to  $T_1$  and the pulse ends.

**Circuit Analysis:** The capacitor is charged by the constant current  $I_E$ . The pulse time  $T_D$  is the time for  $I_E$  to change the voltage on C by  $(V_B - V_{\alpha_M})$  volts. Thus, by equating the charges

$$T_{\rm D}I_{\rm E} \equiv C(V_{\rm B} - V_{\alpha_{\rm M}})$$
  
y:

the pulse duration is given by

$$T_{\rm D} \equiv (C/I_{\rm E}) \ (V_{\rm B} - V\alpha_{\rm M}) \tag{9-18}$$

Sketches of the waveforms at various points of interest are shown in Figure 9-15, and a plot of the output waveform from a sampling oscilloscope is shown



Figure 9-15 Waveforms for the Ultra-Fast Monostable Circuit



Figure 9-16 Waveforms for the Ultra-Fast Monostable Circuit

in Figure 9-16. Pulses having rise-times of 1nS, fall-times of 2 nS and durations of 12 nS to several microseconds have been obtained. A circuit designed to produce 12 nS pulses has been operated satisfactorily at a repetition rate of 20 Mc.

There are two principal requirements which must be fulfilled in the design of the circuit:

(1) In the stable operating condition, all of the current  $I_E$  flows in  $T_1$ ; the collector voltage of  $T_1$  is  $V_{\alpha_M}$ . To prevent the transistor dissipation (P<sub>D</sub>) from being exceeded, it is necessary that

$$V_{\alpha_{\rm M}}I_{\rm E} < P_{\rm D max}$$

For the type 2N705 transistor, this means that the current  $I_E$  is limited to a value less than 20mA.

(2) For switching to occur as rapidly as possible, it is necessary that the load resistors be very small. This requirement can be expressed as

$$I_E R_L \ll (V_B - V \alpha_M)$$

In some instances, excessive charge storage in  $T_1$  causes a spike to appear on the leading edge of the positive pulse. This can be eliminated by inserting a small resistance in series with C.

- 1. S. L. Miller, "Avalanche Breakdown in Germanium", Physical Review vol. 99, 1955 pp 1234-1241.
- 2. D. J. Hamilton, P. G. Griffith, D. C. Latham, "Avalanche Operation of Mesa Transistors" Engineering Research Laboratories, College of Engineering, University of Arizona, Tucson, Arizona.
- D. J. Hamilton "Maximum Avalanche Multi-plication in P-N Junctions", Proceedings of the IRE, vol 48, Oct 1960, pp 1787-1788.
   R. B. Seeds "Triggering of Avalanche Transis-

# tor Pulse Circuits", Technical Report No. 1653-1, August 5, 1960, Solid-State Electronics

- Charles C., Solida C., Solida Cheronics Laboratories, Stanford University, Stanford, California.
   D. J. Hamilton, F. H. Shaver, P. G. Griffith, "Avalanche Transistor Circuits for Generating Rectangular Pulses," *Electronic Engineering*, 2010 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (2010) 1997 (20
- December, 1962. F. H. Shaver, "A Fast-Rising, High-Current Pulse Generator," M. S. thesis, Dept. of Elec-trical Engineering, The University of Arizona, Tucson, Arizona, 1961.

#### FURTHER READING

#### AVALANCHE BREAKDOWN

K. F. McKay and K. B. McAfee, "Electron Multiplication in Silicon and Germanium," Phys. Rev., vol. 91, September 1, 1953, pp. 1079-1084.
S. L. Miller and J. J. Ebers, "Alloy Junction Avalanche Transistors," Bell System Technical Journal, vol. 34, September 1955, pp. 883-902.
W. Shockley and J. Gibbons, "Current Build-up in Semiconductor Devices," Proc. IRE, vol. 6, December 1955, pp. 1040

ber 1958, pp. 1947-1949.

#### MODELS AND CIRCUITS

G. B. B. Chaplin, "A Method of Designing Transistor avalanche Circuits with Applications to a Sensitive D. B. Chapini, "A Method of Designing fransistor avalance Circuits with Applications to a sensitive Transistor Oscilloscope", paper presented at the 1958 IRE-AIEE Solid State Circuits Conference, Philadelphia, Penn., February 1958.
 D. S. Gage, "A Study of Avalanche Transistors," Tech. Report No. 36, Stanford Electronics Labora-

tories, Stanford University, June 13, 1958.

# SPECIFICATIONS and TRANSISTOR SELECTION INFORMATION

- Condensed Transistor Specifications
- Characteristic Curves for Device Comparison
- Complete Data Sheets:

2N964A 2N2256 thru 2N2259 2N2501 2N2217 thru 2N2222

# Specifications and Transistor Selection Information



# SILICON EPITAXIAL PASSIVATED NPN

		MAXIMU	JM RA	TINGS	ELECTRICA	ELECTRICAL CHARACTERISTICS @ 25°C				
		P <sub>D</sub> Ambient	T,	Vсв Vев	typ V <sub>CE(sat)</sub> ( (Ic/IB = 1	typ V <sub>CE(sat)</sub> @ Ic (Ic/I <sub>B</sub> = 10)		hfe @ Ic		
Туре	Case	mW	°Č	volts volt	s volts	mA	min/max	mA	typ mc	
2N706 2N706A 2N706B 2N706B(JAN) 2N708	22 22 22 22 22 22	300 300 300 300 300 360	175 175 175 175 200	25 3 25 5 25 5 25 5 40 5	0.2 0.2 0.2 0.2 0.2 0.2	10 10 10 10 10	20/— 20/60 20/60 30/120 30/120	10 10 10 10 10	400 400 400 400 450	
2N744 2N753 2N834 2N835 2N914 2N2481 2N2501	22 22 22 22 22 22 22 22 22	300 300 300 300 360 360 360 360	200 175 175 175 200 200 200	20       5         25       5         40       5         25       3         40       5         40       5         40       5         40       5         40       6	0.35 (170°C) 0.18 0.15 0.18 0.4 0.17 0.18	10 10 10 200 10 10	40/120 40/120 25/ 30/120 40/120 50/150	10 10 10 10 10 10 10	450 400 500 450 500 450 500	
2N697 2N1420 2N2217 2N2218 2N2219 2N2220	31 31 31 31 31 22	600 600 800 800 800 500	175 175 175 175 175 175 175	60 5 60 5 60 5 60 5 60 5 60 5 60 5	0.3 0.2 0.2 0.2 0.2 0.2	150 150 150 150 150 150	40/120 100/300 20/60 40/120 100/300 20/60	150 150 150 150 150 150	300 300 400 400 400 400 400	
2N2221 2N2222 2N2537 2N2538 2N2539 2N2540	22 22 31 31 22 22	500 500 800 800 500 500	175 175 200 200 200 200	60       5         60       5         60       5         60       5         60       5         60       5         60       5         60       5         60       5	0.2 0.2 0.35 0.35 0.35 0.35 0.35	150 150 150 150 150 150	40/120 100/300 50/150 100/300 50/150 100/300	150 150 150 150 150 150	400 400 400 400 400 400	
	<u>VEC (saf)</u> & Voff @ ΙΒ mV mV μΑ									
2N2330 2N2331	31 22	800 500	175 175	30 5 30 5	1.0 0.3 1.0 0.3	200 200	50/— 50/—	10 10	200 200	

## SILICON EPITAXIAL "BAND-GUARD" PNP

	MAXIMUM RATINGS				ELECTRICAL CHARACTERISTICS @ 2				5°C	
		Pp -				typ V <sub>CE[sat]</sub> @ Ic (Ic/Is = 10)		hfe @ Ic		fτ
Туре	Case	mbient mW	°C 0°	V <sub>CB</sub> volts	Ves – voits	volts	mA	min/max	mA	min mc
2N722 2N1132 2N1132A 2N1132B 2N2800 2N2801 2N2837 2N2838	22 31 31 31 31 31 31 22 22	400 600 600 800 800 500 500	175 175 175 200 200 200 200 200	50 50 60 70 50 50 50 50 60	555655555	1.5 1.5 1.5 1.5 1.2 max 0.4 max	150 150 150 150 500 150	30/90 30/90 30/90 30/90 30/90 75/225 30/90 75/225	150 150 150 150 150 150 150 150 150	60 60 60 120 120 120 120 200
2N2904 2N2904A 2N2905 2N2905A 2N2906A 2N2906A 2N2906A 2N2907 2N2907A	31 31 31 22 22 22 22 22	600 600 600 400 400 400 400	200 200 200 200 200 200 200 200	60 60 60 60 60 60 60	555555555555555555555555555555555555555	0.4 max 1.6 max	150 500	40/120 40/120 100/300 40/120 40/120 100/300 100/300	150 150 150 150 150 150 150	200 200 200 200 200 200 200 200
								typ		
2N2256 Si 2N2257 Si 2N2258 Ge 2N2259 Ge	22 22 22 22 22	300 300 150 150	175 175 100 100	7 7 7 7	1 1 1 1	0.5 0.5 0.1 0.1	200 200 200 200 200	30 50 30 50	10 10 10 10	320 320 320 320 320
GERMANIUM MESA PNP						typ VcE(sat) (Ic/Is =	10)			
2N695 2N705 2N705 USN 2N710 2N711 2N711A 2N711B 2N721B 2N827	21 22 22 22 22 22 22 22 22 22	75 150 150 150 150 150 150 150	100 100 100 100 100 100 100	15 15 15 12 15 18 20	3.5 3.5 2.0 1.0 1.5 2.0 4.0	volts 0.18 0.18 0.2 0.2 0.2 0.2 0.18 0.16	mA 10 10 10 10 10 10 10 10*	40 40 40 30 40 50 150	10 10 10 10 10 10 10	250 325 325 300 320 320 320 350
2N828† 2N828A† 2N829† 2N838† 2N960† 2N960†	22 22 22 22 22 22 22 22 22	150 150 150 150 150 150	100 100 100 100 100 100	15 15 30 15 12	2.5 2.5 2.5 2.5 2.5 2.0	0.12 0.35 0.38 0.1 0.13 0.13	10 150 150 10* 10 10	40 40 80 70 40 40	10 10 10 10 10	400 400 400 450 460 460
2N962† 2N963† 2N964† 2N964A† 2N965† 2N965†	22 22 22 22 22 22 22 22	150 150 150 150 150 150	100 100 100 100 100 100	12 12 15 15 12 12	1.25 2.0 2.5 2.5 2.0 1.25	0.13 0.13 0.11 0.1 0.11 0.11 0.11	10 10 10 10 10 10	40 40 70 80 70 70	10 10 10 10 10 10	460 460 460 460 460 460
2N967† 2N968 2N969 2N970 2N971 2N972 2N973 2N974 2N975	22 22 22 22 22 22 22 22 22 22 22 22	150 150 150 150 150 150 150 150	100 100 100 100 100 100 100 100	12 15 12 12 12 15 12 12 12 7	2.0 2.5 2.0 1.25 2.5 2.5 2.0 1.25 1.25	0.11 0.19 0.19 0.19 0.19 0.19 0.19 0.19	10 10 10 10 10 10 10 10	70 35 35 35 75 75 75 75	10 10 10 10 10 10 10 10	460 320 320 320 320 320 320 320 320 320
2N1204† 2N1495† 2N1495† 2N2381† 2N2382† 2N2635† 2N2955† 2N2956† 2N2957†	31 25** 31 25** 31 22 22 22 22 22	250 300 250 300 300 150 150 150 150	100 100 100 100 100 100 100 100 100	20 20 40 30 45 30 40 40 40	4.0 4.0 4.0 4.0 4.0 2.5 3.5 3.5 3.5	0.25 0.24 0.24 0.25 0.25 0.20 0.20 0.16 0.13	200 200 200 200 200 200 50‡ 50 50 50	30 30 40 45 45 100 43 76 130	400 400 200 200 200 200 50 50 50 50	400 400 400 400 400 300 350 375 400

$$\frac{1c}{l_B} = 3$$

$$\ddagger \frac{l_{C}}{l_{B}} = 20$$
  
†Epitaxial

\*\*Stud Mounted TO-5

# These curves illustrate the characteristic variations of device parameters due to process and geometry.





**CURRENT GAIN -- BANDWIDTH VARIATIONS** 



#### **CAPACITANCE VARIATIONS**




### DESIGNERS DATA FOR "WORST CASE" CONDITIONS

The Designers Data Sheet represents a new concept in transistor data sheets permitting the design engineer, in most cases, to design circuits entirely from information presented on the data sheets. In order to do this, the usual *typical* curves, which provided some guidance to the engineer, have been supplemented by *limit* curves which are directly applicable to "worst case" switching circuit design. Using the limit curves and relationships indicated by the equations given in the data sheet, the engineer can design switching circuits that are adequate for "worst case" component tolerances and environmental conditions.

### MOTOROLA EPITAXIAL MESA SWITCHING TRANSISTOR

# Germanium PNP Diffused Junction **2N964A**

for ULTRA-HIGH-SPEED SWITCHING APPLICATIONS

- $\bullet$  Low Total Control Charge 75 Pico-coulombs Maximum @  $I_{B} = 1_{m}A$
- High fr 300 mc Minimum, 460 mc Typical
- High Current Gain 40 Minimum From 10 to 100 mA

### ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Collector-Base Voltage	V <sub>CB</sub>	15	Vdc
Collector-Emitter Voltage	V <sub>CE</sub>	15	Vdc
Emitter-Base Voltage	V <sub>eb</sub>	2.5	Vdc
Collector Current	l <sub>c</sub>	100	mAdc
Junction Temperature	T,	100	°C
Storage Temperature	T <sub>stg</sub>	-65 to + 100	°C
Total Device Dissipation at 25°C Case Temperature (Derate 4 mW/°C above 25°C)	PD	300	mW
Total Device Dissipation at 25°C Ambient Temperature (Derate 2 mW/°C above 25°C)	PD	150	mW

**THERMAL RESISTANCE:**  $\theta_{JA}$  (air) = 0.5°C/mW

 $\theta_{\rm JC}$  (case) = 0.25°C/mW

THERMAL TIME CONSTANT:  $au_{
m JC}$  = 10 msec

### Specifications and Transistor Selection Information

2N964A

Characteristic	Figure No.	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Collector-Base Breakdown Voltage ( $I_c = -100 \ \mu Adc, I_e = 0$ )		BV <sub>CBO</sub>	15	25	1	Vdc
Collector-Emitter Breakdown Voltage ( $l_{ m c}=10~{ m mAdc},~l_{ m s}=0$ )		BV <sub>CEO</sub>	7	1	1	Vdc
Collector Latch-up Voltage	e	LV <sub>cex</sub>	11.5			Vdc
Emitter-Base Breakdown Voltage (I $_{ m E}=100~\mu{ m Adc},$ I $_{ m C}=0$ )		BV <sub>EBO</sub>	2.5		1	Vdc
Collector-Emitter Cutoff Current $(V_{c\epsilon} = -15 \text{ Vdc}, V_{\epsilon a} = 0)$		lces	1	ŀ	100	۳Adc
Collector Cutoff Current $(V_{cs} = -6 \text{ Vdc}, I_{s} = 0)$		lceo	1	0.4	3	μAdc
Base Leakage Current ( $V_{ct} = -6$ Vdc, $V_{os} = +0.5$ Vdc) ( $V_{ct} = -6$ Vdc, $V_{os} = +0.5$ Vdc, $T_j = 85^{\circ}$ C)	4	l <sub>et</sub>	!	50	4 140	μAdc
ON CHARACTERISTICS						
Forward Current Transfer Ratio $(c = -10 \text{ mAdc}, V_{ce} = -0.3 \text{ Vdc})$ $(l = -10 \text{ mAdc}, V_{ce} = -0.3 \text{ Vdc}, T_j = -55^{\circ}\text{C})$ $(l = -0.0 \text{ mAdc}, V_{ce} = -1 \text{ Vdc})$ $(l = -100 \text{ mAdc}, V_{ce} = -1 \text{ Vdc})$ $(l = -100 \text{ mAdc}, V_{ce} = -1 \text{ Vdc})$	ω	hre	40 20 40 35	80 45 95 85		]
Collector Saturation Voltage ( $l_c = -10 \text{ mAdc}$ , $l_s = -1 \text{ mAdc}$ ) ( $l_c = -50 \text{ mAdc}$ , $l_s = -5 \text{ mAdc}$ ) ( $l_c = -100 \text{ mAdc}$ , $l_s = -10 \text{ mAdc}$ )	S	V CE (set)	111	0.1 0.16 0.22	0.18 0.28 0.4	Adc
Base-Emitter Voltage $(l_c = -10 \text{ mAdc})$ $(l_c = -50 \text{ mAdc}, l_s = -1 \text{ mAdc})$ $(l_c = -50 \text{ mAdc}, l_s = -5 \text{ mAdc})$ $(l_c = -100 \text{ mAdc}, l_s = -10 \text{ mAdc})$	ę	V <sub>BE</sub>	0.3 0.4 0.4	0.38 0.48 0.6	0.44 0.58 0.72	Vdc

TRANSIENT CHARACTERISTICS						
Output Capacitance	Π	c°p C				pf
$(V_{c_n} = -1 \text{ Vdc}, I_r = 0, f = 1 \text{ mc})$			I	2.7	2	
$V_{ct} = -10 \text{ Vdc}, I_t = 0, f = 1 \text{ mc}$			1	2.2	4	
Input Capacitance	F	د د				pf
$(V_{ee} = 1 \text{ Vdc}, I_c = 0, f = 100 \text{ kc})$		!	I	2	3.5	
Small Signal Forward Current Transfer Ratio		р,•				1
$(l_c = -20 \text{ mAdc}, V_{ct} = -1 \text{ Vdc}, f = 100 \text{ mc})$			3.0	4.6		
Current-Gain — Bandwidth Product		fr				mc
$(I_e = -20 \text{ mAdc}, V_{cs} = -1 \text{ Vdc})$			300	460	I	
Delay Time Plus Rise Time		t <sub>a</sub> + t,				nsec
$(l_{c} = -10 \text{ mA})$	1		1	35	50	
$(l_{c} = -100 \text{ mA})$	2		1	30	50	
Storage Time Plus Fall Time		t, + t,				nsec
$(l_{c} = -10 \text{ mA})$	1		I	60	85	
$(l_c = -100 mA)$	2	_	ļ	50	85	1
Total Control Charge	10	ō.				pico-coulombs
$(i_c = -10 \text{ mA}, i_s = -1 \text{ mA})$	-		1	50	75	
Active Region Time Constant	6	$\tau_{\lambda}$				nsec
$(l_c = -10 \text{ mA})$			ļ	0.6	1.5	

### Specifications and Transistor Selection Information

-5.2 Vdc

የ

Use only the characteristics listed in Table 1 for incoming inspection testing.

NOTE: See Glossary of Terms on Page 6



313

FIGURE

FIGURE 2

### 2N964A LIMIT CURVES



### FIGURE 3-AREA OF PERMISSIBLE LOAD LOCI









Is, BASE CURRENT (mAdc)

# FIGURE 5-COLLECTOR-EMITTER SATURATION VOLTAGE versus BASE CURRENT

316

### Specifications and Transistor Selection Information

### Specifications and Transistor Selection Information











### **MOTOROLA MESA COMPLEMENTARY SWITCHING TRANSISTORS**

Silicon NPN 2N2256, 2N2257 Germanium PNP 2N2258, 22N259

for ULTRA HIGH SPEED NON-SATURATED SWITCHING

- Extremely Fast ton 3 nsec Typical
- Extremely Fast toff 4 nsec Typical
- High fr 250 mc Minimum

### **ABSOLUTE MAXIMUM RATINGS**

Characteristic	Symbol	2N2256 2N2257	2N2258 2N2259	Unit
Collector-Base Voltage	V <sub>CB</sub>	7	7	Vdc
Collector-Emitter Voltage	VCE	7	7	Vdc
Emitter-Base Voltage	VEB	1	1	Vdc
DC Collector Current	I <sub>c</sub>	100	100	mAdc
Storage Temperature	Tstg	-65  to + 175	-65 to + 100	°C
Junction Temperature	T,	+ 175	+100	°C
Device Dissipation at 25°C Case	PD	1000	300	mW
Derating factor above 25°C		6.67	4	m₩/°C
Device Dissipation at 25°C Ambient	Pp	300	150	mW
Derating factor above 25°C		2	2	mW/°C

### TRANSISTOR SELECTION CHART

	TY	PE	ħ <sub>FE</sub> @ I <sub>C</sub>	= 25 mA
ТҮРЕ	NPN	PNP	20	40
2N2256	X		X	
2N2257	X			X
2N2258		X	х	
2N2259		Х		x

### TABLE I -- ELECTRICAL CHARACTERISTICS

(At 25°C unless otherwise noted - All voltages and currents are magnitudes only)

Characteristic	Symbol	Minimum	Typical	Maximum	Unit
$\label{eq:constraint} \begin{array}{c} \mbox{Collector-Base Breakdown Voltage} \\ \mbox{I}_{c} = 100 \mbox{$\mu$Adc} & \mbox{I}_{E} = 0 \\ \mbox{$ALL$ TYPES$} \end{array}$	BV <sub>CBO</sub>	7	15		Vdc
$\begin{array}{l} \mbox{Collector-Emitter Breakdown Voltage} \\ I_{\rm C} = 100 \mu \mbox{Adc}  V_{\rm EB} = 0 \\ \mbox{ALL TYPES} \end{array}$	BV <sub>CES</sub>	7	15		Vdc
$\begin{array}{l} \mbox{Emitter-Base Breakdown Voltage} \\ {\bf I}_{\epsilon} = 100 \mu \mbox{Adc}  {\bf I}_{c} = 0 \\ \mbox{ALL TYPES} \end{array}$	BV <sub>ebo</sub>	1		_	Vdc
$\begin{array}{c} \mbox{Collector Cutoff Current} \\ \mbox{V}_{CB} = \mbox{6} \mbox{Vdc } \mbox{I}_E = \mbox{0} \\ \mbox{ALL TYPES} \end{array}$	I <sub>CBO</sub>		3	10	µAdc
Collector Cutoff Current $V_{CB} = 6Vdc$ $I_E = 0$ $T_A = 65^{\circ}C$ ALL TYPES	I <sub>CBO</sub>		30	100	µAdc
DC Forward Current Transfer Ratio $I_c = 10mAdc$ $V_{c\epsilon} = I Vdc$ 2N2256, 2N2258	h <sub>FE</sub>	17	30		
$\begin{array}{c} 2N2257, 2N2259\\ I_{c}=25\text{mAdc}  V_{ce}=1\text{Vdc}\\ 2N2256, 2N2258\end{array}$		40 20	50 35	_	
2N2257, 2N2259 Base-Emitter Voltage	V <sub>BE</sub>	40	55		
			0.70 0.35	0.8 0.5	Vdc Vdc
2N2256, 2N2257 2N2258, 2N2259 Conduction Threshold Base-Emitter Voltage*			0.8 0.45	0.9 0.6	Vdc Vdc
$I_{c} = 200 \mu A  V_{ce} = 6V \\ 2N2256, 2N2257 \\ 2N2258, 2N2259$	V <sub>T</sub>	0.5 0.1			Vdc
Collector Output Capacitance $V_{C8} = 5Vdc$ $I_E = 0$ $f = 4mc$ 2N2256, 2N2257 2N2258, 2N2259	Сов	_	4	5	pf
$\begin{array}{c} \hline 20226, 20239\\ \hline Current-Gain - Bandwidth Product\\ V_{CE} = 1 V, I_C = 10 mA\\ 202256, 202257 (Si) \end{array}$	f <sub>T</sub>		4	0	pf
$ \begin{array}{c} V_{CE} = 15 \text{ V, } I_{C} = 10 \text{ mA} \\ 2N2258, 2N2259 \text{ (Ge)} \end{array} \right\} $		250	320	<u> </u>	mc
Turn-on Time 2N2256, 2N2257 — See Fig. 1 2N2258, 2N2259 — See Fig. 2	t <sub>on</sub>		3 4	7 8	nsec
Turn-off Time 2N2256, 2N2257 — See Fig. 1 2N2258, 2N2259 — See Fig. 2	t <sub>off</sub>		4 3	7 7	nsec
Base Resistance $V_{CB} = 2V$ $I_E = 5mA$ $f = 300mc$ 2N2256, 2N2257 2N2258, 2N2259	r' <sub>b</sub>		50 75	100 125	ohms

\*Base to emitter forward bias voltage at which transistor will be at the threshold of conduction; i.e. that base to emitter voltage at which the collector current is less than or equal to the specified amount under a given collector to emitter voltage condition.







FIGURE 2 - PNP SWITCHING TIME TEST CIRCUIT



FIGURE 3 - CURRENT GAIN CHARACTERISTICS

FIGURE 4 - COMMON EMITTER DC INPUT CHARACTERISTICS





FIGURE 5 - COLLECTOR LEAKAGE CURRENT CHARACTERISTICS

FIGURE 6 - GAIN-BANDWIDTH PRODUCT CHARACTERISTICS







FIGURE 8 – GENERAL EQUIVALENT CIRCUIT (High Frequency, Small Signal)



Approximate values may be obtained or calculated from data as follows:

PARAMETER	OBTAINED	PARAMETER	OBTAINED
г'ь	Table 1	gm	I∕r₀
h <sub>fe</sub>	2 h <sub>FE</sub> (approx)	C <sub>TC</sub>	Fig. 7
h <sub>FE</sub>	Fig. 3	$C_{\bullet} + C_{TC}$	$\frac{1}{2\pi f_{\tau}r_{\bullet}}$
r.	$\frac{KT}{qI_{E}} \left( 26_{\Omega} @ I_{E} = 1 \text{ mA} \\ T = 25^{\circ}C \right)$	f <sub>T</sub>	Fig. 6

### MOTOROLA EPITAXIAL SWITCHING TRANSISTOR

# Silicon NPN Diffused Junction 2N2501

### for LOW-LEVEL LOGIC SWITCHING APPLICATIONS

- $\bullet$  Low Total Control Charge  $Q_T=60 \mbox{ pico-coulombs max } @ \mbox{ I}_C=10mA, \mbox{ I}_8=1mA$
- Guaranteed Active Region Time Constant  $au_{\rm A}=2.5$  nsec maximum @ I<sub>c</sub> = 10 mAdc
- Beta  $(h_{\text{FE}})$  specified for a Wide Current Range from  $100\mu$  A to 500 mA  $h_{\text{FE}}=50$  min @ 10 mA

### ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Collector-Base Voltage	V <sub>CBO</sub>	40	Vdc
Collector-Emitter Voltage	V <sub>CEO</sub>	20	Vdc
Emitter-Base Voltage	V <sub>ebo</sub>	6	Vdc
Total Device Dissipation @ 25°C Ambient Temperature (Derate 2.06 mW/°C above 25°C)	P <sub>D</sub>	0.36	Watts
Total Device Dissipation @ 25°C Case Temperature (Derate 6.9 mW/°C above 25°C)	P <sub>D</sub>	1.2	Watts
Junction Temperature	TJ	+ 200	°C
Storage Temperature	T <sub>stg</sub>	—65 to + 300	°C

### SWITCHING CHARACTERISTICS

Characteristic	Conditions	Symbol	Maximum	Unit
Charge-Storage Time Constant (Fig. 1)	${\sf I_c}=10~{\sf mAdc}$ ${\sf I_{BI}}={\sf I_{B2}}=10~{\sf mAdc}$	τs	15	nsec
Total Control Charge (Figure 6)	$I_{c}=10~{ m mAdc}$ $I_{BI}=1~{ m mAdc}$	QT	60	pico- coulombs
Active Region Time Constant (Fig. 3)	$I_c = 10 \text{ mAdc}$	$ au_{A}$	2.5	nsec

### ELECTRICAL CHARACTERISTICS (At 25°C unless otherwise stated)

Characteristic	Figure No.	Symbol	Minimum	Maximum	Unit
Collector-Base Breakdown Voltage ( $I_c = 10 \ \mu Adc, I_E = 0$ )		BV <sub>CBO</sub>	40		Vdc
Collector-Emitter Breakdown Voltage ( $I_c = 30 \text{ mAdc}, I_8 = 0, \text{Pulsed}$ )		BV <sub>CEO</sub>	20	_	Vdc
Emitter-Base Breakdown Voltage ( $I_E = 10 \ \mu Adc, I_C = 0$ )		BV <sub>ebo</sub>	6	_	Vdc
Collector Leakage Current ( $V_{CE} = 20$ Vdc, $V_{BE} = -3$ Vdc)		I <sub>CEX</sub>	—	25	nAdc
Base Leakage Current ( $V_{CE} = 20 \text{ Vdc}, V_{BE} = -3 \text{ Vdc}$ ) ( $V_{CE} = 20 \text{ Vdc}, V_{BE} = -3 \text{ Vdc}, T_A = 150^{\circ}\text{C}$ )	10	l <sub>BL</sub>	_	25 10	nAdc µAdc
$ \begin{array}{l} DC \ Forward \ Current \ Transfer \ Ratio^{*} \\ (I_{c} = 100 \ \#Adc, \ V_{CE} = 1 \ Vdc) \\ (I_{c} = 1 \ mAdc, \ V_{CE} = 1 \ Vdc) \\ (I_{c} = 10 \ mAdc, \ V_{CE} = 1 \ Vdc) \\ (I_{c} = 10 \ mAdc, \ V_{CE} = 1 \ Vdc, \ T_{A} = -55^{\circ}C) \\ (I_{c} = 50 \ mAdc, \ V_{CE} = 1 \ Vdc) \\ (I_{c} = 100 \ mAdc, \ V_{CE} = 1 \ Vdc) \\ (I_{c} = 500 \ mAdc, \ V_{CE} = 5 \ Vdc) \\ \end{array} $	2	h <sub>FE</sub>	20 30 50 20 40 30 10	 150  	
Collector-Emitter Saturation Voltage* ( $I_c = 10 \text{ mAdc}$ , $I_B = 1 \text{ mAdc}$ ) ( $I_c = 50 \text{ mAdc}$ , $I_B = 5 \text{ mAdc}$ ) ( $I_c = 100 \text{ mAdc}$ , $I_B = 10 \text{ mAdc}$ )	7	V <sub>CE(sat)</sub>	_	0.2 0.3 0.4	Vdc
Base-Emitter Saturation Voltage* $(I_c = 10 \text{ mAdc}, I_B = 1 \text{ mAdc})$ $(I_c = 50 \text{ mAdc}, I_B = 5 \text{ mAdc})$ $I_c = 100 \text{ mAdc}, I_B = 10 \text{ mAdc})$	8	V <sub>BE(sat)</sub>		0.85 1.0 1.2	Vdc
Output Capacitance ( $V_{CB} = 10$ Vdc, $I_E = 0$ , f = 100 kc)		Сор	_	4	pf
Input Capacitance (V <sub>EB</sub> = 0.5 Vdc, I <sub>c</sub> = 0, f = 100 kc)		Cib		7	pf
Small Signal Forward Current Transfer Ratio $(V_{CE} = 20 \text{ Vdc}, I_C = 10 \text{ mAdc}, f = 100 \text{ mc})$		h <sub>f€</sub>	3.5	_	
Current-Gain-Bandwith Product ( $V_{CE} = 20$ Vdc, $I_C = 10$ mAdc)		f <sub>T</sub>	350		mc
Charge Storage Time Constant $(I_{C} = I_{BI} = I_{B2} = 10 \text{ mAdc})$	1	τs		15	nsec
Total Control Charge ( $I_c = 10 \text{ mAdc}$ , $I_B = 1 \text{ mAdc}$ )	6	QT		60	pico- coulombs
Active Region Time Constant $(I_c = 10 \text{ mAdc})$	3	$ au_{A}$		2.5	nsec

\*Pulse Test: Pulse width  $\leq 300 \ \mu sec$ , duty cycle  $\leq 2\%$ 

### FIGURE 1 – CHARGE STORAGE TIME CONSTANT TEST CIRCUIT







### FIGURE 3 - ACTIVE REGION TIME CONSTANT AND TEST CIRCUIT





### FIGURE 6 - TOTAL CONTROL CHARGE AND TEST CIRCUIT







# FIGURE 7 -- COLLECTOR-EMITTER SATURATION VOLTAGES versus BASE CURRENT









**Base Leakage Current.**  $I_{\rm BL}$  is defined as base leakage current with both junctions reverse biased.  $I_{\rm C}$  is always less than  $I_{\rm BL}$  for  $V_{\rm OB}$  >  $V_{\rm T}$ . ( $V_{\rm OB}$  is off condition base bias,  $V_{\rm T}$  is base voltage at threshold of conduction.)

### MOTOROLA EPITAXIAL STAR TRANSISTORS

# Silicon NPN Double Diffused 2N2217 thru 2N2222

# Optimized geometry for HIGH-SPEED SWITCHING CIRCUITS and DC to UHF AMPLIFIER APPLICATIONS

### **ABSOLUTE MAXIMUM RATINGS**

Characteristic	Symbol	2N2217-19 (T0-5)	2N2220-22 (T0-18)	Unit
Collector-Base Voltage	V <sub>CBO</sub>	60	60	Vdc
Collector-Emitter Voltage	V <sub>CEO</sub>	30	30	Vdc
Emitter-Base Voltage	V <sub>ebo</sub>	5	5	Vdc
Total Device Dissipation at 25°C Case Temperature Derating Factor above 25°C	PD	3 20	1.8 12	Watts mW/°C
Total Device Dissipation at 25°C Ambient Temperature Derating Factor Above 25°C	P <sub>D</sub>	0.8 5.33	0.5 3.33	Watts mW/°C
Junction Temperature	TJ	—65 to	-65 to + 175	
Storage Temperature	T <sub>stg</sub>	—65 to	-65 to + 300	

### ELECTRICAL CHARACTERISTICS (At 25°C unless otherwise noted)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Collector Cutoff Current $(V_{CB} = 50 \text{ Vdc}, I_E = 0)$	I <sub>CBO</sub>		.001	.01	μAdc
Collector Cutoff Current ( $V_{CB} = 50$ Vdc, $T_A = 150$ °C)	I <sub>CBO</sub>	_		10	μAdc
Collector-Base Breakdown Voltage (I_c = 10 $\mu$ Adc, I_E = 0)	BV <sub>CBO</sub>	60	90	_	Vdc
Collector-Emitter Breakdown Voltage $(I_c = 10 \text{ mAdc}, I_B = 0)$	BV <sub>CEO</sub>	30	45	_	Vdc

### ELECTRICAL CHARACTERISTICS (At 25°C unless otherwise stated)

Characteristic		Symbol	Min	Тур	Max	Unit
Emitter-Base Breakdown Voltage ( $I_{\rm E}=10~\mu{\rm Adc},~I_{\rm C}=0$ )		BV <sub>ebo</sub>	5			Vdc
Collector Saturation Voltage ( $I_c = 150 \text{ mAdc}$ , $I_8 = 15 \text{ mAdc}$ ) ( $I_c = 500 \text{ mAdc}$ , $I_8 = 50 \text{ mAdc}$ )	All Types	V <sub>CE(sat)</sub> *		0.24	0.4	Vdc
	2N2218, 2N2219 2N2221, 2N2222			0.8	1.6	Vdc
Base-Emitter Saturation Voltage ( $I_c = 150 \text{ mAdc}$ , $I_8 = 15 \text{ mAdc}$ ) ( $I_c = 500 \text{ mAdc}$ , $I_8 = 50 \text{ mAdc}$ )	All Types	V <sub>BE(sat)</sub> *		1.0	1.3	Vdc
	2N2218, 2N2219 2N2221, 2N2222			1.5	2.6	Vdc
DC Forward Current Transfer Ratio $(I_c = 0.1 \text{ mAdc}, V_{CE} = 10 \text{ Vdc})$		h <sub>FE</sub>				
	2N2218, 2N2221 2N2219, 2N2222		20 35			
$(I_c = 1.0 \text{ mAdc}, V_{CE} = 10 \text{ Vdc})$	2N2217, 2N2220 2N2218, 2N2221 2N2219, 2N2222		12 25 50			
$(I_{c} = 10 \text{ mAdc}, V_{CE} = 10 \text{ Vdc})$ $(I_{c} = 150 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}) *$ $(I_{c} = 500 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}) *$	2N2217, 2N2222		17		_	_
	2N2218, 2N2221 2N2219, 2N2222		35 75	_	—	_
	2N2217, 2N2220 2N2218, 2N2221 2N2219, 2N2222		20 40 100		60 120 300	
	2N2218, 2N2221 2N2219, 2N2222		20 30		_	_
Output Capacitance $V_{CB}=10~\text{Vdc},~I_E=0,~f=100\text{KC}$		Соь		4	8	pf
Input Capacitance $V_{\rm EB}=0.5~\rm Vdc,~I_{\rm C}=0,~f=100\rm KC$		C, 16		20		pf
Small Signal Forward Current Transfer Ratio ( $V_{CE} = 20$ Vdc, $I_C = mAdc$ , $f = 100mc$ )		h <sub>fe</sub>	2.5	4.0		
Current Gain — Bandwidth Product ( $I_c = 20 \text{ mAdc}, V_{CE} = 20 \text{ Vdc}$ )		f <sub>T</sub>	250	400	<u> </u>	mc
Turn-on Time		t <sub>on</sub>		26	_	nsei
Turn-off Time		t <sub>off</sub>	_	68		nsed
Total Switching Time		t <sub>total</sub>	_	12		nsee

\*Pulse Test:

Pulse width  $\leq 300 \ \mu sec$ Duty Cycle  $\leq 2\%$ 





ICBO VERSUS JUNCTION TEMPERATURE











COLLECTOR SATURATION VOLTAGE versus AMBIENT TEMPERATURE



### COLLECTOR CHARACTERISTICS COMMON EMITTER CONFIGURATION $T_A = 25^{\circ}C$

2N2217 and 2N2220





2N2218 and 2N2221





2N2219 and 2N2222



### APPENDIX I THE EBERS & MOLL EQUATIONS

Ebers and Moll found by analyzing carrier flow based upon the diffusion equations, that the voltage-current relationship for a transistor could be described as

$$\mathbf{I}_{\mathrm{E}} = -\frac{\mathbf{I}_{\mathrm{EO}}}{1 - \alpha_{\mathrm{N}} \alpha_{\mathrm{I}}} \stackrel{\frac{q \phi_{\mathrm{E}}}{k_{\mathrm{T}}}}{(\mathrm{e}} -1) + \frac{\alpha_{\mathrm{I}} \mathbf{I}_{\mathrm{CO}}}{1 - \alpha_{\mathrm{N}} \alpha_{\mathrm{I}}} \stackrel{\frac{q \phi_{\mathrm{C}}}{k_{\mathrm{T}}}}{(\mathrm{e}} -1)$$
(1)

$$I_{\rm C} = \frac{\alpha_{\rm N} I_{\rm EO}}{1 - \alpha_{\rm N} \alpha_{\rm I}} \left( e^{\frac{q\phi_{\rm E}}{kT}} - 1 \right) - \frac{I_{\rm CO}}{1 - \alpha_{\rm N} \alpha_{\rm I}} \left( e^{\frac{q\phi_{\rm C}}{kT}} - 1 \right)$$
(2)

With the collector junction reverse biased  $\phi_{\rm C}$  is always negative which  $\frac{q\phi_{\rm C}}{q\phi_{\rm C}}$ 

makes  $e^{kT} \approx 0$ , thus, the equations reduce to

$$\mathbf{I}_{\mathrm{E}} = -\frac{\mathbf{I}_{\mathrm{EO}}}{1 - \alpha_{\mathrm{N}} \alpha_{\mathrm{I}}} \begin{pmatrix} \frac{\mathbf{q}\phi_{\mathrm{E}}}{\mathbf{k}^{\mathrm{T}}} \\ \mathbf{0} & -1 \end{pmatrix} - \frac{\alpha_{\mathrm{I}} \mathbf{I}_{\mathrm{CO}}}{1 - \alpha_{\mathrm{N}} \alpha_{\mathrm{I}}}$$
(3)

$$I_{\rm C} = \frac{\alpha_{\rm N} I_{\rm EO}}{1 - \alpha_{\rm N} \alpha_{\rm I}} \left( e^{\frac{q\phi_{\rm E}}{kT}} - 1 \right) + \frac{I_{\rm CO}}{1 - \alpha_{\rm N} \alpha_{\rm I}}$$
(4)

It is convenient to have all currents and voltages expressed in terms of magnitudes only so the equations will apply to either NPN or PNP types without the necessity of making sign corrections. Thus for an NPN type, the actual currents which flow in the cutoff region (both junctions reverse biased) are indicated on Figure A, and the equations become





Figure A — Sign Convention Used for Cut-off Condition Figure B — Sign Convention Used for On Condition

$$\mathbf{I}_{\mathbf{E}} = \frac{\mathbf{I}_{\mathbf{E}\mathbf{O}} - \alpha_{\mathbf{I}}\mathbf{I}_{\mathbf{C}\mathbf{O}}}{1 - \alpha_{\mathbf{N}}\alpha_{\mathbf{I}}} \tag{5}$$

$$\mathbf{I}_{\rm C} = \frac{-\alpha_{\rm N} \mathbf{I}_{\rm EO} + \mathbf{I}_{\rm CO}}{1 - \alpha_{\rm N} \alpha_{\rm I}} \tag{6}$$

Ebers and Moll also derive the following useful equation

$$\alpha_{\rm N} I_{\rm EO} \equiv \alpha_{\rm I} I_{\rm CO} \tag{7}$$

which can be used to simplify equations 5 and 6.

$$\mathbf{I}_{\mathbf{E}} = \frac{\mathbf{I}_{\mathbf{E}\mathbf{O}} \left(1 - \alpha_{\mathbf{N}}\right)}{1 - \alpha_{\mathbf{I}} \alpha_{\mathbf{N}}} \tag{8}$$

$$\mathbf{I}_{\mathrm{C}} = \frac{\mathbf{I}_{\mathrm{C0}}(1 - \alpha_{\mathrm{I}})}{1 - \alpha_{\mathrm{N}}\alpha_{\mathrm{I}}} \tag{9}$$

Using equations 3 and 4, the various equations given in Chapter 3 can be developed.

With both junctions forward biased, the direction of  $I_E$  and  $I_B$  have reversed from that shown in Figure A. Figure B now applies. Solving the general equations for voltages in terms of the currents and changing the sign of  $I_E$ :

$$\phi_{\rm E} = \frac{k T}{q} \ln \left[ 1 + \frac{I_{\rm E} - \alpha_{\rm I} I_{\rm C}}{I_{\rm EO}} \right] \tag{10}$$

$$\phi_{\rm C} = \frac{k\,\mathrm{T}}{q}\,\ln\left[1 + \frac{\alpha_{\rm N}\mathbf{I}_{\rm E} - \mathbf{I}_{\rm C}}{\mathbf{I}_{\rm CO}}\right] \tag{11}$$

In the Ebers & Moll analysis, the transistor model is assumed to be a homogeneous base transistor. Although no restriction is placed upon transistor geometry, voltage gradients due to  $I_R$  drops caused by the finite resistivity are neglected. In effect, this approximation restricts the geometry to devices having junctions that are parallel as found in alloy transistors. Hamilton<sup>1</sup> has shown that the graded base or drift transistor can be represented as a uniform base transistor having a narrower base width for forward current than for inverse current, and that the Ebers and Moll equations apply. Thus, the Ebers and Moll equations apply in practice to most alloy types of transistors. The drop due to the resistivity of the bulk material can be accounted for by adding resistance terms as illustrated in Chapter 4.

It is informative to consider the geometry effects in mesa type transistors which do not have plane parallel junctions, as illustrated in Figure C.



Figure C — Mesa Transistor Geometry

1. Hamilton, D. J., P. G. Griffith and D. C. Latham, "Avalanche Operation of Mesa Transistors," Engineering Research Laboratories, College of Engineering, University of Arizona, Tucson, Arizona. When the base current is large, the drop across  $r'_{B}$  can be considerable. Assume the collector current is low so that the drop across  $r_{e}$  is negligible. In this case, holes emitted by the collector would be attracted to the base region around the base contact. The active region of the transistor under the emitter would not serve as a place for stored charge, therefore, the transistor proper would not be in saturation. This situation is depicted by the equivalent circuit of Figure D. The diode represents the part of the transistor which is in saturation. For this circuit, collector-emitter voltage can be written as



Figure D — Mesa Transistor Equivalent Circuit

$$\mathbf{V}_{\mathrm{CE}} \equiv \mathbf{V}_{\mathrm{BE}} - \mathbf{V}_{\mathrm{D}}.\tag{12}$$

Expressing  $V_D$  by the ideal diode equation and neglecting bulk drops in the emitter and collector, equation 12 can be written as

$$\mathbf{V}_{\rm CE} = \phi_{\rm E} + \mathbf{I}_{\rm B} \mathbf{r'}_{\rm B} - \frac{\mathbf{k} \mathbf{T}}{\mathbf{q}} \ln \left( \frac{\mathbf{I}_{\rm F}}{\mathbf{I}_{\rm CD}} \right)$$
(13)

where  $\phi_{\rm E}$  is described by equation 4-10 since the transistor is not saturated. The diode current equals the excess base current  $I_{\rm B1} - I_{\rm C}/\beta$  and  $I_{\rm E}$  may be expressed as ( $\beta$  + 1)  $I_{\rm B}$ . Using these expressions and substituting equation 4-10 into equation 13

$$SV_{CE} = \frac{kT}{q} \ln \left[ \frac{(\beta_o + 1)I_B(1 - a_I a_N)}{I_{ED}} \right] + \frac{I_C}{\beta} r'_B - \ln \left( \frac{I_B - I_C/\beta_o}{I_{CD}} \right)$$
(14)

Using the identities  $\alpha_N I_{ED} \equiv \alpha_I I_{CD}$ , assuming  $\beta_{\alpha} \gg 1$  and  $\beta_F \equiv I_C/I_B$ , and simplifying

$$SV_{CE} = \frac{kT}{q} \ln \left[ \frac{a_N}{a_I} \left( 1 - a_N a_I \right) \frac{1}{\left( 1/\beta_F - 1/\beta_o \right)} \right] + \frac{I_C r'_B}{\beta_o}$$
(15)

The differences between equation 15 and the Ebers and Moll voltage.  $\phi_{CE}$ , are not readily apparent except for the addition of the  $\underline{I_{C}r'_{R}}$  term. Neglecting this  $\beta_{0}$ 

term, the remainder of the equation can be plotted as a family of curves depicting  $\phi_{CE}$  for a mesa transistor, as shown in Figure E. It is seen that these curves resemble those plotted from the Ebers and Moll equations as shown in Figure 4-13.



Figure E — Family of Curves Depicting ⊕<sub>CE</sub> for a Mesa Transistor

A comparison of the two  $\phi_{CE}$  terms is shown in Figure F for the case where  $a_{I} = 0.3$ , a typical value for a mesa transistor. Curves drawn for corresponding values of  $\beta_{0}$  and  $\beta_{F}$  differ by only a few millivolts until  $\beta_{F}$  becomes extremely small. Such small differences would never be seen in practice since bulk resistances normally would contribute toward a major portion of the measured SV<sub>CE</sub>, particularly when  $\beta_{F}$  is low.

In a mesa type transistor, as  $I_c$  is raised, the drop across  $r_c$  would bias the area under the emitter more negative which would attract more injected collector carriers to this region. Saturation voltage in this case would be more nearly described by the Ebers - Moll equation.

Therefore, it may be concluded that use of the Ebers - Moll equation plus the correction for device resistivity can be used to describe saturation behavior for any junction transistor.



Figure F — Comparison of  $\Phi_{\text{CE}}$  for Alloy and Mesa Transistors

### NOTES



## MOTOROLA Semiconductor Products Inc.

P.O. BOX 955 • PHOENIX 1, ARIZONA A SUBSIDIARY OF MOTOROLAINC.