

Unique IC Buffer Enhances Op Amp Designs, Tames Fast Amplifiers

Robert J. Widlar

Abstract: A unity gain IC power buffer that uses NPN output transistors while avoiding the usual problems of quasi-complementary designs is described. Free of parasitic oscillations and stable with large capacitive loads, the buffer has a 20MHz bandwidth, a 100V/µs slew and can drive \pm 10V into a 75 Ω load. Standby current is 5mA. A number of applications using the buffer are detailed, and it is shown that a buffer has many uses beyond driving a heavy load.

Introduction

An output buffer can do much more than increase the output swing of an op amp. It can also eliminate ringing with large capacitive loads. Fast buffers can improve the performance of high speed followers, integrators and sample/hold circuits, while at the same time making them much easier to work with.

Interest in buffers has been low because a reasonably priced, high performance, general purpose part has not been available. Ideally, a buffer should be fast, have no crossover distortion and drive a lot of current with large output swing. At the same time, the buffer should not eat much power, drive all capacitive loads without stability problems and cost about the same as the op amps it is used with. Naturally, current limiting and thermal overload protection would be nice.

These goals have been a dream for twenty years; but thanks to some new IC design techniques, they have finally been reached. A truly general purpose buffer has been made that is faster than most op amps but not hard to use in slow applications. It is manufactured using standard bipolar processing, and die size is 50×82 mils.

The electrical characteristics of the buffer are summarized in Table 1. Offset voltage and bias current win no medals; but the buffer will usually be driven from an op amp output and put within the feedback loop, virtually eliminating these terms as errors. Loaded voltage gain is mostly determined by the output resistance. Again, any error is much reduced with the buffer inside a feedback loop.

Unloaded, the output swings within a volt of the positive supply and almost to the negative rail. With ± 150 mA loading, this saturation voltage increases by 2.2V. Except for output voltage swing, performance is little affected for a total supply voltage between 4V and 40V. This means that it can be powered by a single 5V logic supply or ± 20 V op amp supplies.

Bandwidth and slew rate decrease somewhat with reduced load resistance. The values given in Table 1 are for a 100Ω in parallel with 100pF. The speed is quite impressive considering that quiescent current is but 5mA.

Table 1. Typical Performance of Voltage Range is 4V to 40V	the Buffer at 25°C. Supply

PARAMETER	VALUE
Output Offset Voltage	70mV
Input Bias Current	75µA
Voltage Gain	0.999
Output Resistance	7Ω
Positive Saturation Voltage	0.9V
Negative Saturation Voltage	0.1V
Output Saturation Resistance	15Ω
Peak Output Current	±300mA
Bandwidth	22MHz
Slew Rate	100V/µs
Supply Current	5mA

𝕶, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.



Design Concept

The functional schematic in Figure 1 describes the basic elements of the buffer design. The op amp drives the output sink transistor, Q30, such that the collector current of the output follower, Q29, never drops below the quiescent value (determined by I_1 and the area ratio of Q12 and Q28). As a result, the high frequency response is essentially that of a simple follower even when Q30 is supplying the load current. The internal feedback loop is isolated from the effects of capacitive loading by a small resistor in the output lead.

The scheme is not perfect in that the rate of rise of sink current is noticeably less than for source current. This can be mitigated by connecting a resistor between the bias terminal and V⁺, raising quiescent current. A feature of the final design is that the output resistance is largely independent of the follower current, giving low output resistance at low quiescent current. The output will swing to the negative rail, which is particularly useful with single-supply operation.



Figure 1. In the Buffer, Main Signal Path Is Through Followers Q21 and Q29. Op Amp Keeps Q29 Turned on Even When Q30 Is Supplying Load Current, So Response Is That of Followers

Basic Design

Figure 2 shows the essential details of the buffer design using the concept in Figure 1 (for clarity, parts common to simplified and developed schematics use the same number). The op amp uses a common base PNP pair, Q10 and Q11, degenerated with R6 and R7 for an input stage. The differential output is converted to single-ended by a current mirror, Q13 and Q14; and this drives the output sink transistor, Q30, through a follower, Q19.

A clamp, Q15, is included to insure that the output sink transistor does not turn off completely. Its biasing circuitry Q6 through Q9, is arranged such that the emitter current of Q15 is about equal to the base current of Q19 with no output load.

The control loop is stabilized with a feedforward capacitor, C1. Above 2MHz, feedback is predominantly through the capacitor. The break frequency is determined by C1 and R7 plus the emitter resistance of Q11. The loop is made stable for capacitive and resonant loading by R23, which limits the phase lag that can be induced at the emitter of Q29.

A resistor, R10, has been added to improve the negative slew response. With a large negative transient, Q29 will cut off. When this happens, R10 pulls stored charge from Q28 and provides enough voltage swing to get Q30 from its clamp level into conduction.

Start-up biasing is done with a collector FET, Q4. Once in operation, the collector current of Q6 is added to the drain current of Q4 to bias Q5. These currents plus the current through Q9 and Q10 flow through Q12 to set the output quiescent current (along with R10).

Follower Boost

The boost circuit in Figure 3 reduces the buffer standby current by at least a factor of three while improving performance. It does this by increasing the effective current gain of Q29 so that the current source current I_{C23} , can be drastically cut. Secondly, it can give under 0.5Ω follower output resistance at less than 3mA bias, something that normally takes over 40mA. Hard as it may be to believe, the boost does not degrade the high frequency response of the final design.





Figure 2. Implementation of the Buffer in Figure 1. Simple Op Amp Uses Common Base PNP Input Transistors (Q10 and Q11). Control Loop Is Stabilized with Feedforward Capacitor (C1); and Clamp (Q15) Keeps Q30 from Turning Off Entirely



Figure 3. This Boost Circuit Raises Effective Current Gain and Transconductance of the Output Transistor, Giving Low Standby Current Along with Low Output Resistance

If R19 is removed (opened), circuit operation becomes clearer. Output resistance is determined by Q24, with Q25 and Q29 providing current gain. If the current through R21 is larger than the base current of Q29, output resistance is proportionately reduced. Without R21, output resistance depends on Q29 bias, like a simple follower.

The purpose of R19 is to provide a direct AC path at high frequencies and kill unneeded gain in the boost feedback

loop. If R21 is properly selected, voltage change across R19 with loading is less than 40mV, so a small value causes no problems (increasing load does cause Q21 bias current to increase). The quiescent drop across R19 is set by sizing Q24, Q25 and Q29 geometries.

Charge Storage PNP

At high frequencies, a lateral PNP looks like a low impedance between the base and emitter because charge stored between the emitter and subcollector (the PNP base) has a capacitive effect. The input PNP, Q21, has been designed to have more than 30 times the stored charge of a standard lateral for a given emitter current. This stored charge couples in the input to slew internal stray capacitances and drive the output follower while the boost circuitry is coming into action.

Stored charge can be maximized in a lateral PNP by using large emitter area and wide base spacing. Dimensions of several mils are practical; diffusion lengths are in the order of 6 mils with good processing.



A sketch of a charge storage PNP is shown in Figure 4. With the dimensions shown, current gains of 10 can be obtained regularly. A sinker base contact is shown here because a low resistance from the base terminal to the area under the emitter is important.

The charge stored *under* the emitter is most effective in obtaining a fast charge transfer from base to emitter with minimum change of emitter base voltage. Using the notation in Figure 4, this charge varies as:

$$\mathbf{Q}_{E} \propto \frac{\mathbf{W}_{B}\mathbf{A}_{E}}{\mathbf{S}_{E}}$$
$$\propto (\mathbf{X}_{C} - \mathbf{X}_{E})\mathbf{X}_{E}$$

where S_E is the emitter periphery. With X_C fixed, it can be shown that Q_E is maximized for $X_E = 0.5X_C$.



Figure 4. Charge Storage PNP is Lateral Structure with Base and Emitter Dimensions of Several Mils. As Above, Current Gains of 10 are Practical

Isolation-Base Transistor

Transistors can be made by substituting an isolation diffusion for the normal base diffusion. Figure 5 shows the impurity profile of such a transistor. Base doping under the emitter is three orders of magnitude higher than standard transistors, and the base extends all the way to the subcollector. The measured current gains of 0.1 are not lower than might be expected.

The emitter-base voltage of an isolation-base transistor is about 120mV greater than a standard IC transistor when operating at the same emitter current. Production variations in V_{BE} are much less than standard NPNs, probably because net base doping is little affected by anything but the isolation doping.

As will be seen on the complete schematic, the isolationbase transistor is used as a bias diode for current sources because of its high V_{BE} . One (Q28) is also used in the collector of the output follower because the behavior at very high current densities is much better than a standard transistor.



Figure 5. Impurity Profile of Isolation-Base Transistor. In Contrast, Typical Standard NPN Has Peak Base Concentration of $5\times10^{16} cm^{-3}$ and Base Width of $1\mu m$

Complete Circuit

A complete schematic of the LT1010 buffer is given in Figure 6. Component identification corresponds to the simplified schematics. All details discussed thus far have been integrated into the diagram.

Current limiting for the output follower is provided by Q22 and Q31, which serve to clamp the voltage into the follower boost circuitry when the voltage across R22 equals a diode drop.

Negative current limit is less conventional because putting a sense resistor in the emitter of Q30 will seriously degrade negative slew under load. Instead, the sense resistor, R17, is in the collector. When the drop across it turns on Q27, this transistor supplies current directly to the sink current control amplifier, limiting sink current.

Should the output terminal rise above V⁺ because of some fault condition, Q27 can saturate, breaking the current limit loop. Should this happen, Q26 (a lateral collector near Q27 base) takes over to control current by removing sink drive through Q16. This reserve current limit oscillates, but in a controlled fashion.



Clamp diodes, from the output to each supply, should be used if the output can be driven beyond the supplies by a high-current source. Unlike most ICs, the LT1010 is designed so that ordinary junction diodes are effective even when the IC is much hotter than the external diodes.

Current limit is backed up by thermal overload protection. The thermal sensor is Q1, with its base biased near 400mV. When Q1 gets hot enough to pull base drive off Q2 (about 160°C), the collector of Q2 will rise, turning on Q16 and Q20. These two transistors then shut down the buffer. Including R2 generates hysteresis to control the frequency of thermal limit oscillation.

Base drive to Q20 is limited by R15, a pinched base resistor. The value of this resistor varies as transistor h_{fe} over temperature and in production, controlling the turn off current near 2mA. An emitter into the isolation wall capacitor, C2, keeps Q20 from turning on with fast signals on its collector.

In current limit or thermal limit, excessive input-output voltage might damage internal circuitry. To avoid this, back-to-back isolation Zeners, Q32 and Q33, clamp the input to the output. They are effective as long as the input current is limited to about 40mA.

Other details include the negative saturation clamp, Q17 and Q18. This clamp allows the output to saturate within 100mV of the negative supply rail without increasing supply current while recovering cleanly from saturation. The base of Q17 is connected internally into Q30 to sense voltage on the internal collector side of the saturation resistance to insure optimum operation at high currents.

When sinking large currents, the base of Q19 loads the control amplifier. This unbalances the control loop and reduces the output follower bias current. To compensate for this, the base current of Q30 is routed to the bias diode, Q12, through Q19. A small resistor, R19, aids compensation. This action raises the bias to Q23 and is responsible for increasing the input PNP bias current with sink current.



Figure 6. Complete Schematic of the LT1010 Buffer. Component Identification Corresponds to Simplified Schematics. The Isolation-Base Transistors Are Drawn with Heavy Base, as Is the Charge Storage PNP. Follower Drive Boost Has Been Included Along with Negative Saturation Clamp (Q17 and Q18) and Protection Circuitry



Final details of the design are that the collectors of Q10 and Q11 are segmented so that only a fraction of the emitter current is sent to the current mirror, with the rest dumped to V-. This allows the transistors to be operated at their f_T peak without requiring large C1. Lastly, R8 has been included to shape the temperature characteristics of output stage quiescent current.



Figure 7. Plot of the LT1010. Die Size Is 50×82 Mils

A photomicrograph of the LT1010 die is shown in Figure 7. The features pointed out are identified below.

A) Output transistors were designed to maximize high frequency performance, while obtaining some ballasting.

B) Clamp PNP base (Q17) is connected by subcollector stripe to region furthest from Q30 collector contact to isolate saturation resistance.

C) Output resistors are in floating tub so that IC tubs are not forward biased when junction diodes clamp output below V⁻.

D) A high f_T , 0.3 mil stripe, cross geometry is used for the sink transistor driver (Q19).

E) Isolation-base transistor (Q28) carries the same 500mA peak current as the output transistor but is much smaller.

F) MOS capacitor (C1) takes up considerable area.

G) Capacitance formed by diffusing emitter into isolation wall takes advantage of unused area.

H) Charge storage PNP.



Buffer Performance

Table 1 in the Introduction summarizes the typical specifications of the LT1010 buffer. The IC is supplied in three standard power packages: the solid kovar base TO-5 (TO-39), the steel TO-3, and the plastic TO-220. The bias terminal is not available in the TO-39 package because it has only four leads, compared to five for the other packages.

The thermal resistance for one output transistor, excluding the package, is 20°C/W because it was kept as small as possible to enhance speed. This explains the junction-to-case thermal resistance of 40°C/W for the TO-39 package and 25°C/W for the TO-3 and TO-220, again for one transistor. With AC loads, both transistors will be conducting; if the frequency is high enough, thermal resistance is reduced by 10°C/W.

The operating case temperature range for the LT1010 is –55°C to 125°C. The maximum junction temperature for the internal power transistors is 150°C. A commercial version, the LT1010C, is also available. It rated for 0°C to 100°C case temperature with a maximum junction temperature of 125°C.

The following curves describe the buffer performance in some detail. The fact that quiescent current boost (5mA - 40mA) is not available on the TO-39 package should be noted.

Bandwidth



Figure 8. The Dependence of Small Signal Bandwidth on Load Resistance and Quiescent Current Boost Is Shown Here. The 100pF Capacitive Load That Is Specified Limits the Bandwidth That Can Be Obtained with Boost and Light Loads

Phase Delay



Figure 9. The Phase Delay Gives More Useful Information About High Frequency Performance Than Bandwidth. This Is a Plot of Phase Delay as a Function of Frequency with 50 Ω and 100 Ω Loads. Capacitive Loading Is 100pF, and Quiescent Current Is Not Boosted



Figure 10. This Shows Reduction in Phase Lag with Quiescent Current Boosted to 40mA ($R_{BIAS} = 20\Omega$)

Step Response



Figure 11. The Small Signal Step Response with 100Ω Load Shows a 2ns Output Delay. This Gives an Excess Phase Delay of 15° at 20MHz, Explaining Why the –3dB Bandwidth Is Greater Than the Frequency for 45° Phase Delay.

(C) = (C)

Figure 12. The Unloaded Small Signal Output Impedance Stays Down to 1MHz, Indicating the Frequency Limit of the Follower Boost Circuitry

Capacitive Loading



Figure 13. These Frequency Response Plots, with Capacitive Load Only, Show That Nothing Unusual Happens as Load Capacitance Is Varied Over a Wide Range. Minor Peaking Is Reduced with Quiescent Current Boost

Slew Response



Figure 14. The Negative Slew Delay Is Reduced by Using Quiescent Current Boost (40mA). Positive Slew Is Not Affected by Boost.



Output Impedance



Figure 15. The Worst-Case Slew Response, Going from OV to –10V, Is Plotted Here. It Is Clear That Substantial Improvement Can be Made with Quiescent Current Boost



Figure 17. The No Load Supply Current Increases Above 1MHz Under Large Signal Conditions. This Is a Quiescent Current Boost Caused by Charging of Internal Capacitances. It Does Give Very Good Power Bandwidth Even with Load, Although the Excess Dissipation May Cause the IC to Go into Power Limit

Input Offset Voltage



Figure 18. The Offset Voltage is Determined by Matching Between the Output Follower and the Input PNP. The Charge Storage PNP on the Input Is Run at High Injection Levels to Maximize Stored Charge. Therefore, the High Offset Voltage Drift Shown Here Is No Surprise. The Offset Voltage Change with Supply Voltage Shown in the Figure Is Mostly Positive Supply Sensitivity. Changing the Negative Supply by 35V Shifts Offset by 5mV



Figure 16. This 500ns Slew Residue Is Caused by Recovery of the Follower Boost Circuitry. For Positive Outputs, the Boost Circuit Is Hit Hard by the Input Through the Charge Storage PNP. For Negative Outputs, it Is Hit by the Leading Edge Overshoot on the Output. Recovery Is from a Positive Boost Overshoot in Both Cases.

LINEAR TECHNOLOGY

Input Bias Current



Figure 19. The Increase in Bias Current with Temperature Reflects the Current Gain Characteristics of the Charge Storage PNP. Sensitivity of Bias Current to Supply Voltage Is About Three Times Greater on Positive Supply

Voltage Gain



Figure 21. The Unloaded Voltage Gain Is High Enough to Be Ignored in Most Any Application. In Practice, Gain Will Be Determined by the Load Working Against the Output Resistance



Figure 20. The Change in Input Bias Current with Load Current Is Not Excessive, but it Shows That the Follower Is Not Designed for Working with High Source Resistances. For Positive Output Current, Increase Is Caused by Follower Boost. For Negative Output, It Results from Sink Transistor Base Current Increasing Bias to the Input PNP Current Source

Output Resistance



Figure 22. The Output Resistance Is Essentially Independent of DC Output Loading. The Temperature Sensitivity Is Shown Here



Output Noise Voltage



Figure 23. The Noise Performance of a Buffer Is of Small Concern Unless it Is Grossly Bad. This Plot Shows That the Buffer Noise Is Low by Comparison to the Excess Output Noise of Op Amps



Figure 24. The Positive Saturation Voltage (Referred to the Positive Supply) Is Plotted Here as a Function of Temperature. Unloaded Saturation Voltage Is 0.9V, with the Saturation Voltage Increasing Linearly with Current to 150mA



Figure 25. This Curve Gives the Negative Saturation Voltage. Unloaded Saturation Voltage Is <0.1V, Again Increasing Linearly with Current. The Saturation Characteristics Are Negligibly Affected by Supply Voltage and Are Used to Determine Output Swing Under Load

Supply Current



Figure 26. Supply Current Is Not Greatly Affected by Supply Voltage, as Shown in This Expanded-Scale Plot. This Accounts for the 4V to 40V Supply Range with Unchanged Specifications

Saturation Voltage



Figure 27. The Quiescent Current Boost Is Determined by the Bias Terminal Voltage Across an External Resistor. This Expanded-Scale Plot Shows the Change in Bias Terminal Voltage with Temperature. The Voltage Increases Less Than 20mV as the Total Supply Voltage Is Raised from 4.5V to 40V



Figure 29. Distortion Is Low to 100kHz, Even without Quiescent Current Boost. The Influence of Load Resistance Is Indicated Here

Total Harmonic Distortion



Figure 28. The Buffer Distortion Is Not High, Even When it Is Outside a Feedback Loop, as Shown Here. The Reduced-Distortion Curve Is for 20mA Supply Current

Maximum Power



Figure 30. These Curves Indicate the Peak Power Capability of One Output Transistor for $T_C = 85^{\circ}$ C. With AC Loading, Power Is Divided Between the Two Output Transistors. This Can Reduce Thermal Resistance to 30°C/W for the TO-39 and 15°C/W for the TO-3, as Long as the Frequency Is High Enough That the Peak Rating of Neither Transistor Is Exceeded



Short Circuit Characteristics



Figure 31. The Output Short Circuit Current Is Plotted Here as a Function of Temperature. Above 160°C it Falls Off Sharply Because of Thermal Limit. The Peak Output Current Is Equal to the Short Circuit Current; with Capacitive Loads Greater Than 1nF, Current Limiting Can Reduce Slew Rate



Figure 32. The Input Characteristics, with the Output Shorted, Are Plotted Here. The Input Is Clamped to the Output to Protect Internal Circuitry. Therefore, it Is Necessary to Externally Limit Input Current. The Output-Current Limit of IC Op Amps Is Adequate Protection

Isolating Capacitive Loads

The buffered follower in Figure 33a shows the recommended method of isolating capacitive loads. At lower frequencies, the buffer is within the feedback loop so that offset voltage and gain errors are negligible. At higher frequencies (above 80kHz here) op amp feedback is through C1 so that phase shift from the load capacitance acting against the buffer output impedance does not cause instability.

The initial step response is the same as if the buffer were outside the feedback loop; the gain error of the buffer is then corrected by the op amp with a time constant determined by R1C1. This is shown in Figure 33b.

With small load capacitors, the bandwidth is determined by the slower of the two amplifiers. The op amp and the buffer in Figure 33 give a bandwidth near 15MHz. This is reduced for capacitive loads greater than 1nF (determined by the output impedance of the buffer).

Feedback-loop stability with large capacitive loads is determined by the ratio of the feedback time constant (R1C1) to that of the buffer output resistance and load capacitance ($R_{OUT}C_L$). A stability factor, m, can be expressed as

$$m = \frac{R1C1}{R_{0UT}C_L}$$

where R_{OUT} is the buffer output resistance.



Figure 33. Capacitive Loading on This Buffered Follower Reduces Bandwidth Without Causing Ringing. Step Response with No Capacitive Load Has Residue as Shown Here





Figure 34. Large Signal Step Response (\pm 5V) of the Buffered Follower in Figure 33 for Indicated Loads

The measured large signal step response for the circuit in Figure 33a is given in Figure 34 for various loads. For $m\geq 4~(C_L\leq 0.068\mu F)$ there is overshoot but no ringing. For $m<1~(C_L>0.33\mu F)$ ringing becomes pronounced.



Figure 35. Measured Settling For Output Steps in Figure 34. For Capacitive Loads Less Than $0.068\mu F~(m=4)$ Settling Is Based on a $2\mu s$ Time Constant

The settling time constant is determined by R1C1 for $m \ge 4$. Without capacitive loading, the initial error on the output step is smaller, so time to settle is less. The settling characteristics are shown in Figure 35.

With R1C1 as shown in Figure 33, any op amp with a bandwidth greater than 200kHz will give the same results on stability. Settling time, however, will be dominated by the slew rate limitations of slow op amps.

Certain op amps, like the LM118, have back-to-back protection diodes across the input terminals. With input rise times in excess of the op amp slew rate, C1 can be charged through these diodes, increasing settling time. Including R2 in series with the input takes care of the problem. Good supply bypass (22μ F solid tantalum) should be used because high peak currents are required to drive load capacitors and supply transients can feed into the op amp, increasing settling time.

The same load isolation technique is shown applied to an inverting amplifier in Figure 36. The response differs in that the output rise time and bandwidth are limited by R1C1. This does reduce overshoot for $m \ge 4$, as shown in Figure 37. For m < 4, response approaches that of the follower.



(36b) Step Response

Figure 36. With an Inverter, Bandwidth and Rise Time Are Limited by $R1C_L$. For $m \ge 4$, Capacitive Loading Has Little Effect on Bandwidth





Figure 37. Large Signal Pulse Response of the Inverter in Figure 36.

Although the small signal bandwidth is reduced by C1, considerable isolation can be obtained without reducing it below the power bandwidth. Often, bandwidth reduction is desirable to filter high frequency noise or unwanted signals.

An alternate method of isolating capacitive loads is to buffer an inverter output with the follower shown in Figure 33.

Capacitive load isolation for non-inverting amplifiers is shown in Figure 38, along with the step response for small C_L . Rise time of the initial step is reduced with increasing C_L , and response approaches that of the inverter.



Figure 38. With Non-Inverting Amplifier, Rise Time of Initial Step Decreases with Increasing $\textbf{C}_L.$ Stability Requirements Are the Same as for Follower and Inverter

Integrators

A lowpass amplifier can be formed just by using large C1 with the inverter in Figure 36, as long as the op amp is capable of supplying the required current to the summing junction and the increase in closed loop output impedance above the cutoff frequency is not a problem (it will never rise above the buffer output impedance).

If the integrating capacitor must be driven from the buffer output, the circuit in Figure 39 can be used to provide capacitive load isolation. The method does introduce errors, as is shown in the figure.

The op amp does not respond instantly to an input step, and the input current is supplied by the buffer output. The resulting change in buffer output voltage is seen at the real summing junction and is corrected at an R1C1 time constant. As the output ramps, the voltage change across C1 generates a current through R1, shifting the real summing junction off ground.



Figure 39. Capacitive Load Isolation for a Lowpass or Integrating Amplifier When Integrating Capacitor Must Go to Buffer Output. Response Given Is for Negative Input Step

Figure 40 shows the voltage on the real summing junction for an input square wave. Both error terms are apparent in the top curve. With $C_L = 0.33\mu$ F, response is reasonable. This suggest that m = 1 be used as a stability criterion for this type of circuit if the shift of real summing node voltage with output ramp is a problem. A capacitor can be used on the real summing junction to absorb current transients and reduce spiking, as shown in the lower curve.



Figure 40. Step Response of the Integrating Amplifier in Figure 39. The Real Summing Junction Voltage Is Shown for ±0.5mA Input Change

With large R2 and $C_S = 0$, the output voltage of the integrator will be the response of an ideal integrator plus the voltage of the real summing junction. Large C_S will increase the high frequency loop gain so that this is no longer true.

Impulse Integrator

With certain sensors, like radiation detectors, the output is delivered in short, high current bursts. Frequently, it is necessary to integrate these impulses to determine net charge. A complication with some solid-state sensors is that the peak voltage across them must be kept low to avoid error.

The circuit in Figure 41 will integrate high current pulses while keeping the summing note under control. Although it increases noise gain, C_S is often required for stability and to absorb the leading edge of fast pulses. The buffer increases the peak current available to the summing node and improves stability by isolating C_f and C_S from the op amp output. Increased output drive capability is a bonus.



Figure 41. Buffer Increases Current Available to Summing Node. Input Capacitor Absorbs Input Impulses and Raises Loop Gain

The summing node response to a 100mA, 100ns input impulse is shown in Figure 42 for three different cases. With $C_S = 0.33\mu$ F, the LT118A will settle faster than the LF156 because of its higher gain-bandwidth product; but C_S cannot be made much smaller for $C_f = 0.01\mu$ F. The LF156 works with $C_S = 0.02\mu$ F and settles even faster because it goes through unity gain at a frequency where the LT1010 is better able to handle $C_f = 0.01\mu$ F as a load capacitance. However, the smaller C_S does allow the summing node to get further off null during the input impulse.



Figure 42. Summing Node Voltage of Impulse Integrator in Figure 41 with 100mA, 100ns Input Impulse and –10mA Recovery



Parallel Operation

Parallel operation provides reduced output impedance, more drive capability and increased frequency response under load. Any number of buffers can be directly paralleled as long as the increased dissipation in individual units caused by mismatches of output resistance and offset voltage is taken into account.



Figure 43. When Two Buffers Are Paralleled, a Current Can Flow Between Outputs, But Total Supply Current Is Not Greatly Affected

When the inputs and outputs of two buffers are connected together as shown in Figure 43, a current, ΔI_{OUT} , flows between the output:

$$\Delta I_{\text{OUT}} = \frac{V_{\text{OSI}} - V_{\text{OS2}}}{R_{\text{OUT1}} + R_{\text{OUT2}}}$$

where V_{OS} and R_{OUT} are the offset voltage and output resistance of the respective buffers.

Normally, the negative supply current of one unit will increase and the other decrease, with the positive supply current staying the same. The worst-case ($V_{IN} \rightarrow V^+$) increase in standby dissipation can be assumed to be $\Delta I_{OUT} V_T$, where V_T is the total supply voltage.

Offset voltage is specified worst-case over a range of supply voltages, input voltage and temperature. It would be unrealistic to use these worst-case numbers above because paralleled units are operating under identical conditions. The offset voltage specified for $V_S = \pm 15V$, $V_{IN} = 0$ and $T_A = 25^{\circ}$ C will suffice for a worst-case condition.

Output load current will be divided based on the output resistance of the individual buffers. Therefore, the available output current will not quite be doubled unless output resistances are matched. As for offset voltage above, the 25°C limits should be used for worst-case calculations.

Parallel operation is not thermally unstable. Should one unit get hotter than its mates, its share of the output and its standby dissipation will decrease.

As a practical matter, parallel connection needs only some increased attention to heat sinking. In some applications, a few ohms equalization resistance in each output may be wise. Only the most demanding applications should require matching, and then just of output resistance at 25°C.

Wideband Amplifiers

Figure 44 shows the buffer inside the feedback loop of a wideband amplifier that is not unity gain stable. In this case, C1 is not used to isolate capacitive loads. Instead, it provides an optimum value of phase lead to correct for the buffer phase lag with a limited range of load capacitances.



Figure 44. Capacitive Load Isolation Described Earlier Does Not Apply For Amplifiers That Are Not Unity Gain Stable. This 8MHz, $A_V = 9$ Amplifier Handles Only 200pF Load Capacitance

With the TO-3 and TO-220 packages, behavior can be improved by raising the quiescent current with a 20Ω resistor from the bias terminal to V⁺. Alternately, devices in the TO-39 package can be operated in parallel.

Putting the buffer outside the feedback loop, as shown in Figure 45, will give capacitive load isolation, with large output capacitors only reducing bandwidth. Buffer offset, referred to the op amp input, is divided by the gain. If the load resistance is known, gain error is determined by the output resistance tolerance. Distortion is low.



The 50Ω video line splitter in Figure 46 puts feedback on one buffer, with others slaved. Offset and gain accuracy of slaves depends on their matching with master.

When driving long cables, including a resistor in series with the output should be considered. Although it reduces gain, it does isolate the feedback amplifier from the effects of unterminated lines which present a resonant load.

When working with wideband amplifiers, special attention should always be paid to supply bypassing, stray capacitance and keeping leads short. Direct grounding of test probes, rather than the usual ground clip lead, is absolutely necessary for reasonable results.

The LT1010 has slew limitations that are not obvious from standard specifications. Negative slew is subject to glitching, but this can be minimized with quiescent current boost. The appearance is always worse with fast rise signal generators than in practical applications.







Figure 46. This Video Line Splitter Has Feedback on One Buffer with Others Slaved. Offset and Gain Accuracy of Slaves Depends on Matching with Master

Track and Hold

A 5MHz track and hold circuit is shown in Figure 47. It has a power bandwidth of 400kHz with a \pm 10V signal swing.

The buffered input-follower drives the hold capacitor, C4, through Q1, a low resistance ($<5\Omega$) FET switch. The positive hold command is supplied by TTL logic with Q3 level shifting to the switch driver, Q2.

When the FET gate is driven to V^- for hold, it pulls charge that depends upon the input voltage and drain-gate capacitance out of the hold capacitor. A compensating charge is put into the hold capacitor through C3.

Below the FET pinch voltage, the gate capacitance increases sharply. Since the FET will always be pinched off in hold, the turn-off charge from this excess capacitance will be constant over the input voltage range.

Going into hold, the inverting amplifier, A4, makes the positive voltage step into C3 proportional to the negative step on the switch gate, plus a constant to account for the increased capacitance below pinch-off. The step into hold is made independent of the input level with R7 and adjusted to zero with R10 (initially setting up for $V_{IN} = \pm 5V$ avoids special problems at input voltage extremes). The circuit is brought into adjustment range for a particular design with an appropriate value for C3, although a couple hundred ohms in series with C3 may be advised for larger values to insure the stability of A4.

The positive input voltage range is determined by the common mode range of the op amps. However, if the output of A4 saturates, gate-capacitance compensation will be affected.

The input voltage must be above the negative supply by at least the pinch voltage of the FET to keep it off in hold. In addition, the negative supply must be sufficient to maintain current in D2; or gate-capacitance compensation will suffer. The voltage on the emitter of Q2 can be made more negative than the op amp supplies to extend the operating range.

Since internal dissipation can be quite high when driving fast signals into a capacitive load, using a buffer in a power package is recommended.¹ Raising buffer quiescent current to 40mA with R3 improves frequency response.

Note 1. Overheating of the buffer causes a sharp reduction in slew rate before thermal limit is activated.



an16f



Figure 47. A 5MHz Track and Hold. With Buffer, Bandwidth and Slew Rate Is Little Affected by the Hold Capacitor. Compensation for Gate Capacitance of FET Switch Is Included

This circuit is equally useful as a fast acquisition sample and hold. An LF156 might be used for A3 to reduce drift in hold because its lower slew rate is not usually a problem in this application.

Bidirectional Current Sources

The voltage-to-current converter in Figure 48 uses the standard op amp configuration. It has differential input, so either input can be grounded for the desired output sense. Output is bidirectional.

Maximum output resistance is obtained by trimming the resistors. High frequency output characteristics will depend on the bandwidth and slew rate of the op amp, as well as stray capacitance to the op amp inputs. This ± 150 mA current source had a measured output resistance of 3M Ω and 48nF equivalent output capacitance.

Using an LT118A and lower feedback resistors would give much lower output capacitance at the expense of output resistance.



Figure 48. This Voltage/Current Converter Requires Excellent Resistor Matching or Trimming to Get High Output Resistance. Buffer Increases Output Current and Capacitive Load Stability with Small R4



In Figure 49, an instrumentation amplifier is used to eliminate the feedback resistors and any sensitivity to stray capacitances. The circuit had a measured output resistance of $6M\Omega$ and an equivalent output capacitance of 19nF. Pins 7 and 8 of the LM163 are differential inputs, but they are loaded internally with $50k\Omega$ to V⁻. Either input can be grounded to get the desired output sense. Because of the loading, the input should be driven from a low impedance source like an op amp.

Both circuits are stable for all capacitive loads.



Figure 49. Voltage/Current Converter Using Instrumentation Amplifier Does Not Require Matched Resistors

Voltage Regulator

Even though it operates from a single supply, the circuit in Figure 50 will regulate voltage down to 200mV. It will also source or sink current.

The circuit's ability to handle capacitive loads is determined by R3 and C1. The values given are optimized for up to 1μ F output capacitance, as might be required for an IC test supply.

The purpose of C1 is to lower the drive impedance to the buffer at high frequencies because the high frequency output impedance of the LM10 runs above $1k\Omega$. Without C1 there could be low level oscillation at certain capacitive loads.

It is important to connect Pin 4 of the LM10 and the bottom of R2 to a common ground point to avoid poor regulation because of ground loop problems.



Figure 50. This Voltage Regulator Operates From a Single Supply Yet Is Adjustable Down to 200mV and Can Source or Sink Current

Voltage/Current Regulator

Figure 51 shows a fast power buffer that regulates the output voltage at V_V until the load current reaches a value programmed by V_I . For heavier loads it is a fast, precision current regulator.



Figure 51. This Circuit Is a Power Buffer with Automatic Transition into Precision, Programmable Current Limit. Fast, Clean Response Into and Out of Current Limit is a Feature of the Design.

With output current below the current limit, the current regulator is disconnected from the loop by D1, with D2 keeping its output out of saturation. This output clamp enables the current regulator to get control of the output current from the buffer current limit within a microsecond for an instantaneous short.



In the voltage regulation mode, A1 and A2 act as a fast voltage follower using the capacitive load isolation technique described earlier. Load transient recovery, as well as capacitive load stability, are determined by C1. Recovery from short circuit is clean.

Bidirectional current limit can be provided by adding another op amp connected as a complement to A3. Increased output current and less sensitivity to capacitive loading are obtained by paralleling buffers.

This circuit can be used to make an operational power supply with a bandwidth up to 10MHz that is well suited to IC testing. Output impedance is low without output capacitors and current limit is fast so that it will not damage sensitive circuits. The bandwidth and slew rate are reduced to 2MHz and $15V/\mu s^2$ (without paralleling) by the $0.01\mu F$ required for supply bypass on many ICs. Large output capacitors can be accommodated by switching a larger capacitor across C1.

Supply Splitter

Dual supply op amps and comparators can be operated from a single supply by creating an artificial ground at half the supply voltage. The supply splitter in Figure 52 can source or sink 150mA.

The output capacitor, C2, can be made as large as necessary to absorb current transients. An input capacitor is also used on the buffer to avoid high frequency instability that can be caused by high source impedance.



Figure 52. Using the Buffer to Supply an Artificial Ground (V⁺/2) to Operate Dual Supply Op Amps and Comparators from a Single Supply

Overload Clamping

The input of a summing amplifier is at virtual ground as long as it is in the active region. With overloads this is no longer true unless the feedback is kept active.

Figure 53 shows a chopper-stabilized current-to-voltage converter. It is capable of 10pA resolution, yet is able to keep the summing node under control with overload currents to \pm 150mA.

During normal operation, D3 and D4 are not conducting; and R1 absorbs any leakage current from the Zener clamps, D6 and D7. In overload, current is supplied to the summing node through the Zener clamps rather than the scaling resistor, R2. A capacitor on the input absorbs fast transients.



Figure 53. Chopper-Stabilized Current/Voltage Converter Has Picoampere Sensitivity, Yet Is Capable of Keeping Summing Node Under Control with 150mA Input Current

Note 2. Slewing large capacitors causes high buffer dissipation.

Conclusions

A new class-B output stage has been described that is particularly well suited to IC designs. It is fast and avoids the parasitic oscillation problems of the quasi-complementary output. This has been combined with the charge storage transistor, a new diode structure and a novel boost circuit to make a general-purpose buffer that combines speed, large output drive and low standby current. The buffer has been well characterized and shows few disagreeable characteristics.

The applications section has demonstrated that buffers can be quite useful in everyday analog design. They also

make touchy wideband amplifiers easy to use. The availability of a low cost, high performance IC buffer should be a stimulus to expanding upon these applications. Buffers no longer need to be considered an exotic component; they will become a standard analog design tool.

Acknowledgement

Thanks are due to Felisa Velasco for special engineering assembly which was key to product development and to Guy Hoover for doing most of the experimental work presented here.

APPENDIX

The following summarizes some design details that might otherwise be overlooked when first using the buffer. An equivalent circuit is given, and guaranteed electrical characteristics from the data sheet are listed for reference.

Supply Bypass

The buffer is no more sensitive to supply bypassing than slower op amps, as far as stability is concerned. The 0.1μ F disc ceramic capacitors usually recommended for op amps are certainly adequate for low frequency work. As always, keeping the capacitor leads short and using a ground plane is prudent, especially when operating at high frequencies.

The buffer slew rate can be reduced by inadequate supply bypass. With output current changes much above 100mA/ μ s, using 10 μ F solid tantalum capacitors on both supplies is good practice, although bypassing from the positive to the negative supply may suffice.

When used in conjunction with an op amp and heavily loaded (resistive or capacitive), the buffer can couple into supply leads common to the op amp causing stability problems with the overall loop and extended settling time.

Adequate bypassing can usually be provided by $10\mu F$ solid tantalum capacitors. Alternately, smaller capacitors

could be used with decoupling resistors. Sometimes the op amp has much better high frequency rejection on one supply, so bypass requirements are less on this supply.

Power Dissipation

In many applications, the LT1010 will require heat sinking. Thermal resistance, junction to still air is 150°C/W for the TO-39 package, 100°C/W for the TO-220 package and 60°C/W for the TO-3 package. Circulating air, a heat sink or mounting the package to a printed circuit board will reduce thermal resistance.

In DC circuits, buffer dissipation is easily computed. In AC circuits, signal waveshape and the nature of the load determine dissipation. Peak dissipation can be several times average with reactive loads. It is particularly important to determine dissipation when driving large load capacitance.

With AC loading, power is divided between the two output transistors. This reduces the effective thermal resistance, junction to case, to 30°C/W for the TO-39 package and 15°C/W for the TO-3 and TO-220 packages, as long as the peak rating of neither output transistor is exceeded. Figure 30 indicates the peak dissipation capabilities of one output transistor.



Overload Protection

The LT1010 has both instantaneous current limit and thermal overload protection. Foldback current limiting has not been used, enabling the buffer to drive complex loads without limiting. Because of this, it is capable of power dissipation in excess of its continuous ratings.

Normally, thermal overload protection will limit dissipation and prevent damage. However, with more than 30V across the conducting output transistor, thermal limiting is not quick enough to insure protection in current limit. The thermal protection is effective with 40V across the conducting output transistor as long as the load current is otherwise limited to 150mA.

Drive Impedance

When driving capacitive loads, the LT1010 likes to be driven from a low source impedance at high frequencies. Certain low power op amps (e.g., the LM10) are marginal in this respect. Some care may be required to avoid oscillations, especially at low temperatures.

Bypassing the buffer input with more than 200pF will solve the problem. Raising the operating current also works, but this cannot be done with the TO-39 package.

Equivalent Circuit

Below 1MHz, the LT1010 is quite accurately represented by the equivalent circuit shown in Figure A for both small and large signal operation. The internal element, A1, is an idealized buffer with the unloaded gain specified for the LT1010. Otherwise, it has zero offset voltage, bias current and output resistance. The output of A1 saturates to its supply terminals.

Loaded voltage gain can be determined from the unloaded gain, A_V , the output resistance, R_{OUT} , and the load resistance, RL, using

$$A_{VL} = \frac{A_{VL}R_L}{R_{OUT} + R_L}$$

Maximum positive output swing is given by

$$V_{0UT}^{+} = \frac{(V^{+} - V_{S0S}^{+})R_{L}}{R_{SAT} + R_{L}}$$

where V_{SOS} is the unloaded output saturation voltage and R_{SAT} is the output saturation resistance.

The input swing required for this output is

$$V_{IN}^{+} = V_{OUT}^{+} \left(1 + \frac{R_{OUT}}{R_L}\right) - V_{OS} + \Delta V_{OS}$$

where ΔV_{OS} is the clipping allowed in making the saturation measurements (100mV)

The negative output swing and input drive requirements are determined similarly. The values given in Figure A are typicals; worst-case numbers are obtained from the data sheet reproduced on the back page.



Figure A. An Idealized Buffer, A1, as Modified by This Equivalent Circuit Describes the LT1010 at Low Frequencies



Absolute Maximum Ratings

Total Supply Voltage	±22V
Continuous Output Current	±150mA
Continuous Power Dissipation (Note 1)	
LT1010MK	5.0W
LT1010CK	4.0W
LT1010CT	4.0W
LT1010MH	3.1W
LT1010CH	2.5W
Input Current (Note 2)	±40mA
Operating Junction Temperature	
LT1010M	–55°C to 150°C
LT1010C	0°C to 125°C
Storage Temperature Range	–65°C to 150°C
Lead Temperature (Soldering, 10 sec) .	300°C

Connection Diagrams



Electrical Characteristics

SYMBOL V _{os}	PARAMETER Output Offset Voltage			LT1010M		LT1010C		
		CONDITIONS (Note 4)	MIN	MAX	MIN	MAX	UNITS	
		(Note 3)	•	20 –10	150 220	0 –20	150 220	mV mV
		$V_{\rm S} = \pm 15 V, V_{\rm IN} = 0 V$		40	90	20	100	mV
I _B	Input Bias Current	$I_{OUT} = 0mA$ $I_{OUT} \le 150mA$	•	0 0 0	150 250 300	0 0 0	250 500 800	μΑ μΑ μΑ
Av	Large-Signal Voltage Gain		•	0.995	1.00	0.995	1.00	V/V
	Output Resistance	I _{OUT} = ±1mA I _{OUT} = ±150mA	•	6 6	9 9 12	5 5	10 10 12	Ω Ω Ω
	Slew Rate	$V_{S} = \pm 15V, V_{IN} = \pm 10V, V_{OUT} = \pm 8V, R_{L} = 100\Omega$		75		75		V/µs
V _{SOS} +	Positive Saturation Offset	Note 4, I _{OUT} = 0	•		1.0 1.1		1.0 1.1	V V
V _{SOS} ⁻	Negative Saturation Offset	Note 4, I _{OUT} = 0	•		0.2 0.3		0.2 0.3	V V
R _{SAT}	Saturation Resistance	Note 4, I _{OUT} = ±150mA	•		18 24		22 28	Ω Ω
V _{BIAS}	Bias Terminal Voltage	Note 5, $R_{BIAS} = 20\Omega$	•	750 560	810 925	700 560	840 880	mV mV
I _S	Supply Current	$I_{OUT} = 0, I_{BIAS} = 0$	•		8 9		9 10	mA mA

Note 1: For case temperatures above 25°C, dissipation ust be derated based on a thermal resistance of 25°C/W with the K and T packages or 40°C/W with the H package. See applications information.

Note 2: In current limit or thermal limit, input current increases sharply with input-output differentials greater than 8V; so input current must be limited. Input current also rises rapidly for input voltages 8V above V⁺ or 0.5V below V⁻.

Note 3: Specifications apply for $4.5V \le V_S \le 40V$, $V^- + 0.5V \le V_{IN} \le V^+ - 1.5V$ and $I_{OUT} = 0$, unless otherwise stated. Temperature range is $-55^{\circ}C \le T_J \le 150^{\circ}C$, $T_C \le 125^{\circ}C$, for the LT1010M and $0^{\circ}C \le T_J \le 125^{\circ}C$, $T_C \le 100^{\circ}C$, for the LT1010C. The \bullet and **boldface type** on limits denote the specifications that apply over the full temperature range.

Note 4: The output saturation characteristics are measured with 100mV output clipping. See applications information for determining available output swing and input drive requirements for a given load. **Note 5:** With the TO-3 and TO-220 packages, output stage quiescent

current can be increased by connecting a resistor between the bias pin and V⁺. The increase is equal to the bias terminal voltage divided by this resistance.

