

SY6530

MICROPROCESSOR PRODUCTS

APRIL 1979

- 8 bit bi-directional Data Bus for direct communication with the microprocessor
- 1024 x 8 ROM

NCORPORATEC

- 64 x 8 static RAM
- Two 8 bit bi-directional data ports for interface to peripherals
- Two programmable I/O Peripheral Data Direction
- Programmable Interval Timer •
- Programmable Interval Timer Interrupt
- TTL & CMOS compatible peripheral lines
- Peripheral pins with Direct Transistor Drive Capability ۰.
- High Impedence Three-State Data Pins
- Allows up to 7K contiguous bytes of ROM with no. external decoding



The SY6530 is designed to operate in conjunction with the SY6500 microprocessor Family. It is comprised of a mask programmable 1024 x 8 ROM, a 64 x 8 static RAM, two software controlled 8 bit bi-directional data ports allowing direct interfacing between the microprocessor unit and peripheral devices, and a software programmable interval timer with interrupt, capable of timing in various intervals from 1 to 262,144 clock periods.



SYNERTEK[®] INC.

-

•

[:] 755

S

SY6530

.

ABSOLUTE MAXIMUM RATINGS

-

.

. .

•

Supply Voltage (V _{CC})	3 to +7.0V
Input/Output Voltage (VIN)	
Operating Temperature (TOP)	
Storage Temperature Range (TSTG)	-55 to +150°C

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0V$, $T_A = 0^{\circ}C$ to 70°C)

	Symbol	Min.	Typ.	Max.	Unit
Input High Voltage	∨ін	2.4	1	Vcc	V
Input Low Voltage	VIL	-0.3		0.4	V
Input Leakage Current; VIN * VSS +5V AØ-A9, RS, R/W, RES, Ø2, PB6*, PB5*	lin		1.0	2.5	μА

Input Leakage Current for High Impedence State (Three State); VIN = .4V to 2.4V; D0-D7	ITSI		:	±1.0	±1	10.0	μA
Input High Current; VIN = 2.4V							
	ЧН	-10	00.	-300.			μA
PAØ-PA7, PBØ-PB7							•
Low Input Current; VIN = .4V	hL			-1.0	-	1,6	mΑ
PAØ-PA7, PBØ-PB7	VOH						
Output High Voltage	*UH	2	.4			4	
$V_{CC} = MIN, I_{LOAD} \le -100\mu A (PAØ-PA7, PBØ-PB7, DØ-D7)$.5]			
ILOAD < -3mA (PAØ, PBØ)			.5				
Output Low Voltage	VOL					0.4	v
V _{CC} = MiN, ILOAD < 1.6mA			_ ·· - a				r
Output High Current (Sourcing);	юн		~~	1000			
VOH ≥ 2.4V (PAØ-PA7, PBØ-PB7, DØ-D7)		-1	uu j	-1000			μA
≥ 1.5V Available for other than TTL		-3	.0	-5.0			mА
(Darlingtons) (PAØ, PBØ)		 					
Output Low Current (Sinking); VOL ≤ .4V	IOL	1.	.6				mA
Clock Input Capacitance	CCLK					30	pF
Input Capacitance	CIN					10	pF
Output Capacitance	COUT	[10	ρF
Power Dissipation	PD			500		700 1	mW
when Programmed as address pins Alt values are D.C. readings	CDICTI	cs				Max.	Uni
WRITE TIMING CHARACT	- <u></u> -			T		6 DJAY	1 1 1 1 1 1 1
WRITE TIMING CHARACT Characteristic	Symb	0	Min.	Түр	·	1114.	_
·	Symb T _{CY}	с	Min. 1	Түр		10	-
Characteristic	Symb T _{CY} T _R , 1	C F	1	Түр			μs
Characteristic Clock Period	Symb T _{CY}	C F	Min. 1 470	Түр		10	μs ns
Characteristic Clock Period Rise & Fall Times	Symb T _{CY} T _R , 1	C	1	Түр	• • •	10	μs ns
Characteristic Clock Period Rise & Fall Times Clock Pulse Width	Symb T _{CY} T _R , 1 T _C	C C C W	1 470	Түр	· · · · · · · · · · · · · · · · · · ·	10	μs ns ns
Characteristic Clock Period Rise & Fall Times Clock Pulse Width R/W valid before positive transition of clock	Symb T _{CY} T _R , 1 T _C T _W	C F CW W	1 470 180	Түр		10	μs ns ns ns
Characteristic Clock Period Rise & Fall Times Clock Pulse Width R/W valid before positive transition of clock Address valid before positive transition of clock	Symb T _{CY} T _R , 1 T _C T _W	C F CW W	1 470 180 180	Түр		10	μs ns ns ns
Characteristic Clock Period Rise & Fall Times Clock Pulse Width R/W valid before positive transition of clock Address valid before positive transition of clock Data bus valid before negative transition of clock	Symb T _C Y T _R , T T _C T _W T _{AC}		1 470 180 180 300	Түр		10	μs ns ns ns ns
Characteristic Clock Period Rise & Fall Times Clock Pulse Width R/W valid before positive transition of clock Address valid before positive transition of clock Data bus valid before negative transition of clock Data Bus Hold Time Peripheral data valid after negative transition of clock	Symb T _{CY} T _R , 1 T _C T _W T _{AC} T _{DC} T _{HV}		1 470 180 180 300	Түр		10	μs ns ns ns ns ns μs
Characteristic Clock Period Rise & Fall Times Clock Pulse Width R/W valid before positive transition of clock Address valid before positive transition of clock Data bus valid before negative transition of clock Data Bus Hold Time Peripheral data valid after negative transition of clock Peripheral data valid after negative transition of clock driving CMOS	Symb T _{CY} T _R , 1 T _C T _W T _{AC} T _{DC} T _{HV}		1 470 180 180 300	Түр	· ·	10 25 1	μs ns ns ns ns rs μs
Characteristic Clock Period Rise & Fall Times Clock Pulse Width R/W valid before positive transition of clock Address valid before positive transition of clock Data bus valid before negative transition of clock Data Bus Hold Time Peripheral data valid after negative transition of clock	Symb T _{CY} T _R , 1 T _C T _W T _{AC} T _{DC} T _{HV}	C F C W W W OS	1 470 180 180 300	Түр		10 25 1	μs ns ns ns ns ns fis μs ns

756

-

				S \	/65
READ TIMING CHARACTER	RISTICS		-	-	
Characteristic	Symbol	Min.	Τγρ.	Max.	Uni
R/W valid before positive transition of clock	TWCR	180			ns
Address valid before positive transition of clock	TACR	180			ns
Peripheral data valid before positive transition of clock	TPCR	300		-	n
Data bus valid after positive transition of clock	TCDR		· .	395	n
Data Bus Hold Time	THR	10			n
IRQ (Interval Timer Interrupt) valid before positive transition of clock	TIC	200			n
R/W hold time after negative clock transition	TCWR	0			<u>n:</u>
Address hold time	ТСАН	0			ns

.

Loading = 30 pF + 1 TTL load for PAØ-PA7, PBØ-PB7

= 130 pF + 1 TTL load for DØ-D7

.

INTERFACE SIGNAL DESCRIPTION

Reset (RES)

During system initialization a low (<0.4V) on the RES input will cause a zeroing of all four I/O registers. This in turn will cause all I/O buses to act as inputs thus protecting external components from possible damage and erroneous data while the system is being configured under software control. The Data Bus Buffers are put into an OFF-STATE during reset. Interrupt capability is disabled with the RES signal. The RES signal must be held low for at least one clock period when reset is required.

Input Clock (ϕ_2)

The input clock is a system Phase Two clock which can be either a low level clock (VIL < 0.4, VIH > 2.4 or high level clock $V_{1L} < 0.2, V_{1H} = V_{CC} \begin{pmatrix} +.3 \\ -2 \end{pmatrix}$.

Read/Write (R/W)

The R/W is supplied by the microprocessor array and is used to control the transfer of data to and from the microprocessor array and the SY6530. A high on the R/W pin allows the processor to read (with proper addressing) the data supplied by the SY6530. A low on the R/W pin allows a write (with proper addressing) to the SY6530.

Interrupt Request (IRQ)

The IRQ pin is an interrupt pin from the interval timer. This same pin, if not used as an interrupt, can be used as a peripheral 1/O pin (PB7). When used as an interrupt, the pin should be set up as an input by the data direction register. The pin will be normally high with a low indicating an interrupt from the SY6530. An external pull-up device is not required; however, if collector-OR'd with other devices, the internal pullup may be omitted with a mask option.

Data Bus (D0-D7)

The SY6530 has eight bi-directional data pins (D0-D7). These pins connect to the system's data lines and allow transfer of data to and from the microprocessor array. The output buffers remain in the off state except when a Read operation occurs.

Peripheral Data Ports (PAO-PA7, PBO-PB7)

The SY6530 has 16 pins available for peripheral I/O operations. Each pin is individually software programmable to act as either an input or an output. The 16 pins are divided into 2 8-bit ports, PAO-PA7 and PBO-PB7. PB5, PB6 and PB7 also have other uses which are discussed in later sections. The pins are set up as an input by writing a "O" into the corresponding bit of the data direction register. A "1" into the data direction register will cause its corresponding bit to be an output. When in the input mode, the peripheral output buffers are in the "1" state and a pull-up device acts as less than one TTL load to the peripheral data lines. On a Read operation, the microprocessor unit reads the peripheral pin. When the peripheral device gets information from the SY6530 it receives data stored in the data register. The microproccessor will read correct information if the peripheral lines are greater than 2.0 volts for a "1" and less than 0.8 volts for a "0" as the peripheral pins are all TTL compatible. Pins PAO and PBO are also capable of sourcing 3 ma at

1.5V, thus making them capable of direct transistor drive.

Address Lines (A0-A9)

There are 10 address pins. In addition to these 10, there is the ROM SELECT (RS) pin. The above pins, AO-A9 and ROM SELECT, are always used as addressing pins. There are 2 additional pins which are mask programmable and can be used either individually or together as CHIP SELECTS. They are pins PB5 and PB6. When used as peripheral data pins they cannot be used as chip selects.

757



758

5

SY6530

5

SY6530

INTERNAL ORGANIZATION

A block diagram of the internal architecture is shown in Figure 1. The SY6530 is divided into four basic sections, RAM, ROM, I/O and TIMER. The RAM and ROM interface directly with the microprocessor through the system data bus and address lines. The I/O section consists of 2.8-bit halves. Each half contains a Data Direction Register (DDR) and an I/O Register.

ROM 1 K Byte (8 K Bits)

The 8K ROM is in a 1024 x 8 configuration. Address lines A0-A9, as well as RS are needed to address the entire ROM. With the addition of CS1 and CS2, seven SY6530's may be addressed, giving 7168 x 8 bits of contiguous ROM.

RAM - 64 Bytes (512 Bits)

A 64 x 8 static RAM is contained on the SY6530. It is addressed by A0-A5 (Byte Select), RS, A6, A7, A8, A9, and, depending on the number of chips in the system, CS1 and CS2.

Internal Peripheral Registers

There are four internal registers, two data direction registers and two peripheral I/O data registers. The two data direction registers (A side and B side) control the direction of the data into and out of the peripheral pins. A "1" written into the Data Direction Register sets up the corresponding peripheral buffer pin as an output. Therefore, anything then written into the I/O Register will appear on that corresponding peripheral pin. A "0" written into the DDR inhibits the output buffer from transmitting data to or from the I/O Register. For example, a "1" loaded into data direction A, position 3, sets up peripheral pin PA3 as an output. If a "0" had been loaded, PA3 would be configured as an input and remain in the high state. The two data I/O registers are used to latch data from the Data Bus during a Write operation until the peripheral device can read the data supplied by the microprocessor array.

During a read operation the microprocessor is not reading the I/O Registers but in fact is reading the peripheral data pins. For the peripheral data pins which are programmed as outputs the microprocessor will read the corresponding data bits of the I/O Register. The only way the I/O Register data can be changed is by a microprocessor Write operation. The I/O Register is not affected by a Read of the data on the peripheral pins.

Interval Timer

The Timer section of the SY6530 contains three basic parts: preliminary divide down register, programmable 8-bit register and interrupt logic. These are illustrated in Figure 4.

The interval timer can be programmed to count up to 256 time intervals. Each time interval can be either 1T, 8T, 64T or 1024T increments, where T is the system clock period. When a full count is reached, an interrupt flag is set to a logic "1". After the interrupt flag is set the internal clock begins counting down to a maximum of -255T. Thus, after the interrupt flag is set, a Read of the timer will tell how long since the flag was set to a maximum of 255T.

The 8 bit system Data Bus is used to transfer data to and from the Interval Timer. If a count of 52 time intervis were to be counted, the pattern 0.0.1.1.0.1.0.0 would be put on the Data Bus and written into the Interval Time register.

At the same time that data is being written into the Interval Timer, the counting intervals of 1, 8 64, 1024T are decoded from address lines A0 and A1. During a Read or Write operation address line A3 controls the interrupt capability of PB7, i.e., $A_3 = 1$ enables \overline{IRQ} on PB7, $A_3 = 0$ disables \overline{IRQ} on PB7. When PB7 is used as an interrupt flag with the interval timer it should be programmed as an input. If PB7 is enabled by A3 and an interrupt occurs PB7 will go low. When the timer is read prior to the interrupt flag being set, the number of time intervals remaining will be read, i.e., 51, 50, 49, etc.

When the timer has counted down to 0 0 0 0 0 0 0 0 0 on the next count time an interrupt will occur and the counter will read 1 1 1 1 1 1 1 1 1 1. After interrupt, the timer register decrements at a divide by "1" rate of the system clock. If after interrupt, the timer is read and a value of 1 1 1 0 0 1 1 1 is read, the time since interrupt is 28T. The value read is in two's complement.

```
Value read = 11100100
Complement = 00011011
ADD 1 = = 00011100 = 28.
```

.

Thus to arrive at the total elapsed time; merely do a two's complement add to the original time written into the timer. Again, assume time written as 0 0 1 1 0 1 0 0 (=52). With a divide by 8, total time to interrup is (52 x 8) +1 = 417T. Total elapsed time would be 416T + 28T = 444T, assuming the value read after interrupt was 1 1 1 0 0 1 0 0. After interrupt, whenever the timer is written or read the interrupt is reset. However, the reading of the timer at the same time the interrupt occurs will not reset the interrupt flag. Figure 5 illustrates an example of interrupt.

759



When reading the timer after an interrupt, A3 should be low so as to disable the IRQ pin. This is done so as to avoid future interrupts until another Write timer operation.

ADDRESSING

Addressing of the SY6530 offers many variations to the user for greater flexibility. The system may be configured with RAM in lower memory, ROM in higher memory, and I/O registers with interval timers between the extremes. There are 10 address lines (A0-A9). In addition there is the possibility of 3 additional address lines to be used as chip-selects and to distinguish between ROM, RAM, I/O and interval timer. Two of the additional lines are CS1 and CS2. The chip-select pins can also be PB5 and PB6. Whether the pins are used as chip-selects or peripheral I/O pins is a mask option and must be specified when ordering the part. Both pins act independently of each other in that either or both pins may be designated as chip-select. The third additional address line is RS. In a 2-chip system, RS would be used to distinguish between ROM and non-ROM sections of the SY6530. With the addressing pins available, a total of 7K contiguous ROM may be addressed with no external decode. Below is an example of a 1-chip and a 7-chip SY6530 addressing scheme.

One-Chip Addressing

· ·

Figure 6 illustrates a 1-chip system for the SY6530.

•

760

•

· .

SY6530

- .

.

.

.



Seven-Chip Addressing

In the 7-chip system the objective would be to have 7K of contiguous ROM, with RAM in low order memory. The 7K of ROM could be placed between addresses 65,535 and 1024. For this case, assume A13, A14, and A15 are all 1 when addressing ROM, and 0 when addressing RAM or I/O. This would place the 7K ROM between addresses 65,535 and 58,367. The 2 pins designated as chip-select or I/O would be mask programmed as chip-select pins. Pin RS would be connected to address line A10. Pins CS1 and CS2 would be connected to address lines A11 and A12 respectively. See

The two examples shown would allow addressing of the ROM and RAM; however, once the 1/O or timer has been addressed, further decoding is necessary to select which of the L/O registers is desired, as well as the coding of the interval timer.

I/O Register - Timer Addressing

• . . .

-

.

Figure 8 illustrates the address decoding for the internal elements and timer programming. Address lines A2 distinguishes 1/O registers from the timer. When A2 is high and 1/O timer select is high, the I/O registers are addressed. Once the I/O registers are addressed, address lines A1 and A0 decode the desired register. When the timer is selected A1 and A0 decode the divide by matrix. This decoding is defined in Figure 8. In addition, address A3 is used to enable the interrupt flag to PB7.

761

•

5

SY6530

		6530 SEVEN C	2 CS1		1 SCHE	ME	. •	• •
		· A1		RSØ A10	A O		·. ·	
SY6530 #1,	ROM SELECT	_		Alu	A9	A 8	A7	A6
	RAM SELECT	0	0	1 O	X	x	х	X
	I/O TIMER	0	0	0	0	0	0	0
SY6530 #2,	ROM SELECT	0	1	U	I	0	0	0
	RAM SELECT	o o	0	0	X	X	X	X
· · ·	I/O TIMER	õ	Ő	0	0	0	0	1
SY6530 #3,	ROM SELECT	Ū	ĩ	1	X	0	0	1
	RAM SELECT	0	0	0	Ô	X	x	X
	I/O TIMER	0	0	0	1	0	1	0
SY6530 #4,	ROM SELECT	1	Ō	Õ	· x	x	I V	U
	RAM SELECT	0	0	0 0	0-	Â	1	X
SY6530 #5,	I/O TIMER	0	0	Õ	1	ň	1	•
310330 #5,	ROM SELECT	1	0	1	x	x	ч Х	I V
	RAM SELECT	0	0	0	ò	1	ô	ñ
SY6530 #6,	I/O TIMER	. 0	0	0	1	1	õ	ñ
от 6330 ж о ,	ROM SELECT	1	1	0	x	x	x	x
	RAM SELECT I/O TIMER	0	0	0	0	1	0	1
SY6530 #7,	ROM SELECT	0	0	0	1	1	0	1
•	RAM SELECT	1	1	1	x	x	х	х
	I/O TIMER	Ű	0	0	0	1	1	0
	URE 8. ADDRESSI	NG DECODE F	OR I/O R	EGISTE	RAND	TIMER	R	
		NG DECODE F ADDRESSING D	OR I/O R DECODE	EGISTE	RAND	TIMER	2	
	ROM	NG DECODE F ADDRESSING D RAM	OR I/O R DECODE I/O TIMI	EGISTE		TIMER	۰. ۲	
		NG DECODE F ADDRESSING D	OR I/O R DECODE	EGISTE			A1	ÂO
EAD ROM	ROM	NG DECODE F ADDRESSING D RAM	OR I/O R DECODE I/O TIMI	EGISTE			 	A0
EAD ROM	ROM	NG DECODE F ADDRESSING D RAM SELECT	OR I/O R DECODE I/O TIMI	EGISTE			 	A0 —
EAD ROM RITE RAM EAD RAM	ROM	NG DECODE F ADDRESSING D RAM SELECT	OR I/O R DECODE I/O TIMI	EGISTE			 	A0 _
READ ROM RITE RAM READ RAM RITE DDRA	ROM	NG DECODE F ADDRESSING D RAM SELECT	OR I/O R DECODE I/O TIMI	EGISTEI ER T R/ 1 0 1	W A:	3 A2 - - -	A1 - -	A0
EAD ROM RITE RAM EAD RAM	ROM SELECT 1 0 0	NG DECODE F ADDRESSING D RAM SELECT	OR I/O R DECODE I/O TIMI	EGISTE	W A:		A1 - - 0	A0 1
READ ROM RITE RAM READ RAM RITE DDRA	ROM SELECT 1 0 0	NG DECODE F ADDRESSING D RAM SELECT	OR I/O R DECODE I/O TIMI	EGISTEI ER T R/ 1 0 1	W A:	3 A2 - - -	A1 - -	A0 1
READ ROM WRITE RAM EAD RAM WRITE DDRA	ROM SELECT 1 0 0	NG DECODE F ADDRESSING D RAM SELECT	OR I/O R DECODE I/O TIMI	EGISTEI ER T R/ 1 0 1	W A:	3 A2 - - -	A1 - - 0	A0 - 1 1 1
EAD ROM RITE RAM EAD RAM RITE DDRA EAD DDRA RITE DDRB EAD DDRB	ROM SELECT 1 0 0	NG DECODE F ADDRESSING D RAM SELECT	OR I/O R DECODE I/O TIMI	EGISTEI ER T R/ 1 0 1	W A:	3 A2 - - -	A1 - - 0	A0 - 1 1 1 1
READ ROM RITE RAM EAD RAM RITE DDRA EAD DDRA RITE DDRB EAD DDRB RITE PER, REG, A	ROM SELECT 1 0 0	NG DECODE F ADDRESSING D RAM SELECT	OR I/O R DECODE I/O TIMI	EGISTEI ER T R/ 1 0 1	W A:	3 A2 - - -	A1 - - 0	A0 - 1 1 1 1 0
READ ROM WRITE RAM EAD RAM RITE DDRA RITE DDRA RITE DDRB EAD DDRB RITE PER, REG, A EAD PER, REG, A	ROM SELECT 1 0 0	NG DECODE F ADDRESSING D RAM SELECT	OR I/O R DECODE I/O TIMI	EGISTEI ER T R/ 1 0 1	W A:	B A2 - - 0 0 0 0	A1 0 1 1	A0 1 1 1 0 0
READ ROM WRITE RAM EAD RAM RITE DDRA RITE DDRA RITE DDRB EAD DDRB RITE PER, REG, A EAD PER, REG, A RITE PER, REG, 8	ROM SELECT 1 0 0	NG DECODE F ADDRESSING D RAM SELECT	OR I/O R DECODE I/O TIMI	EGISTEI ER T R/ 1 0 1	₩ A: 	B A2 - - 0 0 0 0 0	A1 0 1 1 0	 1 1 1 0
READ ROM WRITE RAM EAD RAM RITE DDRA EAD DDRA RITE DDRB EAD DDRB RITE PER, REG, A RITE PER, REG, A RITE PER, REG, B EAD PER, REG, B	ROM SELECT 1 0 0	NG DECODE F ADDRESSING D RAM SELECT	OR I/O R DECODE I/O TIMI	EGISTEI ER T R/ 1 0 1	W A:	B A2 - - 0 0 0 0 0	A1 0 1 1 0	 1 1 1 0 0
READ ROM WRITE RAM EAD RAM RITE DDRA RITE DDRA RITE DDRB EAD DDRB RITE PER, REG, A EAD PER, REG, A RITE PER, REG, 8	ROM SELECT 1 0 0	NG DECODE F ADDRESSING D RAM SELECT	OR I/O R DECODE I/O TIMI	EGISTEI ER T R/ 1 0 1	W A:	B A2 - - 0 0 0 0 0	A1 0 1 1 0	
READ ROM WRITE RAM EAD RAM RITE DDRA EAD DDRA RITE DDRB EAD DDRB RITE PER, REG, A RITE PER, REG, A RITE PER, REG, B EAD PER, REG, B	ROM SELECT 1 0 0	NG DECODE F ADDRESSING D RAM SELECT	OR I/O R DECODE I/O TIMI	EGISTE R T R/ 1 0 1 0 1 0 1 0 1 0 1	₩ A:	B A2 - - 0 0 0 0 0	A1 0 0 1 1 0 0 1 1 1	
READ ROM WRITE RAM EAD RAM RITE DDRA EAD DDRA RITE DDRB EAD DDRB RITE PER, REG, A RITE PER, REG, 8 EAD PER, REG, 8 EAD PER, REG, 8 EAD PER, REG, 8	ROM SELECT 1 0 0	NG DECODE F ADDRESSING D RAM SELECT	OR I/O R DECODE I/O TIMI	EGISTE ER T R/ 1 0 1 0 1 0 1 0 1 0	W A:	B A2 - - 0 0 0 0 0	A1 0 1 1 0 1 1 1 1	
READ ROM RITE RAM RAD RAM RITE DDRA EAD DDRA RITE DDRB RITE PER, REG, A RITE PER, REG, A RITE PER, REG, 8 EAD PER, REG, 8 EAD PER, REG, 8 EAD PER, REG, 8	ROM SELECT 1 0 0	NG DECODE F ADDRESSING D RAM SELECT	OR I/O R DECODE I/O TIMI	EGISTE ER T R/ 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	W A:	B A2 - - 0 0 0 0 0	A1 0 0 1 1 0 0 1 1 1	
READ ROM WRITE RAM EAD RAM WRITE DDRA EAD DDRA RITE DDRB EAD DDRB RITE PER, REG, A RITE PER, REG, A RITE PER, REG, B EAD PER, REG, B RITE TIMER ÷ 1T ÷ 8T ÷ 64T	ROM SELECT 1 0 0	NG DECODE F ADDRESSING D RAM SELECT	OR I/O R DECODE I/O TIMI	EGISTE ER T R/ 1 0 1 0 1 0 1 0 1 0	W A:	B A2 - - 0 0 0 0 0	A1 0 1 1 0 1 1 1 1	
READ ROM WRITE RAM READ RAM READ RAM WRITE DDRA EAD DDRA RITE ODRB RITE PER, REG, A RITE PER, REG, A RITE PER, REG, 8 EAD PER, REG, 8 EAD PER, REG, 8 EAD PER, REG, 8 EAD PER, REG, 8	ROM SELECT 1 0 0	NG DECODE F ADDRESSING D RAM SELECT	OR I/O R DECODE I/O TIMI	EGISTE ER T R/ 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	W A:	B A2 - - 0 0 0 0 0	A1 0 1 1 0 1 1 1 1	



-

.

-

762



SY6530

-





PROGRAMMING INSTRUCTIONS

The SY6530 utilizes computer aided techniques to manufacture and test custom ROM patterns. The pattern and address coding is supplied to Synertek in any of several formats.

- 1) 2708-type EPROMs.
- 2) Synertek data card formats.
- 3) Other input formats, providing they can be translated into one of the above.

Synertek Data Card Format

5

A. The format for the first and all succeeding records, except for the last record, in a file is as follows:

:N1N0 A3A2A1A0 (D1D0)1 (D1D0)2 X3X2X1X0 where:

1. All characters (N,A,D,X) are the ASCII characters 0 through F, each representing a hexadecimal digit.

2. ; is a record mark indicating the start of a record.

 N1N0 = the number of bytes of data in this record (in hexadecimal). Each pair of hexadecimal characters (D1D0) represents a single byte in the record.

A3A2A1A0 = the hexadecimal starting address for the record. A3 represents address bits 15 through 12; etc.
 The 8-bit byte represented by (D1D0)1 is stored in address A3A2A1A0; (D1D0)2 is stored in (A3A2A1A0)
 + 1, etc.

- 5. (D1D0) = two hexadecimal digits representing an 8-bit byte of data. (D1 = high order 4 binary bits and D0 = low-order 4 bits). A maximum of 18 (Hex) or 24 (decimal) bytes of data per record is permitted.
- X3X2X1X0 = record check sum. This is the hexadecimal sum of all characters in the record, including N1N0 and A3A2A1A0 but excluding the record mark and the check sum characters. To generate the check sum, each

byte of data (represented by two ASCII characters), is treated as 8 binary bits. The binary sum of these 8-bit bytes is truncated to 16 binary bits (4 hexadecimal digits) and is then represented in the record as four ASCII characters (X3X2X1X0).

763



- B. The format for the last record in a file is as follows:
 - $00 \quad C_3C_2C_1C_0 \quad X_3X_2X_1X_0$
 - 1. 00 = zero bytes of data in this record. This identifies this as the final record in a file.
 - 2. C3C2C1C0 = the total number of records (in hexadecimal) in this file, including the last record.
 - 3. $X_3X_2X_1X_0 = check sum for this record.$
- C. Example

The following example illustrates the exact format of the hex interface file in both listing and punched paper tape form.

; 18 F000 CA86004 C00 F0 FDF9212 D2 1 FF292 DBF2161 F5 F7 FF657 D677 D0 D40 ; 18 F018 E564672 DFD7575 E50000 CF4112 F800925198 D200539192 F20 C98 ; 18 F03008 DB02880810 DE12 D894189 AC2830 E9800 FBB6232 F087 F650 AA5 ; 18 F048036 E20 EF2 FA58 D4465 E8 FDF93 DE775 EF257 FB520 ED64657 C0 DEB ; 18 F0607 F11 D05A1 EDF0250 B0 DAFE009252909912 DB108 A0298 DE080 C0D ; 18 F078 D95058 DF82 D2 D79 A00 ED65 E68724 EE05212764 A5 F5 BDA9050 E2C ; 18 F090 EC20 FF652525246933213 F20 FF31293 B7 E18 D65042 DE40500 A92 ; 18 F0A81 E5 E5 B02534 A53 DE4 A9 B189259969 F589 E5 E92 DF52 DE9 E9 A0 CA2 ; 18 F0 C000 B3268 D2400 EF6765 E7 A0 B5606725217 D20 AF35 EDF5202 F0 C08 ; 18 F0 D869252534 2 B35256 CDF12 F2785 FFF547 FD2 E2 D6525 B DF5A720 U26 ; 10 F0 F012 DB020 F1 A1 ABF86 D2 DA9 ADAC8 DECA1 B0 A12

;0000080008

ADDITIONAL PATTERN INFORMATION

In addition to the ROM data patterns, it is necessary to provide the information outlined below.

CUSTOMER NAME

CUSTOMER PART NO.

CUSTOMER CONTACT (NAME)

CUSTUMER TELEPHONE NO. CS1/PB6 (ENTER "CS1" OR "PB6") CS2/PB5 (ENTER "CS2" OR "PB5") PULL-UP RESISTOR ON PB7 ("YES" OR "NO")

LOGIC FORMAT ("POS" OR "NEG")

DEVICE ADDRESSING (Enter "H" for High, "L" for Low, or "N" for don't care)

					·		
	RS	CS1	CS2	A9	A8	A7	A6
ROM SELECT	······································			VIIII			
RAM SELECT							
1/O TIMER SELECT							



764

SY6530 CUSTOMER SPECIFICATION FORM

1. Date. 2. Customer name.

3. Customer part no. (maximum 10 digits)

- 4. Synertek "C" number.
- 5. Customer Contact.
- 6. Customer phone number

CS1

PB6

Chip Select Code (Check one square in each block)

CS2	
PB5	

PULL UP	YES	
ON PB7	NO	

8. ROM/RAM/I-O SELECTS (Specify H or L or N (don't care) in each box.

	RS,	CS1	CS2	A9	A8	A7	A6
ROM SELECT				N	N	N	N
RAM SELECT							
I/O SELECT							

9. Customer's Input

Punched Cards	
Punched Tape	C

10. Data Format

MOS Technology	
Intel Hex	D
Intel BPNF	
Binary	

11. Logic Format

Positive 🛛 Negative 🛛

12. Verification Status

Hold D Not Required

