

# R6500 Microcomputer System DATA SHEET

# CRT CONTROLLER (CRTC)

## DESCRIPTION

The R6545-1 CRT Controller (CRTC) is designed to interface an 8-bit microprocessor to CRT raster scan video displays, and adds an advanced CRT controller to the established and expanding line of R6500 products.

The R6545-1 provides refresh memory addresses and character generator row addresses which allow up to 16K characters with 32 scan lines per character to be addressed. A major advantage of the R6545-1 is that the refresh memory may be addressed in either straight binary or by row/column.

Other functions in the R6545-1 include an internal cursor register which generates a cursor output when its contents are equal to the current refresh address. Programmable cursor start and end registers allow a cursor of up to the full character scan in height to be placed on any scan lines of the character. Variable cursor display blink rates are provided. A light pen strobe input allows capture of the current refresh address in an internal light pen register. The refresh address lines are configured to provide direct dynamic memory refresh.

All timing for the video refresh memory signals is derived from the character clock input. Shift register, latch, and multiplex control signals (when needed) are provided by external high-speed timing. The mode control register allows noninterlaced video display modes at 50 or 60 Hz refresh rate. The internal status register may be used to monitor the R6545-1 operation. The RES input allows the CRTC-generated field rate to be dynamically-synchronized with line frequency jitter.

# FEATURES

- Compatible with 8-bit microprocessors
- Up to 2.5 MHz character clock operation
- Refresh RAM may be configured in row/column or straight binary addressing
- Alphanumeric and limited graphics capability
- · Up and down scrolling by page, line, or character
- Programmable Vertical Sync Width
- Fully programmable display (rows, columns, character matrix)
- Non-interlaced scan
- 50/60 Hz operation
- Fully programmable cursor
- · Light pen register
- Addresses refresh RAM to 16K characters
- No external DMA required
- Internal status register
- 40-Pin ceramic or plastic DIP
- Pin-compatible with MC6845
- Single +5 ±5% Volt Power Supply

VSS	2   3   4   5   6   7   8   9   10   11   12   13   14   15   16   17   18   19		VSYNC HSYNC RA0 RA1 RA2 RA3 RA4 D0 D1 D2 D3 D4 D5 D6 D7 CS RS ¢2 R/W CCLK
R6545-1 Pir	Configura	ation	
10040-1 Fil	oomiguid	auon	

## **ORDERING INFORMATION**

Part Number	Package Type	Frequency	Temperature Range	
R6545-1P	Plastic	1 MHz	0°C to +70°C	
R6545-1AP	Plastic	2 MHz	0°C to +70°C	
R6545-1C	Ceramic	1 MHz	0°C to +70°C	
R6545-1AC	Ceramic	2 MHz	0°C to +70°C	

Rockwell International Corporation 1980 All Rights Reserved Printed in U.S.A. Specifications subject to change without notice Document No. 29000 D67 December 1980

## **INTERFACE SIGNAL DESCRIPTION**

## **CPU INTERFACE**

## Ø2 (Phase 2 Clock)

The input clock is the system Phase 2 ( $\phi$ 2) clock and is used to trigger all data transfers between the system processor (CPU) and the R6545-1. Since there is no maximum limit to the allowable  $\phi$ 2 clock time, it is not necessary for it to be a continuous clock. This capability permits the R6545-1 to be easily interfaced to non-6500 compatible microprocessors.

## R/W (Read/Write)

The R/ $\overline{W}$  input signal generated by the processor is used to control the direction of data transfers. A high on the R/ $\overline{W}$  pin allows the processor to read the data supplied by the R6545-1, a low on the R/ $\overline{W}$  pin allows data on data lines D0-D7 to be written into the R6545-1.

## **CS** (Chip Select)

The Chip Select input is normally connected to the processor address bus either directly or through a decoder. The R6545-1 is selected when  $\overrightarrow{CS}$  is low.

## **RS (Register Select)**

The Register Select input is used to access internal registers. A low on this pin permits writes (R/W = low) into the Address Register and reads (R/W = high) from the Status Register. The contents of the Address Register is the identity of the register accessed when RS is high.

## D0-D7 (Data Bus)

D0-D7 are the eight data lines used to transfer data between the processor and the R6545-1. These lines are bidirectional and are normally high-impedance except during read cycles when the chip is selected ( $\overline{CS} = low$ ).

## **VIDEO INTERFACE**

#### HSYNC (Horizontal Sync)

The HSYNC signal is an active-high output used to determine the horizontal position of displayed text. It may drive a CRT monitor directly or may be used for composite video generation. HSYNC time position and width are fully programmable.

## **VSYNC (Vertical Sync)**

The VSYNC signal is an active high output used to determine the vertical position of displayed text. Like HSYNC, VSYNC may be used to drive a CRT monitor or composite video generation circuits. VSYNC time position and width are both programmable.

## **DISPLAY ENABLE (Display Enable)**

The DISPLAY ENABLE signal is an active-high output used to indicate when the R6545-1 is generating active display information. The number of horizontal display characters per row and the number of vertical display rows are both fully programmable and together are used to generate the DISPLAY ENABLE signal. DISPLAY ENABLE can be delayed one character time by setting bit 4 of R8 equal to 1.

### **CURSOR (Cursor Coincidence)**

The CURSOR signal is an active-high output used to indicate when the scan coincides with the programmed cursor position. The cursor position may be programmed to be any character in the address field. Furthermore, within the character, the cursor may be programmed to be any block of scan lines, since the start scan line and the end scan line are both programmable. The cursor position may be delayed by one character time by setting Bit 5 of R8 to A "1".

## LPEN (Light Pen Strobe)

The LPEN signal is an edge-sensitive input used to load the internal Light Pen Register with the contents of the Refresh Scan Counter at the time the active edge occurs. The active edge of LPEN is the low-to-high transition.

## **CCLK (Clock)**

The CCLK signal is the character timing clock input and is used as the time base for all internal count/control functions.

## RES

The RES signal is an active-low input used to initialize all internal scan counter circuits. When RES is low, all internal counters are stopped and cleared, all scan and video outputs are low, and control registers are unaffected. RES must stay low for at least one CCLK period. All scan timing is initiated when RES goes high. In this way, RES can be used to synchronize display frame timing with line frequency. RES may also be used to synchronize multiple CRTC's in horizontal and/or vertical split screen operation.

## **REFRESH RAM AND CHARACTER ROM INTERFACE**

#### MA0-MA13 (Refresh RAM Address Lines)

These 14 signals are active-high outputs used to address the Refresh RAM for character storage and display operations. The starting scan address is fully programmable and the ending scan address is determined by the total number of characters displayed, which is also programmable, in terms of characters/ line and lines/frame.

There are two selectable address modes for MA0-MA13:

In the straight binary mode (R8, Mode Control, bit 2 = "0"), characters are stored in successive memory locations. Thus, the software must be designed such that row and column character coordinates are translated into sequentially-numbered addresses. In the <u>row/column</u> mode (R8, Mode Control, bit 2 = "1"), MA0-MA7 become column addresses CC0-CC7 and MA8-MA13 become row addresses CR0-CR5. In this case, the software can manipulate characters in terms of row and column locations, but additional address compression circuits are needed to convert the CC0-CC7 and CR0-CR5 addresses into a memory-efficient binary address scheme.

#### **RA0-RA4 (Raster Address Lines)**

These 5 signals are active-high outputs used to select each raster scan within an individual character row. The number of raster scan lines is programmable and determines the character height, including spaces between character rows.

## INTERNAL REGISTER ORGANIZATION

		Ad	dre	ss R	legi	ster	Ber		na an an an Anna Anna an Anna Anna an Anna Anna an Anna	Read (R/W =	Write (R/W =			Re	gist	ter E	Bit	
ĊŚ	RS	4	3	2	1	0	Reg. No.	Register Name	<b>Register Units</b>	High)	Low)	7	6	5	4	3	2	1 0
1	x	x	x	x	x	x	x					$\mathbb{Z}$	$\mathbb{Z}$	$\mathbb{Z}$	$\mathbb{Z}$	$\square$	Δ	Δ
0	0	X	X	X	X	X	х	Address Register	Register No.		V		$\vee$		4	3	2	1 0
0	0	Х	X	X	X	X	X	Status Register	_	V		$\checkmark$	6	5		$\land$	$\angle$	Δ
0	1	0	0	0	0	0	R0	Horizontal Total Char	No. of Characters/Row		V	7	6	5	4	3	2	1 0
0	1	0	0	0	0	1	R1	Horizontal Displayed Char	No. of Characters/Row		V	7	6	5	4	3	2	1 0
0	1	0	0	0	1	0	R2	Horizontal Sync Position	Character Position			7	6	5	4	3	2	1 0
0	1	0	0	0	1	1	R3	YSYNC, HSYNC Widths	No. of Scan Lines, Characters		V	7	6	5	4	3	2	1 0
0	1	0	0	1	0	0	R4	Vertical Total Rows	No. of Character Rows		V	$\vee$	6	5	4	3	2	1 0
0	1	0	0	1	0	1	R5	Vertical Total Adjust Lines	No. of Scan Lines		V	1	$\mathbb{V}$	Z	4	3	2	1 0
0	1	0	0	1	1	0	R6	Vertical Displayed Rows	No. of Character Rows		V	1	6	5	4	3	2	1 0
0	1	0	0	1	1	1	R7	Vertical Sync Position	No. of Character Rows		V	$\lor$	6	5	4	3	2	1 0
0	1	0	1	0	0	0	R8	Mode Control			V	7	6	5	4	3	2	1 0
0	1	0	1	0	0	1	R9	Scan Line	No. of Scan Lines		V	$\swarrow$	$\mathbb{Z}$	$\mathbb{Z}$	4	3	2	1 0
0	1	0	1	0	1	0	R10	Cursor Start Line	Scan Line No.		V	/	6	5	4	3	2	1 0
0	1	0	1	0	1	1	R11	Cursor End Line	Scan Line No.			1	$\mathbb{Z}$	$\vee$	4	3	2	10
0	1	0	1	1	0	0	R12	Display Start Address (H)			V	1	1/	5	4	3	2	1 0
0	1	0	1	1	0	1	R13	Display Start Address (L)	_	[	V	7	6	5	4	3	2	1 0
0	1	0	1	1	1	0	R14	Cursor Position Address (H)		V	V	1	V	5	4	3	2	1 0
0	1	0	1	1	1	1	R15	Cursor Position Address (L)	—	V	V	7	6	5	4	3	2	1 0
0	1	1	0	0	0	0	R16	Light Pen Register (H)		V		1	V	5	4	3	2	1 0
0	1	1	0	0	0	1	R17	Light Pen Register (L)		V		7	6	5	4	3	2	1 0

Table 1. Overall Register Structure and Addressing



R6545-1 Interface Diagram

## INTERNAL REGISTER DESCRIPTION

## ADDRESS REGISTER

This 5-bit write-only register is used as a "pointer" to direct CRTC/CPU data transfers within the CRTC. Its contents is the number of the desired register (0-17). When  $\overline{CS}$  and RS are low, then this register may be loaded; when  $\overline{CS}$  is low and RS is high, then the register selected is the one whose identity is stored in this address register.

## **STATUS REGISTER (SR)**

This 8-bit register contains the status of the CRTC. Only two bits are assigned, as follows:



NOTE: The Status Register takes the State, -011----immediately after power (V<sub>CC</sub>) turn-on.

## **R0---HORIZONTAL TOTAL CHARACTERS**

This 8-bit write-only register contains the total of displayed and non-displayed characters, minus one, per horizontal line. The frequency of HSYNC is thus determined by this register.

## **R1—HORIZONTAL DISPLAYED CHARACTERS**

This 8-bit write-only register contains the number of displayed characters per horizontal line.

## **R2—HORIZONTAL SYNC POSITION**

This 8-bit write-only register contains the position of the horizontal SYNC on the horizontal line, in terms of the character location number on the line. The position of the HSYNC determines the left to right location of the displayed text on the video screen. In this way, the side margins are adjusted.

## **R3—HORIZONTAL AND VERTICAL SYNC WIDTHS**

This 8-bit write-only register contains the widths of both HSYNC and VSYNC, as follows:



Control of these parameters allows the R6545-1 to be interfaced to a variety of CRT monitors, since the HSYNC and VSYNC timing signals may be accommodated without the use of external one shot timing.

lines wide.

#### **R4—VERTICAL TOTAL ROWS**

The Vertical Total Register is a 7-bit register containing the total number of character rows in a frame, minus one. This register, along with R5, determines the overall frame rate, which should be close to the line frequency to ensure flicker-free appearance. If the frame time is adjusted to be longer than the period of the line frequency, then  $\overline{\text{RES}}$  may be used to provide absolute synchronism.

## **R5---VERTICAL TOTAL LINE ADJUST**

The Vertical Total Line Adjust Register (R5) is a 5-bit write-only register containing the number of additional scan lines needed to complete an entire frame scan and is intended as a fine adjustment for the video frame time.

## **R6—VERTICAL DISPLAYED ROWS**

This 7-bit write-only register contains the number of displayed character rows in each frame.

## **R7—VERTICAL SYNC POSITION**

This 7-bit write-only register is used to select the character row time at which the vertical SYNC pulse is desired to occur and, thus, is used to position the displayed text in the vertical direction.

## **R8**—MODE CONTROL (MC)

This 8-bit write-only register selects the operating modes of the R6545-1, as follows:



#### **R9—ROW SCAN LINES**

This 5-bit write-only register contains the number of scan lines, minus one, per character row, including spacing.

## R10-CURSOR START LINE R11-CURSOR END LINE

These 5-bit write-only registers select the starting and ending scan lines for the cursor. In addition, bits 5 and 6 of R10 are used to select the cursor blink mode, as follows:

Bit 6	Bit 5	Cursor Blink Mode
0	0	Display Cursor Continuously
0	1	Blank Cursor Continuously
1	0	Blink Cursor at 1/16 Field Rate
1	1	Blink Cursor at 1/32 Field Rate

## R12—DISPLAY START ADDRESS HIGH R13—DISPLAY START ADDRESS LOW

These registers form a 14-bit register whose contents is the memory address of the first character of the displayed scan (the character on the top left of the video display, as in Figure 1). Subsequent memory addresses are generated by the R6545-1 as a result of CCLK input pulses. Scrolling of the display is accomplished by changing R12 and R13 to the memory address associated with the first character of the desired line of text to be displayed first. Entire pages of text may be scrolled or changed as well via R12 and R13.



Figure 1. Video Display Format

## R14—CURSOR POSITION HIGH R15—CURSOR POSITION LOW

These registers form a 14-bit register whose contents is the memory address of the current cursor position. When the video display scan counter (MA lines) matches the contents of this register, and when the scan line counter (RA lines) falls within the bounds set by R10 and R11, then the CURSOR output becomes active. Bit 5 of the Mode Control Register (R8) may be used to delay the CURSOR output by a full CCLK time to accommodate slow access memories.

## R16—LIGHT PEN HIGH R17—LIGHT PEN LOW

These registers form a 14-bit register whose contents is the light pen strobe position, in terms of the video display address at which the strobe occurred. When the LPEN input changes from low to high, then, on the next negative-going edge of CCLK, the contents of the internal scan counter is stored in registers R16 and R17.

## **REGISTER FORMATS**

Register pairs R12/R13, R14/R15, and R16/R17 are formatted in one of two ways:

- (1) Straight binary, if register R8, bit 2 = "0".
- (2) Row/Column, if register R8, bit 2 = "1". In this case the low byte is the Character Column and the high byte is the Character Row.

## **DESCRIPTION OF OPERATION**

## **VIDEO DISPLAY**

Figure 1 indicates the relationship of the various program registers in the R6545-1 and the resultant video display.

Non-displayed areas of the Video Display are used for horizontal and vertical retrace functions of the CRT monitor. The horizontal and vertical sync signals, HSYNC and VSYNC, are programmed to occur during these intervals and are used to trigger the retrace in the CRT monitor. The pulse widths are constrained by the monitor requirements. The time position of the pulses may be adjusted to vary the display margins (left, right, top, and bottom).

## **REFRESH RAM ADDRESSING**

#### Shared Memory Mode (R8, bit 3 = "0")

In this mode, the Refresh RAM address lines (MA0-MA13) directly reflect the contents of the internal refresh scan character counter. Multiplex control, to permit addressing and selection of the RAM by both the CPU and the CRTC, must be provided external to the CRTC. In the Row/Column address mode, lines MA0-MA7 become character column addresses (CC0-CC7) and MA8-MA13 become character row addresses (CR0-CR5).

## ADDRESSING MODES

#### Row/Column

In this mode, the CRTC address lines (MA0-MA13) are generated as 8 column (MA0-MA7) and 6 row (MA8-MA13) addresses. Extra hardware is needed to compress this addressing into a straight binary sequence in order to conserve memory in the refresh RAM.

#### **Binary**

In this mode, the CRTC address lines are straight binary and no compression circuits are needed. However, software complexity is increased since the CRT characters cannot be stored in terms of their row and column locations, but must be sequential.

### USE OF DYNAMIC RAM FOR REFRESH MEMORY

The R6545-1 permits the use of dynamic RAMS as storage devices for the Refresh RAM by continuing to increment memory addresses in the non-display intervals of the scan. This is a viable technique, since the Display Enable signal controls the actual video display blanking. Figure 2 illustrates Refresh RAM addressing for the case of binary addressing for 80 columns and 24 rows with 10 non-displayed columns and 10 non-displayed rows.

							т	TAL	= 90				
						DISP	LAY = 80						
	[	ſ	0	1	2	3	76	77	78	79	80	81	89
			80	81	82	83	156	157	158	159	160	161	169
	24		160	161	162			237	238	239	240		249
	AY = 2	Į	240	241	242			317	318	319	320		329
101AL = 34	DISPL		1680	1681	1682			1757	1758	1759	1760		1769
5			1760	1761	1762			1837	1838	1839	1840		1849
		l	1840	1841	1842			1917	1918	1919	1920		1929
		1	1920	1921	1922			1997	1998	1999	2000		2009
			2000	2001	2002			2077	2078	2079	2080		2089
			2640	2641	2642			2717	2718	2720			2729

Figure 2. Memory Addressing Example (80 x 24)

## **CURSOR OPERATION**

A one character wide cursor can be controlled by storing values into the Cursor Start Line (R10) and Cursor End Line (R11) registers and into the Cursor Position Address High (R14) and Cursor Position Low (R15) registers. Bits 5 and 6 in the Cursor Start Line High Register (R10) control the cursor display and blink rate as follows:

Bit 6	Bit 6 Bit 5 Cursor Operatir			
0	0	Display Cursor Continuously		
0	1	Blank Cursor Continuously		
1	0	Blink Cursor at 1/16 Field Rate		
1	1	Blink Cursor at 1/32 Field Rate		

The cursor of up to 32 characters in height can be displayed on and between the scan lines as loaded into the Cursor Start Line (R10) and Cursor End Line (R11) Registers.

The cursor is positioned on the screen by loading the Cursor Position Address High (R14) and Cursor Position Address Low (R15) registers with the desired refresh RAM address. The cursor can be positioned in any of the 16K character positions. Hardware paging and data scrolling is thus allowed without loss of cursor position. Figure 3 is an example of the display cursor scan line.



Figure 3. Cursor Display Scan Line Control Examples

## MPU WRITE TIMING CHARACTERISTICS

		1 N	//Hz	2 N	2 MHz	
Characteristic	Symbol	Min	Max	Min	Max	Unit
Cycle Time	тсус	1.0	_	0.5	-	μs
Ø2 Pulse Width	тс	440	—	200	_	ns
Address Set-Up Time	TACW	180	_	90		ns
Address Hold Time	тсан	0	_	0	_	ns
R/W Set-Up Time	TWCW	180	-	90	-	ns
R/W Hold Time	тсин	0	-	0	-	ns
Data Bus Set-Up Time	TDCW	265	_	100	_	ns
Data Bus Hold Time	т <sub>нw</sub>	10	-	10	-	ns

 $(V_{CC} = 5.0V \pm 5\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted})$ 

 $(t_r and t_f = 10 to 30 ns)$ 

# WRITE CYCLE



# MPU READ TIMING CHARACTERISTICS

$(V_{CC} = 5.0V)$	±5%, T	= 0 to 70 <sup>0</sup> C, unless otherwise noted	)
-------------------	--------	--	---

		1	MHz	2 N		
Characteristic	Symbol	Min	Max	Min	Max	Unit
Cycle Time	тсус	1.0	~	0.5	-	μs
Ø2 Pulse Width	т <sub>с</sub>	440	-	200	-	ns
Address Set-Up Time	TACR	180		90		ns
Address Hold Time	TCAR	0	-	0		ns
R/W Set-Up Time	TWCR	180		90	-	ns
Read Access Time	TCDR	_	340	-	150	ns
Read Hold Time	тнв	10	-	10	_	ns
Data Bus Active Time (Invalid Data)	T <sub>CDA</sub>	40	-	40	-	ns

 $(t_r \text{ and } t_f = 10 \text{ to } 30 \text{ ns})$ 





## MEMORY AND VIDEO INTERFACE CHARACTERISTICS

 $\{V_{CC} = 5.0V \pm 5\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted}\}$ 

1	1 MHz		2 N	[		
Characteristics	Symbol	Min	Max	Min	Max	Units
Char, Clock Cycle Time	тссу	0.4	40	0.4	40	µs
Char. Clock Pulse Width	тссн	200		200	- 1	ns
MA0-MA13 Propagation Delay	TMAD		300		300	ns
RA0-RA4 Propagation Delay	TRAD	-	300	- 1	300	ns
DISPLAY ENABLE Prop. Delay	TDTD	-	450	_	450	ns
HYSNC Propagation Delay	THSD	-	450	-	450	ns
VSYNC Propagation	TVSD	-	450	-	450	ns
Cursor Propagation Delay	TCDD		450	-	450	ns
LPEN Strobe Width	TLPH	150	-	150	-	ns
LPEN to CCLK Delay	TLP1	20	-	20		ns
CCLK to LPEN Delay	TLP2	0	-	0	_	ns

t<sub>r</sub>, t<sub>f</sub> = 20 ns (max)





## SPECIFICATIONS

## **Maximum Ratings**

Rating	Symbol	Value	Unit
Supply Voltage	v <sub>cc</sub>	-0.3 to +7.0	Vdc
Input Voltage	V <sub>IN</sub>	-0.3 to +7.0	Vdc
Operating Temperature Range	ТОР	0 to +70	°c
Storage Temperature	T <sub>STG</sub>	-55 to 150	°c

All inputs contain protection circuitry to prevent damage due to high static discharges. Care should be taken to prevent unnecessary application of voltages in excess of the allowable limits.

## **Electrical Characteristics**

 $(V_{CC} = 5.0V \pm 5\%, T_A = 0.70^{\circ}C, \text{ unless otherwise noted})$ 

Characteristic	Symbol	Min	Max	Unit
Input High Voltage	V <sub>IH</sub>	2.0	v <sub>cc</sub>	Vdc
Input Low Voltage	V <sub>IL</sub>	0.3	0.8	Vdc
Input Leakage (Ø2, R/W, RES, CS, RS, LPEN, CCLK)	<sup>1</sup> IN	-	2.5	<b>µ</b> Adc
Three-State Input Leakage (D0-D7)				
$(V_{1N} = 0.4 \text{ to } 2.4 \text{V})$	I <sub>TSI</sub>	-	10.0	<b>µ</b> Adc
Output High Voltage				
$I_{LOAD} = 205 \ \mu \text{Adc} (D0-D7)$	v <sub>он</sub>	2.4	-	Vdc
$I_{LOAD} = 100 \ \mu Adc (all others)$				
Output Low Voltage				
LOAD = 1.6 mAdc	VOL	-	0.4	Vdc
Power Dissipation	PD	-	1000	mW
Input Capacitance				
Ø2, R/W, RES, CS, RS, LPEN, CCLK	CIN	-	10.0	pF
D0-D7		-	12.5	pF
Output Capacitance	с <sub>оит</sub>		10.0	pF

## **TEST LOAD**

